
RobonAUT-control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fdec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000750  0800ffc0  0800ffc0  0001ffc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010710  08010710  00030278  2**0
                  CONTENTS
  4 .ARM          00000008  08010710  08010710  00020710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010718  08010718  00030278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010718  08010718  00020718  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801071c  0801071c  0002071c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  08010720  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008c4  20000278  08010998  00030278  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b3c  08010998  00030b3c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017e71  00000000  00000000  000302a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037ee  00000000  00000000  00048119  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a0  00000000  00000000  0004b908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001168  00000000  00000000  0004cba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002633b  00000000  00000000  0004dd10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019191  00000000  00000000  0007404b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e1402  00000000  00000000  0008d1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016e5de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006070  00000000  00000000  0016e630  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000278 	.word	0x20000278
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ffa4 	.word	0x0800ffa4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000027c 	.word	0x2000027c
 800020c:	0800ffa4 	.word	0x0800ffa4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f90:	f3bf 8f4f 	dsb	sy
}
 8000f94:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f96:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <__NVIC_SystemReset+0x24>)
 8000f98:	68db      	ldr	r3, [r3, #12]
 8000f9a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f9e:	4904      	ldr	r1, [pc, #16]	; (8000fb0 <__NVIC_SystemReset+0x24>)
 8000fa0:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <__NVIC_SystemReset+0x28>)
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000fa6:	f3bf 8f4f 	dsb	sy
}
 8000faa:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <__NVIC_SystemReset+0x20>
 8000fb0:	e000ed00 	.word	0xe000ed00
 8000fb4:	05fa0004 	.word	0x05fa0004

08000fb8 <F4_Basic_Init>:
volatile uint8_t fromPC[2];
uint8_t mode;
float v_ref; //mm/s

void F4_Basic_Init(UART_HandleTypeDef *huart_debugg,TIM_HandleTypeDef *htim_scheduler,TIM_HandleTypeDef *htim_motor,TIM_HandleTypeDef *htim_servo1,TIM_HandleTypeDef *htim_servo2, TIM_HandleTypeDef *htim_encoder,TIM_HandleTypeDef *htim_delay,TIM_HandleTypeDef *htim_rand)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08e      	sub	sp, #56	; 0x38
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	60f8      	str	r0, [r7, #12]
 8000fc0:	60b9      	str	r1, [r7, #8]
 8000fc2:	607a      	str	r2, [r7, #4]
 8000fc4:	603b      	str	r3, [r7, #0]
	char buf[40];
	LED_R(0);
 8000fc6:	2201      	movs	r2, #1
 8000fc8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fcc:	4851      	ldr	r0, [pc, #324]	; (8001114 <F4_Basic_Init+0x15c>)
 8000fce:	f007 f865 	bl	800809c <HAL_GPIO_WritePin>
	LED_B(0);
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fd8:	484e      	ldr	r0, [pc, #312]	; (8001114 <F4_Basic_Init+0x15c>)
 8000fda:	f007 f85f 	bl	800809c <HAL_GPIO_WritePin>
	LED_G(0);
 8000fde:	2201      	movs	r2, #1
 8000fe0:	2102      	movs	r1, #2
 8000fe2:	484c      	ldr	r0, [pc, #304]	; (8001114 <F4_Basic_Init+0x15c>)
 8000fe4:	f007 f85a 	bl	800809c <HAL_GPIO_WritePin>
	LED_Y(0);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fee:	4849      	ldr	r0, [pc, #292]	; (8001114 <F4_Basic_Init+0x15c>)
 8000ff0:	f007 f854 	bl	800809c <HAL_GPIO_WritePin>
	LED_NUCLEO(0);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2120      	movs	r1, #32
 8000ff8:	4847      	ldr	r0, [pc, #284]	; (8001118 <F4_Basic_Init+0x160>)
 8000ffa:	f007 f84f 	bl	800809c <HAL_GPIO_WritePin>
	sprintf(buf,"\r\nRobonAUT 2023 Bit Bangers F4\r\n");// a buff tmb-be belerom (stringprint) a string-emet. 1 karakter = 1 byte = 1 tmbelem
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	4946      	ldr	r1, [pc, #280]	; (800111c <F4_Basic_Init+0x164>)
 8001004:	4618      	mov	r0, r3
 8001006:	f00b fb05 	bl	800c614 <siprintf>
	HAL_UART_Transmit(huart_debugg,(uint8_t*) buf, strlen(buf), 100);// A UART2-n (ide van ktve a programoz) kikldm a buf karaktertmbt (string) s maximum 10-ms -ot vrok hogy ezt elvgezze a perifria
 800100a:	f107 0310 	add.w	r3, r7, #16
 800100e:	4618      	mov	r0, r3
 8001010:	f7ff f8fe 	bl	8000210 <strlen>
 8001014:	4603      	mov	r3, r0
 8001016:	b29a      	uxth	r2, r3
 8001018:	f107 0110 	add.w	r1, r7, #16
 800101c:	2364      	movs	r3, #100	; 0x64
 800101e:	68f8      	ldr	r0, [r7, #12]
 8001020:	f009 fd8f 	bl	800ab42 <HAL_UART_Transmit>

	//MotorEnable engedlyezse
	motorEnRemote=0;//csak akkor ha megnyomtuk a ravaszt
 8001024:	4b3e      	ldr	r3, [pc, #248]	; (8001120 <F4_Basic_Init+0x168>)
 8001026:	2200      	movs	r2, #0
 8001028:	701a      	strb	r2, [r3, #0]
	motorEnLineOk=1;
 800102a:	4b3e      	ldr	r3, [pc, #248]	; (8001124 <F4_Basic_Init+0x16c>)
 800102c:	2201      	movs	r2, #1
 800102e:	701a      	strb	r2, [r3, #0]

	swState[0] = SW1;
 8001030:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001034:	4838      	ldr	r0, [pc, #224]	; (8001118 <F4_Basic_Init+0x160>)
 8001036:	f007 f819 	bl	800806c <HAL_GPIO_ReadPin>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	4b3a      	ldr	r3, [pc, #232]	; (8001128 <F4_Basic_Init+0x170>)
 8001040:	701a      	strb	r2, [r3, #0]
	swState[1] = SW2;
 8001042:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001046:	4833      	ldr	r0, [pc, #204]	; (8001114 <F4_Basic_Init+0x15c>)
 8001048:	f007 f810 	bl	800806c <HAL_GPIO_ReadPin>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	4b35      	ldr	r3, [pc, #212]	; (8001128 <F4_Basic_Init+0x170>)
 8001052:	705a      	strb	r2, [r3, #1]
	if(SW2)LED_R(1);
 8001054:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001058:	482e      	ldr	r0, [pc, #184]	; (8001114 <F4_Basic_Init+0x15c>)
 800105a:	f007 f807 	bl	800806c <HAL_GPIO_ReadPin>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d006      	beq.n	8001072 <F4_Basic_Init+0xba>
 8001064:	2200      	movs	r2, #0
 8001066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800106a:	482a      	ldr	r0, [pc, #168]	; (8001114 <F4_Basic_Init+0x15c>)
 800106c:	f007 f816 	bl	800809c <HAL_GPIO_WritePin>
 8001070:	e005      	b.n	800107e <F4_Basic_Init+0xc6>
	else LED_R(0);
 8001072:	2201      	movs	r2, #1
 8001074:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001078:	4826      	ldr	r0, [pc, #152]	; (8001114 <F4_Basic_Init+0x15c>)
 800107a:	f007 f80f 	bl	800809c <HAL_GPIO_WritePin>

	bFlag[0] = bFlag[1] = bFlag[2] = 0;
 800107e:	2200      	movs	r2, #0
 8001080:	4b2a      	ldr	r3, [pc, #168]	; (800112c <F4_Basic_Init+0x174>)
 8001082:	4611      	mov	r1, r2
 8001084:	7099      	strb	r1, [r3, #2]
 8001086:	4b29      	ldr	r3, [pc, #164]	; (800112c <F4_Basic_Init+0x174>)
 8001088:	4611      	mov	r1, r2
 800108a:	7059      	strb	r1, [r3, #1]
 800108c:	4b27      	ldr	r3, [pc, #156]	; (800112c <F4_Basic_Init+0x174>)
 800108e:	701a      	strb	r2, [r3, #0]
	fromPC[0]=150;
 8001090:	4b27      	ldr	r3, [pc, #156]	; (8001130 <F4_Basic_Init+0x178>)
 8001092:	2296      	movs	r2, #150	; 0x96
 8001094:	701a      	strb	r2, [r3, #0]
	fromPC[1]=150;
 8001096:	4b26      	ldr	r3, [pc, #152]	; (8001130 <F4_Basic_Init+0x178>)
 8001098:	2296      	movs	r2, #150	; 0x96
 800109a:	705a      	strb	r2, [r3, #1]
	mode=SKILL;
 800109c:	4b25      	ldr	r3, [pc, #148]	; (8001134 <F4_Basic_Init+0x17c>)
 800109e:	2252      	movs	r2, #82	; 0x52
 80010a0:	701a      	strb	r2, [r3, #0]
	v_ref = 1000;
 80010a2:	4b25      	ldr	r3, [pc, #148]	; (8001138 <F4_Basic_Init+0x180>)
 80010a4:	4a25      	ldr	r2, [pc, #148]	; (800113c <F4_Basic_Init+0x184>)
 80010a6:	601a      	str	r2, [r3, #0]
	v=0;
 80010a8:	4b25      	ldr	r3, [pc, #148]	; (8001140 <F4_Basic_Init+0x188>)
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	601a      	str	r2, [r3, #0]

	//timerek elindtsa
	TIM1->CCR4=680;
 80010b0:	4b24      	ldr	r3, [pc, #144]	; (8001144 <F4_Basic_Init+0x18c>)
 80010b2:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 80010b6:	641a      	str	r2, [r3, #64]	; 0x40
	TIM2->CCR1=684;
 80010b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80010bc:	f44f 722b 	mov.w	r2, #684	; 0x2ac
 80010c0:	635a      	str	r2, [r3, #52]	; 0x34
	//TIM2->CCR1=684; //servot kzpre
	TIM3->CCR1=499; //0 kitltsi tnyez a motorra
 80010c2:	4b21      	ldr	r3, [pc, #132]	; (8001148 <F4_Basic_Init+0x190>)
 80010c4:	f240 12f3 	movw	r2, #499	; 0x1f3
 80010c8:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2=499;
 80010ca:	4b1f      	ldr	r3, [pc, #124]	; (8001148 <F4_Basic_Init+0x190>)
 80010cc:	f240 12f3 	movw	r2, #499	; 0x1f3
 80010d0:	639a      	str	r2, [r3, #56]	; 0x38
	HAL_TIM_Base_Start(htim_scheduler);//heart beat timer tick start
 80010d2:	68b8      	ldr	r0, [r7, #8]
 80010d4:	f007 feb6 	bl	8008e44 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(htim_delay);//heart beat timer tick start
 80010d8:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80010da:	f007 feb3 	bl	8008e44 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(htim_rand);//heart beat timer tick start
 80010de:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80010e0:	f007 feb0 	bl	8008e44 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(htim_motor, TIM_CHANNEL_1);//motor PWM-ek elindtsa
 80010e4:	2100      	movs	r1, #0
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f007 ff6e 	bl	8008fc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_motor, TIM_CHANNEL_2);
 80010ec:	2104      	movs	r1, #4
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f007 ff6a 	bl	8008fc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_servo1, TIM_CHANNEL_1); //servo RC pwm elindtsa
 80010f4:	2100      	movs	r1, #0
 80010f6:	6838      	ldr	r0, [r7, #0]
 80010f8:	f007 ff66 	bl	8008fc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim_servo2, TIM_CHANNEL_4); //servo RC pwm elindtsa
 80010fc:	210c      	movs	r1, #12
 80010fe:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8001100:	f007 ff62 	bl	8008fc8 <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(htim_encoder,TIM_CHANNEL_ALL);
 8001104:	213c      	movs	r1, #60	; 0x3c
 8001106:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001108:	f008 fad0 	bl	80096ac <HAL_TIM_Encoder_Start>

	//Ha a PC-rl kldnk vmit azt fogadjuk
	//HAL_UART_Receive_IT(huart_debugg, fromPC, 2);
}
 800110c:	bf00      	nop
 800110e:	3738      	adds	r7, #56	; 0x38
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40020400 	.word	0x40020400
 8001118:	40020000 	.word	0x40020000
 800111c:	0800ffc0 	.word	0x0800ffc0
 8001120:	20000af0 	.word	0x20000af0
 8001124:	20000af1 	.word	0x20000af1
 8001128:	20000294 	.word	0x20000294
 800112c:	20000298 	.word	0x20000298
 8001130:	2000029c 	.word	0x2000029c
 8001134:	2000029e 	.word	0x2000029e
 8001138:	200002a0 	.word	0x200002a0
 800113c:	447a0000 	.word	0x447a0000
 8001140:	20000618 	.word	0x20000618
 8001144:	40010000 	.word	0x40010000
 8001148:	40000400 	.word	0x40000400

0800114c <HDI_Read_Task>:


void HDI_Read_Task(UART_HandleTypeDef *huart_debugg,TIM_HandleTypeDef *htim_servo,uint32_t tick, uint32_t period)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	603b      	str	r3, [r7, #0]
	static uint32_t hdi_read_task_tick=0;

	if(hdi_read_task_tick>tick) return;
 800115a:	4b29      	ldr	r3, [pc, #164]	; (8001200 <HDI_Read_Task+0xb4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	687a      	ldr	r2, [r7, #4]
 8001160:	429a      	cmp	r2, r3
 8001162:	d349      	bcc.n	80011f8 <HDI_Read_Task+0xac>
	hdi_read_task_tick = tick + period;
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	4413      	add	r3, r2
 800116a:	4a25      	ldr	r2, [pc, #148]	; (8001200 <HDI_Read_Task+0xb4>)
 800116c:	6013      	str	r3, [r2, #0]

	swState[0]=SW1;
 800116e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001172:	4824      	ldr	r0, [pc, #144]	; (8001204 <HDI_Read_Task+0xb8>)
 8001174:	f006 ff7a 	bl	800806c <HAL_GPIO_ReadPin>
 8001178:	4603      	mov	r3, r0
 800117a:	461a      	mov	r2, r3
 800117c:	4b22      	ldr	r3, [pc, #136]	; (8001208 <HDI_Read_Task+0xbc>)
 800117e:	701a      	strb	r2, [r3, #0]
	swState[1]=SW2;
 8001180:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001184:	4821      	ldr	r0, [pc, #132]	; (800120c <HDI_Read_Task+0xc0>)
 8001186:	f006 ff71 	bl	800806c <HAL_GPIO_ReadPin>
 800118a:	4603      	mov	r3, r0
 800118c:	461a      	mov	r2, r3
 800118e:	4b1e      	ldr	r3, [pc, #120]	; (8001208 <HDI_Read_Task+0xbc>)
 8001190:	705a      	strb	r2, [r3, #1]

	if(swState[0] && mode==FAST) LED_G(1);
 8001192:	4b1d      	ldr	r3, [pc, #116]	; (8001208 <HDI_Read_Task+0xbc>)
 8001194:	781b      	ldrb	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d008      	beq.n	80011ac <HDI_Read_Task+0x60>
 800119a:	4b1d      	ldr	r3, [pc, #116]	; (8001210 <HDI_Read_Task+0xc4>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b3f      	cmp	r3, #63	; 0x3f
 80011a0:	d104      	bne.n	80011ac <HDI_Read_Task+0x60>
 80011a2:	2200      	movs	r2, #0
 80011a4:	2102      	movs	r1, #2
 80011a6:	4819      	ldr	r0, [pc, #100]	; (800120c <HDI_Read_Task+0xc0>)
 80011a8:	f006 ff78 	bl	800809c <HAL_GPIO_WritePin>
	if(!swState[0] && mode==FAST) LED_G(0);
 80011ac:	4b16      	ldr	r3, [pc, #88]	; (8001208 <HDI_Read_Task+0xbc>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d108      	bne.n	80011c6 <HDI_Read_Task+0x7a>
 80011b4:	4b16      	ldr	r3, [pc, #88]	; (8001210 <HDI_Read_Task+0xc4>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b3f      	cmp	r3, #63	; 0x3f
 80011ba:	d104      	bne.n	80011c6 <HDI_Read_Task+0x7a>
 80011bc:	2201      	movs	r2, #1
 80011be:	2102      	movs	r1, #2
 80011c0:	4812      	ldr	r0, [pc, #72]	; (800120c <HDI_Read_Task+0xc0>)
 80011c2:	f006 ff6b 	bl	800809c <HAL_GPIO_WritePin>
	if(swState[1]) LED_R(1);
 80011c6:	4b10      	ldr	r3, [pc, #64]	; (8001208 <HDI_Read_Task+0xbc>)
 80011c8:	785b      	ldrb	r3, [r3, #1]
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d005      	beq.n	80011da <HDI_Read_Task+0x8e>
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011d4:	480d      	ldr	r0, [pc, #52]	; (800120c <HDI_Read_Task+0xc0>)
 80011d6:	f006 ff61 	bl	800809c <HAL_GPIO_WritePin>
	if(!swState[1]) LED_R(0);
 80011da:	4b0b      	ldr	r3, [pc, #44]	; (8001208 <HDI_Read_Task+0xbc>)
 80011dc:	785b      	ldrb	r3, [r3, #1]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d105      	bne.n	80011ee <HDI_Read_Task+0xa2>
 80011e2:	2201      	movs	r2, #1
 80011e4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011e8:	4808      	ldr	r0, [pc, #32]	; (800120c <HDI_Read_Task+0xc0>)
 80011ea:	f006 ff57 	bl	800809c <HAL_GPIO_WritePin>

	if(bFlag[0]);
 80011ee:	4b09      	ldr	r3, [pc, #36]	; (8001214 <HDI_Read_Task+0xc8>)
 80011f0:	781b      	ldrb	r3, [r3, #0]
	if(bFlag[1]);
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <HDI_Read_Task+0xc8>)
 80011f4:	785b      	ldrb	r3, [r3, #1]
 80011f6:	e000      	b.n	80011fa <HDI_Read_Task+0xae>
	if(hdi_read_task_tick>tick) return;
 80011f8:	bf00      	nop

}
 80011fa:	3710      	adds	r7, #16
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200002a4 	.word	0x200002a4
 8001204:	40020000 	.word	0x40020000
 8001208:	20000294 	.word	0x20000294
 800120c:	40020400 	.word	0x40020400
 8001210:	2000029e 	.word	0x2000029e
 8001214:	20000298 	.word	0x20000298

08001218 <Uart_Receive_From_PC_ISR>:

void Uart_Receive_From_PC_ISR(UART_HandleTypeDef *huart)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
	LED_Y_TOGGLE;
 8001220:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001224:	480c      	ldr	r0, [pc, #48]	; (8001258 <Uart_Receive_From_PC_ISR+0x40>)
 8001226:	f006 ff52 	bl	80080ce <HAL_GPIO_TogglePin>
	HAL_UART_Receive_IT(huart, (uint8_t*)fromPC, 2);
 800122a:	2202      	movs	r2, #2
 800122c:	490b      	ldr	r1, [pc, #44]	; (800125c <Uart_Receive_From_PC_ISR+0x44>)
 800122e:	6878      	ldr	r0, [r7, #4]
 8001230:	f009 fdbb 	bl	800adaa <HAL_UART_Receive_IT>
	TIM2->CCR1 = 4*fromPC[0];
 8001234:	4b09      	ldr	r3, [pc, #36]	; (800125c <Uart_Receive_From_PC_ISR+0x44>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	b2db      	uxtb	r3, r3
 800123a:	009a      	lsls	r2, r3, #2
 800123c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001240:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR4 = 4*fromPC[1];
 8001242:	4b06      	ldr	r3, [pc, #24]	; (800125c <Uart_Receive_From_PC_ISR+0x44>)
 8001244:	785b      	ldrb	r3, [r3, #1]
 8001246:	b2db      	uxtb	r3, r3
 8001248:	009a      	lsls	r2, r3, #2
 800124a:	4b05      	ldr	r3, [pc, #20]	; (8001260 <Uart_Receive_From_PC_ISR+0x48>)
 800124c:	641a      	str	r2, [r3, #64]	; 0x40
}
 800124e:	bf00      	nop
 8001250:	3708      	adds	r7, #8
 8001252:	46bd      	mov	sp, r7
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	40020400 	.word	0x40020400
 800125c:	2000029c 	.word	0x2000029c
 8001260:	40010000 	.word	0x40010000

08001264 <B1_ISR>:

void B1_ISR(UART_HandleTypeDef *huart_debugg)
{
 8001264:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001268:	b084      	sub	sp, #16
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
		HAL_FLASH_Unlock();
 800126e:	f006 fbaf 	bl	80079d0 <HAL_FLASH_Unlock>
		Delay(50);
 8001272:	2032      	movs	r0, #50	; 0x32
 8001274:	f004 fa24 	bl	80056c0 <Delay>
		FLASH_Erase_Sector(6, FLASH_VOLTAGE_RANGE_3);
 8001278:	2102      	movs	r1, #2
 800127a:	2006      	movs	r0, #6
 800127c:	f006 fd1a 	bl	8007cb4 <FLASH_Erase_Sector>
		Delay(50);
 8001280:	2032      	movs	r0, #50	; 0x32
 8001282:	f004 fa1d 	bl	80056c0 <Delay>
		HAL_FLASH_Lock();
 8001286:	f006 fbc5 	bl	8007a14 <HAL_FLASH_Lock>

		int i;
		for(i=0;i<8;i++)
 800128a:	2300      	movs	r3, #0
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	e00a      	b.n	80012a6 <B1_ISR+0x42>
		{
			LED_R_TOGGLE;
 8001290:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001294:	4826      	ldr	r0, [pc, #152]	; (8001330 <B1_ISR+0xcc>)
 8001296:	f006 ff1a 	bl	80080ce <HAL_GPIO_TogglePin>
			Delay(150);
 800129a:	2096      	movs	r0, #150	; 0x96
 800129c:	f004 fa10 	bl	80056c0 <Delay>
		for(i=0;i<8;i++)
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	3301      	adds	r3, #1
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	2b07      	cmp	r3, #7
 80012aa:	ddf1      	ble.n	8001290 <B1_ISR+0x2c>
		}
		LED_R(0);
 80012ac:	2201      	movs	r2, #1
 80012ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012b2:	481f      	ldr	r0, [pc, #124]	; (8001330 <B1_ISR+0xcc>)
 80012b4:	f006 fef2 	bl	800809c <HAL_GPIO_WritePin>

		HAL_FLASH_Unlock();
 80012b8:	f006 fb8a 	bl	80079d0 <HAL_FLASH_Unlock>
		Delay(50);
 80012bc:	2032      	movs	r0, #50	; 0x32
 80012be:	f004 f9ff 	bl	80056c0 <Delay>
		for(i=0;i<25;i++)
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
 80012c6:	e016      	b.n	80012f6 <B1_ISR+0x92>
		{
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_NODEWORTH+i, Nodes[i].worth);
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80012ce:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 80012d2:	4619      	mov	r1, r3
 80012d4:	4a17      	ldr	r2, [pc, #92]	; (8001334 <B1_ISR+0xd0>)
 80012d6:	68fb      	ldr	r3, [r7, #12]
 80012d8:	015b      	lsls	r3, r3, #5
 80012da:	4413      	add	r3, r2
 80012dc:	3304      	adds	r3, #4
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	17da      	asrs	r2, r3, #31
 80012e2:	4698      	mov	r8, r3
 80012e4:	4691      	mov	r9, r2
 80012e6:	4642      	mov	r2, r8
 80012e8:	464b      	mov	r3, r9
 80012ea:	2000      	movs	r0, #0
 80012ec:	f006 fb1c 	bl	8007928 <HAL_FLASH_Program>
		for(i=0;i<25;i++)
 80012f0:	68fb      	ldr	r3, [r7, #12]
 80012f2:	3301      	adds	r3, #1
 80012f4:	60fb      	str	r3, [r7, #12]
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	2b18      	cmp	r3, #24
 80012fa:	dde5      	ble.n	80012c8 <B1_ISR+0x64>
		}
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_NODEWORTH+25, collectedPoints);
 80012fc:	4b0e      	ldr	r3, [pc, #56]	; (8001338 <B1_ISR+0xd4>)
 80012fe:	781b      	ldrb	r3, [r3, #0]
 8001300:	b2db      	uxtb	r3, r3
 8001302:	2200      	movs	r2, #0
 8001304:	461c      	mov	r4, r3
 8001306:	4615      	mov	r5, r2
 8001308:	4622      	mov	r2, r4
 800130a:	462b      	mov	r3, r5
 800130c:	490b      	ldr	r1, [pc, #44]	; (800133c <B1_ISR+0xd8>)
 800130e:	2000      	movs	r0, #0
 8001310:	f006 fb0a 	bl	8007928 <HAL_FLASH_Program>
		Delay(50);
 8001314:	2032      	movs	r0, #50	; 0x32
 8001316:	f004 f9d3 	bl	80056c0 <Delay>
		HAL_FLASH_Lock();
 800131a:	f006 fb7b 	bl	8007a14 <HAL_FLASH_Lock>
		HAL_UART_Transmit(huart_debugg,(uint8_t*) "\n\rBackup save!\n\r", 16, 10);
 800131e:	230a      	movs	r3, #10
 8001320:	2210      	movs	r2, #16
 8001322:	4907      	ldr	r1, [pc, #28]	; (8001340 <B1_ISR+0xdc>)
 8001324:	6878      	ldr	r0, [r7, #4]
 8001326:	f009 fc0c 	bl	800ab42 <HAL_UART_Transmit>
		NVIC_SystemReset(); //SW reseteljk a mikorvezrlt
 800132a:	f7ff fe2f 	bl	8000f8c <__NVIC_SystemReset>
 800132e:	bf00      	nop
 8001330:	40020400 	.word	0x40020400
 8001334:	200002bc 	.word	0x200002bc
 8001338:	200002ab 	.word	0x200002ab
 800133c:	08040019 	.word	0x08040019
 8001340:	0800ffe4 	.word	0x0800ffe4

08001344 <B_NUCLEO_ISR>:
}

void B_NUCLEO_ISR(UART_HandleTypeDef *huart_debugg)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b084      	sub	sp, #16
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
	//Milyen mdban voltunk eddig?
	uint8_t tmp= *(__IO uint8_t *) FLASH_ADDRESS_MODESELECTOR;
 800134c:	4b41      	ldr	r3, [pc, #260]	; (8001454 <B_NUCLEO_ISR+0x110>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	72fb      	strb	r3, [r7, #11]
	if(tmp==SKILL || tmp==FAST)mode=tmp;
 8001352:	7afb      	ldrb	r3, [r7, #11]
 8001354:	2b52      	cmp	r3, #82	; 0x52
 8001356:	d002      	beq.n	800135e <B_NUCLEO_ISR+0x1a>
 8001358:	7afb      	ldrb	r3, [r7, #11]
 800135a:	2b3f      	cmp	r3, #63	; 0x3f
 800135c:	d103      	bne.n	8001366 <B_NUCLEO_ISR+0x22>
 800135e:	4a3e      	ldr	r2, [pc, #248]	; (8001458 <B_NUCLEO_ISR+0x114>)
 8001360:	7afb      	ldrb	r3, [r7, #11]
 8001362:	7013      	strb	r3, [r2, #0]
 8001364:	e002      	b.n	800136c <B_NUCLEO_ISR+0x28>
	else mode=SKILL;
 8001366:	4b3c      	ldr	r3, [pc, #240]	; (8001458 <B_NUCLEO_ISR+0x114>)
 8001368:	2252      	movs	r2, #82	; 0x52
 800136a:	701a      	strb	r2, [r3, #0]

	//section 7 trlse, hogy jrarhassuk a mdot jelz bytot
	HAL_FLASH_Unlock();
 800136c:	f006 fb30 	bl	80079d0 <HAL_FLASH_Unlock>
	Delay(50);
 8001370:	2032      	movs	r0, #50	; 0x32
 8001372:	f004 f9a5 	bl	80056c0 <Delay>
	FLASH_Erase_Sector(7, FLASH_VOLTAGE_RANGE_3);
 8001376:	2102      	movs	r1, #2
 8001378:	2007      	movs	r0, #7
 800137a:	f006 fc9b 	bl	8007cb4 <FLASH_Erase_Sector>
	Delay(50);
 800137e:	2032      	movs	r0, #50	; 0x32
 8001380:	f004 f99e 	bl	80056c0 <Delay>
	HAL_FLASH_Lock();
 8001384:	f006 fb46 	bl	8007a14 <HAL_FLASH_Lock>

	LED_NUCLEO(0);
 8001388:	2200      	movs	r2, #0
 800138a:	2120      	movs	r1, #32
 800138c:	4833      	ldr	r0, [pc, #204]	; (800145c <B_NUCLEO_ISR+0x118>)
 800138e:	f006 fe85 	bl	800809c <HAL_GPIO_WritePin>
	LED_Y(0);
 8001392:	2201      	movs	r2, #1
 8001394:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001398:	4831      	ldr	r0, [pc, #196]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 800139a:	f006 fe7f 	bl	800809c <HAL_GPIO_WritePin>
	LED_G(0);
 800139e:	2201      	movs	r2, #1
 80013a0:	2102      	movs	r1, #2
 80013a2:	482f      	ldr	r0, [pc, #188]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013a4:	f006 fe7a 	bl	800809c <HAL_GPIO_WritePin>
	LED_B(0);
 80013a8:	2201      	movs	r2, #1
 80013aa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013ae:	482c      	ldr	r0, [pc, #176]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013b0:	f006 fe74 	bl	800809c <HAL_GPIO_WritePin>
	LED_R(0);
 80013b4:	2201      	movs	r2, #1
 80013b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ba:	4829      	ldr	r0, [pc, #164]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013bc:	f006 fe6e 	bl	800809c <HAL_GPIO_WritePin>
	int i;
	for(i=0;i<8;i++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	60fb      	str	r3, [r7, #12]
 80013c4:	e01c      	b.n	8001400 <B_NUCLEO_ISR+0xbc>
	{
		LED_NUCLEO_TOGGLE;
 80013c6:	2120      	movs	r1, #32
 80013c8:	4824      	ldr	r0, [pc, #144]	; (800145c <B_NUCLEO_ISR+0x118>)
 80013ca:	f006 fe80 	bl	80080ce <HAL_GPIO_TogglePin>
		LED_Y_TOGGLE;
 80013ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013d2:	4823      	ldr	r0, [pc, #140]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013d4:	f006 fe7b 	bl	80080ce <HAL_GPIO_TogglePin>
		LED_G_TOGGLE;
 80013d8:	2102      	movs	r1, #2
 80013da:	4821      	ldr	r0, [pc, #132]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013dc:	f006 fe77 	bl	80080ce <HAL_GPIO_TogglePin>
		LED_B_TOGGLE;
 80013e0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013e4:	481e      	ldr	r0, [pc, #120]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013e6:	f006 fe72 	bl	80080ce <HAL_GPIO_TogglePin>
		LED_R_TOGGLE;
 80013ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ee:	481c      	ldr	r0, [pc, #112]	; (8001460 <B_NUCLEO_ISR+0x11c>)
 80013f0:	f006 fe6d 	bl	80080ce <HAL_GPIO_TogglePin>
		Delay(150);
 80013f4:	2096      	movs	r0, #150	; 0x96
 80013f6:	f004 f963 	bl	80056c0 <Delay>
	for(i=0;i<8;i++)
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	3301      	adds	r3, #1
 80013fe:	60fb      	str	r3, [r7, #12]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b07      	cmp	r3, #7
 8001404:	dddf      	ble.n	80013c6 <B_NUCLEO_ISR+0x82>
	}

	//lltsuk t a mdot
	HAL_FLASH_Unlock();
 8001406:	f006 fae3 	bl	80079d0 <HAL_FLASH_Unlock>
	Delay(50);
 800140a:	2032      	movs	r0, #50	; 0x32
 800140c:	f004 f958 	bl	80056c0 <Delay>
	if(mode==SKILL) HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_MODESELECTOR, FAST); //ha eddig skill md volt akor msot gyors lesz
 8001410:	4b11      	ldr	r3, [pc, #68]	; (8001458 <B_NUCLEO_ISR+0x114>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b52      	cmp	r3, #82	; 0x52
 8001416:	d108      	bne.n	800142a <B_NUCLEO_ISR+0xe6>
 8001418:	f04f 023f 	mov.w	r2, #63	; 0x3f
 800141c:	f04f 0300 	mov.w	r3, #0
 8001420:	490c      	ldr	r1, [pc, #48]	; (8001454 <B_NUCLEO_ISR+0x110>)
 8001422:	2000      	movs	r0, #0
 8001424:	f006 fa80 	bl	8007928 <HAL_FLASH_Program>
 8001428:	e007      	b.n	800143a <B_NUCLEO_ISR+0xf6>
	else HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_MODESELECTOR, SKILL); //ha eddig gyors md vagy memriaszemt volt akkor msot skil lesz
 800142a:	f04f 0252 	mov.w	r2, #82	; 0x52
 800142e:	f04f 0300 	mov.w	r3, #0
 8001432:	4908      	ldr	r1, [pc, #32]	; (8001454 <B_NUCLEO_ISR+0x110>)
 8001434:	2000      	movs	r0, #0
 8001436:	f006 fa77 	bl	8007928 <HAL_FLASH_Program>
	Delay(50);
 800143a:	2032      	movs	r0, #50	; 0x32
 800143c:	f004 f940 	bl	80056c0 <Delay>
	HAL_FLASH_Lock();
 8001440:	f006 fae8 	bl	8007a14 <HAL_FLASH_Lock>
	HAL_UART_Transmit(huart_debugg, (uint8_t*)"\n\rMode change!\n\r", 16, 10);
 8001444:	230a      	movs	r3, #10
 8001446:	2210      	movs	r2, #16
 8001448:	4906      	ldr	r1, [pc, #24]	; (8001464 <B_NUCLEO_ISR+0x120>)
 800144a:	6878      	ldr	r0, [r7, #4]
 800144c:	f009 fb79 	bl	800ab42 <HAL_UART_Transmit>
	NVIC_SystemReset(); //SW reseteljk a mikorvezrlt
 8001450:	f7ff fd9c 	bl	8000f8c <__NVIC_SystemReset>
 8001454:	08060000 	.word	0x08060000
 8001458:	2000029e 	.word	0x2000029e
 800145c:	40020000 	.word	0x40020000
 8001460:	40020400 	.word	0x40020400
 8001464:	0800fff8 	.word	0x0800fff8

08001468 <Create_Nodes>:
uint8_t piratePos[4];

node Nodes[25];

void Create_Nodes(UART_HandleTypeDef *huart_debugg)
{
 8001468:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800146c:	b09c      	sub	sp, #112	; 0x70
 800146e:	af00      	add	r7, sp, #0
 8001470:	6078      	str	r0, [r7, #4]
	int i;
	orientation=FORWARD;
 8001472:	4b0b      	ldr	r3, [pc, #44]	; (80014a0 <Create_Nodes+0x38>)
 8001474:	2200      	movs	r2, #0
 8001476:	701a      	strb	r2, [r3, #0]
	nodeDetected=1;
 8001478:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <Create_Nodes+0x3c>)
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
	collectedPoints=0;
 800147e:	4b0a      	ldr	r3, [pc, #40]	; (80014a8 <Create_Nodes+0x40>)
 8001480:	2200      	movs	r2, #0
 8001482:	701a      	strb	r2, [r3, #0]
	laneChange=0;
 8001484:	4b09      	ldr	r3, [pc, #36]	; (80014ac <Create_Nodes+0x44>)
 8001486:	2200      	movs	r2, #0
 8001488:	701a      	strb	r2, [r3, #0]
	v_control=NORMAL_VEL;
 800148a:	4b09      	ldr	r3, [pc, #36]	; (80014b0 <Create_Nodes+0x48>)
 800148c:	2202      	movs	r2, #2
 800148e:	701a      	strb	r2, [r3, #0]

	if(mode!=SKILL)return;
 8001490:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <Create_Nodes+0x4c>)
 8001492:	781b      	ldrb	r3, [r3, #0]
 8001494:	2b52      	cmp	r3, #82	; 0x52
 8001496:	f040 873a 	bne.w	800230e <Create_Nodes+0xea6>

	for(i=0;i<25;i++)
 800149a:	2300      	movs	r3, #0
 800149c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800149e:	e07a      	b.n	8001596 <Create_Nodes+0x12e>
 80014a0:	200002a8 	.word	0x200002a8
 80014a4:	200002a9 	.word	0x200002a9
 80014a8:	200002ab 	.word	0x200002ab
 80014ac:	200002ac 	.word	0x200002ac
 80014b0:	200002ad 	.word	0x200002ad
 80014b4:	2000029e 	.word	0x2000029e
	{
		Nodes[i].id=65+i;
 80014b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	3341      	adds	r3, #65	; 0x41
 80014be:	b2d9      	uxtb	r1, r3
 80014c0:	4abc      	ldr	r2, [pc, #752]	; (80017b4 <Create_Nodes+0x34c>)
 80014c2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014c4:	015b      	lsls	r3, r3, #5
 80014c6:	4413      	add	r3, r2
 80014c8:	460a      	mov	r2, r1
 80014ca:	701a      	strb	r2, [r3, #0]
		Nodes[i].worth=0;
 80014cc:	4ab9      	ldr	r2, [pc, #740]	; (80017b4 <Create_Nodes+0x34c>)
 80014ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014d0:	015b      	lsls	r3, r3, #5
 80014d2:	4413      	add	r3, r2
 80014d4:	3304      	adds	r3, #4
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
		Nodes[i].type=0;
 80014da:	4ab6      	ldr	r2, [pc, #728]	; (80017b4 <Create_Nodes+0x34c>)
 80014dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014de:	015b      	lsls	r3, r3, #5
 80014e0:	4413      	add	r3, r2
 80014e2:	3308      	adds	r3, #8
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
		VALUE(Nodes[i].neighbours,0,0,0,0);
 80014e8:	4ab2      	ldr	r2, [pc, #712]	; (80017b4 <Create_Nodes+0x34c>)
 80014ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014ec:	015b      	lsls	r3, r3, #5
 80014ee:	4413      	add	r3, r2
 80014f0:	330c      	adds	r3, #12
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
 80014f6:	4aaf      	ldr	r2, [pc, #700]	; (80017b4 <Create_Nodes+0x34c>)
 80014f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80014fa:	015b      	lsls	r3, r3, #5
 80014fc:	4413      	add	r3, r2
 80014fe:	330d      	adds	r3, #13
 8001500:	2200      	movs	r2, #0
 8001502:	701a      	strb	r2, [r3, #0]
 8001504:	4aab      	ldr	r2, [pc, #684]	; (80017b4 <Create_Nodes+0x34c>)
 8001506:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001508:	015b      	lsls	r3, r3, #5
 800150a:	4413      	add	r3, r2
 800150c:	330e      	adds	r3, #14
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
 8001512:	4aa8      	ldr	r2, [pc, #672]	; (80017b4 <Create_Nodes+0x34c>)
 8001514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001516:	015b      	lsls	r3, r3, #5
 8001518:	4413      	add	r3, r2
 800151a:	330f      	adds	r3, #15
 800151c:	2200      	movs	r2, #0
 800151e:	701a      	strb	r2, [r3, #0]
		VALUE(Nodes[i].directions,0,0,0,0);
 8001520:	4aa4      	ldr	r2, [pc, #656]	; (80017b4 <Create_Nodes+0x34c>)
 8001522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001524:	015b      	lsls	r3, r3, #5
 8001526:	4413      	add	r3, r2
 8001528:	3310      	adds	r3, #16
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
 800152e:	4aa1      	ldr	r2, [pc, #644]	; (80017b4 <Create_Nodes+0x34c>)
 8001530:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001532:	015b      	lsls	r3, r3, #5
 8001534:	4413      	add	r3, r2
 8001536:	3311      	adds	r3, #17
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
 800153c:	4a9d      	ldr	r2, [pc, #628]	; (80017b4 <Create_Nodes+0x34c>)
 800153e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001540:	015b      	lsls	r3, r3, #5
 8001542:	4413      	add	r3, r2
 8001544:	3312      	adds	r3, #18
 8001546:	2200      	movs	r2, #0
 8001548:	701a      	strb	r2, [r3, #0]
 800154a:	4a9a      	ldr	r2, [pc, #616]	; (80017b4 <Create_Nodes+0x34c>)
 800154c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800154e:	015b      	lsls	r3, r3, #5
 8001550:	4413      	add	r3, r2
 8001552:	3313      	adds	r3, #19
 8001554:	2200      	movs	r2, #0
 8001556:	701a      	strb	r2, [r3, #0]
		VALUE(Nodes[i].distance,0,0,0,0);
 8001558:	4a96      	ldr	r2, [pc, #600]	; (80017b4 <Create_Nodes+0x34c>)
 800155a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800155c:	015b      	lsls	r3, r3, #5
 800155e:	4413      	add	r3, r2
 8001560:	3314      	adds	r3, #20
 8001562:	2200      	movs	r2, #0
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	4a93      	ldr	r2, [pc, #588]	; (80017b4 <Create_Nodes+0x34c>)
 8001568:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800156a:	015b      	lsls	r3, r3, #5
 800156c:	4413      	add	r3, r2
 800156e:	3316      	adds	r3, #22
 8001570:	2200      	movs	r2, #0
 8001572:	801a      	strh	r2, [r3, #0]
 8001574:	4a8f      	ldr	r2, [pc, #572]	; (80017b4 <Create_Nodes+0x34c>)
 8001576:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001578:	015b      	lsls	r3, r3, #5
 800157a:	4413      	add	r3, r2
 800157c:	3318      	adds	r3, #24
 800157e:	2200      	movs	r2, #0
 8001580:	801a      	strh	r2, [r3, #0]
 8001582:	4a8c      	ldr	r2, [pc, #560]	; (80017b4 <Create_Nodes+0x34c>)
 8001584:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001586:	015b      	lsls	r3, r3, #5
 8001588:	4413      	add	r3, r2
 800158a:	331a      	adds	r3, #26
 800158c:	2200      	movs	r2, #0
 800158e:	801a      	strh	r2, [r3, #0]
	for(i=0;i<25;i++)
 8001590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001592:	3301      	adds	r3, #1
 8001594:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001596:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001598:	2b18      	cmp	r3, #24
 800159a:	dd8d      	ble.n	80014b8 <Create_Nodes+0x50>
	}
	//A node
	N('A').worth=0;
 800159c:	4b85      	ldr	r3, [pc, #532]	; (80017b4 <Create_Nodes+0x34c>)
 800159e:	2200      	movs	r2, #0
 80015a0:	605a      	str	r2, [r3, #4]
	N('A').type=1;
 80015a2:	4b84      	ldr	r3, [pc, #528]	; (80017b4 <Create_Nodes+0x34c>)
 80015a4:	2201      	movs	r2, #1
 80015a6:	609a      	str	r2, [r3, #8]
	VALUE(N('A').neighbours,0,0,0,'C');
 80015a8:	4b82      	ldr	r3, [pc, #520]	; (80017b4 <Create_Nodes+0x34c>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	731a      	strb	r2, [r3, #12]
 80015ae:	4b81      	ldr	r3, [pc, #516]	; (80017b4 <Create_Nodes+0x34c>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	735a      	strb	r2, [r3, #13]
 80015b4:	4b7f      	ldr	r3, [pc, #508]	; (80017b4 <Create_Nodes+0x34c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	739a      	strb	r2, [r3, #14]
 80015ba:	4b7e      	ldr	r3, [pc, #504]	; (80017b4 <Create_Nodes+0x34c>)
 80015bc:	2243      	movs	r2, #67	; 0x43
 80015be:	73da      	strb	r2, [r3, #15]
	VALUE(N('A').directions,0,0,0,2);
 80015c0:	4b7c      	ldr	r3, [pc, #496]	; (80017b4 <Create_Nodes+0x34c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	741a      	strb	r2, [r3, #16]
 80015c6:	4b7b      	ldr	r3, [pc, #492]	; (80017b4 <Create_Nodes+0x34c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	745a      	strb	r2, [r3, #17]
 80015cc:	4b79      	ldr	r3, [pc, #484]	; (80017b4 <Create_Nodes+0x34c>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	749a      	strb	r2, [r3, #18]
 80015d2:	4b78      	ldr	r3, [pc, #480]	; (80017b4 <Create_Nodes+0x34c>)
 80015d4:	2202      	movs	r2, #2
 80015d6:	74da      	strb	r2, [r3, #19]
	VALUE(N('A').distance,0,0,0,365);
 80015d8:	4b76      	ldr	r3, [pc, #472]	; (80017b4 <Create_Nodes+0x34c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	829a      	strh	r2, [r3, #20]
 80015de:	4b75      	ldr	r3, [pc, #468]	; (80017b4 <Create_Nodes+0x34c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	82da      	strh	r2, [r3, #22]
 80015e4:	4b73      	ldr	r3, [pc, #460]	; (80017b4 <Create_Nodes+0x34c>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	831a      	strh	r2, [r3, #24]
 80015ea:	4b72      	ldr	r3, [pc, #456]	; (80017b4 <Create_Nodes+0x34c>)
 80015ec:	f240 126d 	movw	r2, #365	; 0x16d
 80015f0:	835a      	strh	r2, [r3, #26]
	N('A').middle=NEIGHBOUR4;
 80015f2:	4b70      	ldr	r3, [pc, #448]	; (80017b4 <Create_Nodes+0x34c>)
 80015f4:	2203      	movs	r2, #3
 80015f6:	771a      	strb	r2, [r3, #28]

	//B node
	N('B').worth=2;
 80015f8:	4b6e      	ldr	r3, [pc, #440]	; (80017b4 <Create_Nodes+0x34c>)
 80015fa:	2202      	movs	r2, #2
 80015fc:	625a      	str	r2, [r3, #36]	; 0x24
	N('B').type=2;
 80015fe:	4b6d      	ldr	r3, [pc, #436]	; (80017b4 <Create_Nodes+0x34c>)
 8001600:	2202      	movs	r2, #2
 8001602:	629a      	str	r2, [r3, #40]	; 0x28
	VALUE(N('B').neighbours,'D',0,'C',0);
 8001604:	4b6b      	ldr	r3, [pc, #428]	; (80017b4 <Create_Nodes+0x34c>)
 8001606:	2244      	movs	r2, #68	; 0x44
 8001608:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800160c:	4b69      	ldr	r3, [pc, #420]	; (80017b4 <Create_Nodes+0x34c>)
 800160e:	2200      	movs	r2, #0
 8001610:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
 8001614:	4b67      	ldr	r3, [pc, #412]	; (80017b4 <Create_Nodes+0x34c>)
 8001616:	2243      	movs	r2, #67	; 0x43
 8001618:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
 800161c:	4b65      	ldr	r3, [pc, #404]	; (80017b4 <Create_Nodes+0x34c>)
 800161e:	2200      	movs	r2, #0
 8001620:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	VALUE(N('B').directions,2,0,2,0);
 8001624:	4b63      	ldr	r3, [pc, #396]	; (80017b4 <Create_Nodes+0x34c>)
 8001626:	2202      	movs	r2, #2
 8001628:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
 800162c:	4b61      	ldr	r3, [pc, #388]	; (80017b4 <Create_Nodes+0x34c>)
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
 8001634:	4b5f      	ldr	r3, [pc, #380]	; (80017b4 <Create_Nodes+0x34c>)
 8001636:	2202      	movs	r2, #2
 8001638:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800163c:	4b5d      	ldr	r3, [pc, #372]	; (80017b4 <Create_Nodes+0x34c>)
 800163e:	2200      	movs	r2, #0
 8001640:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	VALUE(N('B').distance,452,0,168,0);
 8001644:	4b5b      	ldr	r3, [pc, #364]	; (80017b4 <Create_Nodes+0x34c>)
 8001646:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 800164a:	869a      	strh	r2, [r3, #52]	; 0x34
 800164c:	4b59      	ldr	r3, [pc, #356]	; (80017b4 <Create_Nodes+0x34c>)
 800164e:	2200      	movs	r2, #0
 8001650:	86da      	strh	r2, [r3, #54]	; 0x36
 8001652:	4b58      	ldr	r3, [pc, #352]	; (80017b4 <Create_Nodes+0x34c>)
 8001654:	22a8      	movs	r2, #168	; 0xa8
 8001656:	871a      	strh	r2, [r3, #56]	; 0x38
 8001658:	4b56      	ldr	r3, [pc, #344]	; (80017b4 <Create_Nodes+0x34c>)
 800165a:	2200      	movs	r2, #0
 800165c:	875a      	strh	r2, [r3, #58]	; 0x3a
	N('B').middle=NEIGHBOUR3;
 800165e:	4b55      	ldr	r3, [pc, #340]	; (80017b4 <Create_Nodes+0x34c>)
 8001660:	2202      	movs	r2, #2
 8001662:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

	//C node
	N('C').worth=0; //beragads ellen
 8001666:	4b53      	ldr	r3, [pc, #332]	; (80017b4 <Create_Nodes+0x34c>)
 8001668:	2200      	movs	r2, #0
 800166a:	645a      	str	r2, [r3, #68]	; 0x44
	N('C').type=3;
 800166c:	4b51      	ldr	r3, [pc, #324]	; (80017b4 <Create_Nodes+0x34c>)
 800166e:	2203      	movs	r2, #3
 8001670:	649a      	str	r2, [r3, #72]	; 0x48
	VALUE(N('C').neighbours,0,'B','E',0);
 8001672:	4b50      	ldr	r3, [pc, #320]	; (80017b4 <Create_Nodes+0x34c>)
 8001674:	2200      	movs	r2, #0
 8001676:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 800167a:	4b4e      	ldr	r3, [pc, #312]	; (80017b4 <Create_Nodes+0x34c>)
 800167c:	2242      	movs	r2, #66	; 0x42
 800167e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8001682:	4b4c      	ldr	r3, [pc, #304]	; (80017b4 <Create_Nodes+0x34c>)
 8001684:	2245      	movs	r2, #69	; 0x45
 8001686:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800168a:	4b4a      	ldr	r3, [pc, #296]	; (80017b4 <Create_Nodes+0x34c>)
 800168c:	2200      	movs	r2, #0
 800168e:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	VALUE(N('C').directions,0,1,2,0);
 8001692:	4b48      	ldr	r3, [pc, #288]	; (80017b4 <Create_Nodes+0x34c>)
 8001694:	2200      	movs	r2, #0
 8001696:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 800169a:	4b46      	ldr	r3, [pc, #280]	; (80017b4 <Create_Nodes+0x34c>)
 800169c:	2201      	movs	r2, #1
 800169e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
 80016a2:	4b44      	ldr	r3, [pc, #272]	; (80017b4 <Create_Nodes+0x34c>)
 80016a4:	2202      	movs	r2, #2
 80016a6:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
 80016aa:	4b42      	ldr	r3, [pc, #264]	; (80017b4 <Create_Nodes+0x34c>)
 80016ac:	2200      	movs	r2, #0
 80016ae:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
	VALUE(N('C').distance,0,218,130,0);
 80016b2:	4b40      	ldr	r3, [pc, #256]	; (80017b4 <Create_Nodes+0x34c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
 80016ba:	4b3e      	ldr	r3, [pc, #248]	; (80017b4 <Create_Nodes+0x34c>)
 80016bc:	22da      	movs	r2, #218	; 0xda
 80016be:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
 80016c2:	4b3c      	ldr	r3, [pc, #240]	; (80017b4 <Create_Nodes+0x34c>)
 80016c4:	2282      	movs	r2, #130	; 0x82
 80016c6:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
 80016ca:	4b3a      	ldr	r3, [pc, #232]	; (80017b4 <Create_Nodes+0x34c>)
 80016cc:	2200      	movs	r2, #0
 80016ce:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	N('C').middle=NEIGHBOUR3;
 80016d2:	4b38      	ldr	r3, [pc, #224]	; (80017b4 <Create_Nodes+0x34c>)
 80016d4:	2202      	movs	r2, #2
 80016d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

	//D node
	N('D').worth=2;
 80016da:	4b36      	ldr	r3, [pc, #216]	; (80017b4 <Create_Nodes+0x34c>)
 80016dc:	2202      	movs	r2, #2
 80016de:	665a      	str	r2, [r3, #100]	; 0x64
	N('D').type=1;
 80016e0:	4b34      	ldr	r3, [pc, #208]	; (80017b4 <Create_Nodes+0x34c>)
 80016e2:	2201      	movs	r2, #1
 80016e4:	669a      	str	r2, [r3, #104]	; 0x68
	VALUE(N('D').neighbours,'B',0,'F',0);
 80016e6:	4b33      	ldr	r3, [pc, #204]	; (80017b4 <Create_Nodes+0x34c>)
 80016e8:	2242      	movs	r2, #66	; 0x42
 80016ea:	f883 206c 	strb.w	r2, [r3, #108]	; 0x6c
 80016ee:	4b31      	ldr	r3, [pc, #196]	; (80017b4 <Create_Nodes+0x34c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	f883 206d 	strb.w	r2, [r3, #109]	; 0x6d
 80016f6:	4b2f      	ldr	r3, [pc, #188]	; (80017b4 <Create_Nodes+0x34c>)
 80016f8:	2246      	movs	r2, #70	; 0x46
 80016fa:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
 80016fe:	4b2d      	ldr	r3, [pc, #180]	; (80017b4 <Create_Nodes+0x34c>)
 8001700:	2200      	movs	r2, #0
 8001702:	f883 206f 	strb.w	r2, [r3, #111]	; 0x6f
	VALUE(N('D').directions,2,0,2,0);
 8001706:	4b2b      	ldr	r3, [pc, #172]	; (80017b4 <Create_Nodes+0x34c>)
 8001708:	2202      	movs	r2, #2
 800170a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
 800170e:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <Create_Nodes+0x34c>)
 8001710:	2200      	movs	r2, #0
 8001712:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
 8001716:	4b27      	ldr	r3, [pc, #156]	; (80017b4 <Create_Nodes+0x34c>)
 8001718:	2202      	movs	r2, #2
 800171a:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
 800171e:	4b25      	ldr	r3, [pc, #148]	; (80017b4 <Create_Nodes+0x34c>)
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2073 	strb.w	r2, [r3, #115]	; 0x73
	VALUE(N('D').distance,452,0,316,0);
 8001726:	4b23      	ldr	r3, [pc, #140]	; (80017b4 <Create_Nodes+0x34c>)
 8001728:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 800172c:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
 8001730:	4b20      	ldr	r3, [pc, #128]	; (80017b4 <Create_Nodes+0x34c>)
 8001732:	2200      	movs	r2, #0
 8001734:	f8a3 2076 	strh.w	r2, [r3, #118]	; 0x76
 8001738:	4b1e      	ldr	r3, [pc, #120]	; (80017b4 <Create_Nodes+0x34c>)
 800173a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 800173e:	f8a3 2078 	strh.w	r2, [r3, #120]	; 0x78
 8001742:	4b1c      	ldr	r3, [pc, #112]	; (80017b4 <Create_Nodes+0x34c>)
 8001744:	2200      	movs	r2, #0
 8001746:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
	N('D').middle=NEIGHBOUR3;
 800174a:	4b1a      	ldr	r3, [pc, #104]	; (80017b4 <Create_Nodes+0x34c>)
 800174c:	2202      	movs	r2, #2
 800174e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

	//E node
	N('E').worth=0; //beragads ellen
 8001752:	4b18      	ldr	r3, [pc, #96]	; (80017b4 <Create_Nodes+0x34c>)
 8001754:	2200      	movs	r2, #0
 8001756:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	N('E').type=3;
 800175a:	4b16      	ldr	r3, [pc, #88]	; (80017b4 <Create_Nodes+0x34c>)
 800175c:	2203      	movs	r2, #3
 800175e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	VALUE(N('E').neighbours,'C',0,'F','G');
 8001762:	4b14      	ldr	r3, [pc, #80]	; (80017b4 <Create_Nodes+0x34c>)
 8001764:	2243      	movs	r2, #67	; 0x43
 8001766:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
 800176a:	4b12      	ldr	r3, [pc, #72]	; (80017b4 <Create_Nodes+0x34c>)
 800176c:	2200      	movs	r2, #0
 800176e:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <Create_Nodes+0x34c>)
 8001774:	2246      	movs	r2, #70	; 0x46
 8001776:	f883 208e 	strb.w	r2, [r3, #142]	; 0x8e
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <Create_Nodes+0x34c>)
 800177c:	2247      	movs	r2, #71	; 0x47
 800177e:	f883 208f 	strb.w	r2, [r3, #143]	; 0x8f
	VALUE(N('E').directions,1,0,2,2);
 8001782:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <Create_Nodes+0x34c>)
 8001784:	2201      	movs	r2, #1
 8001786:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
 800178a:	4b0a      	ldr	r3, [pc, #40]	; (80017b4 <Create_Nodes+0x34c>)
 800178c:	2200      	movs	r2, #0
 800178e:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91
 8001792:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <Create_Nodes+0x34c>)
 8001794:	2202      	movs	r2, #2
 8001796:	f883 2092 	strb.w	r2, [r3, #146]	; 0x92
 800179a:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <Create_Nodes+0x34c>)
 800179c:	2202      	movs	r2, #2
 800179e:	f883 2093 	strb.w	r2, [r3, #147]	; 0x93
	VALUE(N('E').distance,130,0,428,385);
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <Create_Nodes+0x34c>)
 80017a4:	2282      	movs	r2, #130	; 0x82
 80017a6:	f8a3 2094 	strh.w	r2, [r3, #148]	; 0x94
 80017aa:	4b02      	ldr	r3, [pc, #8]	; (80017b4 <Create_Nodes+0x34c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	f8a3 2096 	strh.w	r2, [r3, #150]	; 0x96
 80017b2:	e001      	b.n	80017b8 <Create_Nodes+0x350>
 80017b4:	200002bc 	.word	0x200002bc
 80017b8:	4bcd      	ldr	r3, [pc, #820]	; (8001af0 <Create_Nodes+0x688>)
 80017ba:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 80017be:	f8a3 2098 	strh.w	r2, [r3, #152]	; 0x98
 80017c2:	4bcb      	ldr	r3, [pc, #812]	; (8001af0 <Create_Nodes+0x688>)
 80017c4:	f240 1281 	movw	r2, #385	; 0x181
 80017c8:	f8a3 209a 	strh.w	r2, [r3, #154]	; 0x9a
	N('E').middle=NEIGHBOUR4;
 80017cc:	4bc8      	ldr	r3, [pc, #800]	; (8001af0 <Create_Nodes+0x688>)
 80017ce:	2203      	movs	r2, #3
 80017d0:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c

	//F node
	N('F').worth=2;
 80017d4:	4bc6      	ldr	r3, [pc, #792]	; (8001af0 <Create_Nodes+0x688>)
 80017d6:	2202      	movs	r2, #2
 80017d8:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	N('F').type=1;
 80017dc:	4bc4      	ldr	r3, [pc, #784]	; (8001af0 <Create_Nodes+0x688>)
 80017de:	2201      	movs	r2, #1
 80017e0:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	VALUE(N('F').neighbours,'E','D','H','I');
 80017e4:	4bc2      	ldr	r3, [pc, #776]	; (8001af0 <Create_Nodes+0x688>)
 80017e6:	2245      	movs	r2, #69	; 0x45
 80017e8:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
 80017ec:	4bc0      	ldr	r3, [pc, #768]	; (8001af0 <Create_Nodes+0x688>)
 80017ee:	2244      	movs	r2, #68	; 0x44
 80017f0:	f883 20ad 	strb.w	r2, [r3, #173]	; 0xad
 80017f4:	4bbe      	ldr	r3, [pc, #760]	; (8001af0 <Create_Nodes+0x688>)
 80017f6:	2248      	movs	r2, #72	; 0x48
 80017f8:	f883 20ae 	strb.w	r2, [r3, #174]	; 0xae
 80017fc:	4bbc      	ldr	r3, [pc, #752]	; (8001af0 <Create_Nodes+0x688>)
 80017fe:	2249      	movs	r2, #73	; 0x49
 8001800:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
	VALUE(N('F').directions,1,1,2,2);
 8001804:	4bba      	ldr	r3, [pc, #744]	; (8001af0 <Create_Nodes+0x688>)
 8001806:	2201      	movs	r2, #1
 8001808:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 800180c:	4bb8      	ldr	r3, [pc, #736]	; (8001af0 <Create_Nodes+0x688>)
 800180e:	2201      	movs	r2, #1
 8001810:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
 8001814:	4bb6      	ldr	r3, [pc, #728]	; (8001af0 <Create_Nodes+0x688>)
 8001816:	2202      	movs	r2, #2
 8001818:	f883 20b2 	strb.w	r2, [r3, #178]	; 0xb2
 800181c:	4bb4      	ldr	r3, [pc, #720]	; (8001af0 <Create_Nodes+0x688>)
 800181e:	2202      	movs	r2, #2
 8001820:	f883 20b3 	strb.w	r2, [r3, #179]	; 0xb3
	VALUE(N('F').distance,428,316,284,335);
 8001824:	4bb2      	ldr	r3, [pc, #712]	; (8001af0 <Create_Nodes+0x688>)
 8001826:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800182a:	f8a3 20b4 	strh.w	r2, [r3, #180]	; 0xb4
 800182e:	4bb0      	ldr	r3, [pc, #704]	; (8001af0 <Create_Nodes+0x688>)
 8001830:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8001834:	f8a3 20b6 	strh.w	r2, [r3, #182]	; 0xb6
 8001838:	4bad      	ldr	r3, [pc, #692]	; (8001af0 <Create_Nodes+0x688>)
 800183a:	f44f 728e 	mov.w	r2, #284	; 0x11c
 800183e:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
 8001842:	4bab      	ldr	r3, [pc, #684]	; (8001af0 <Create_Nodes+0x688>)
 8001844:	f240 124f 	movw	r2, #335	; 0x14f
 8001848:	f8a3 20ba 	strh.w	r2, [r3, #186]	; 0xba
	N('F').middle=NEIGHBOUR3;
 800184c:	4ba8      	ldr	r3, [pc, #672]	; (8001af0 <Create_Nodes+0x688>)
 800184e:	2202      	movs	r2, #2
 8001850:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc

	//G node
	N('G').worth=2;
 8001854:	4ba6      	ldr	r3, [pc, #664]	; (8001af0 <Create_Nodes+0x688>)
 8001856:	2202      	movs	r2, #2
 8001858:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	N('G').type=1;
 800185c:	4ba4      	ldr	r3, [pc, #656]	; (8001af0 <Create_Nodes+0x688>)
 800185e:	2201      	movs	r2, #1
 8001860:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	VALUE(N('G').neighbours,'E',0,'H','I');
 8001864:	4ba2      	ldr	r3, [pc, #648]	; (8001af0 <Create_Nodes+0x688>)
 8001866:	2245      	movs	r2, #69	; 0x45
 8001868:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc
 800186c:	4ba0      	ldr	r3, [pc, #640]	; (8001af0 <Create_Nodes+0x688>)
 800186e:	2200      	movs	r2, #0
 8001870:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
 8001874:	4b9e      	ldr	r3, [pc, #632]	; (8001af0 <Create_Nodes+0x688>)
 8001876:	2248      	movs	r2, #72	; 0x48
 8001878:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
 800187c:	4b9c      	ldr	r3, [pc, #624]	; (8001af0 <Create_Nodes+0x688>)
 800187e:	2249      	movs	r2, #73	; 0x49
 8001880:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	VALUE(N('G').directions,1,0,2,2);
 8001884:	4b9a      	ldr	r3, [pc, #616]	; (8001af0 <Create_Nodes+0x688>)
 8001886:	2201      	movs	r2, #1
 8001888:	f883 20d0 	strb.w	r2, [r3, #208]	; 0xd0
 800188c:	4b98      	ldr	r3, [pc, #608]	; (8001af0 <Create_Nodes+0x688>)
 800188e:	2200      	movs	r2, #0
 8001890:	f883 20d1 	strb.w	r2, [r3, #209]	; 0xd1
 8001894:	4b96      	ldr	r3, [pc, #600]	; (8001af0 <Create_Nodes+0x688>)
 8001896:	2202      	movs	r2, #2
 8001898:	f883 20d2 	strb.w	r2, [r3, #210]	; 0xd2
 800189c:	4b94      	ldr	r3, [pc, #592]	; (8001af0 <Create_Nodes+0x688>)
 800189e:	2202      	movs	r2, #2
 80018a0:	f883 20d3 	strb.w	r2, [r3, #211]	; 0xd3
	VALUE(N('G').distance,385,0,336,284);
 80018a4:	4b92      	ldr	r3, [pc, #584]	; (8001af0 <Create_Nodes+0x688>)
 80018a6:	f240 1281 	movw	r2, #385	; 0x181
 80018aa:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
 80018ae:	4b90      	ldr	r3, [pc, #576]	; (8001af0 <Create_Nodes+0x688>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6
 80018b6:	4b8e      	ldr	r3, [pc, #568]	; (8001af0 <Create_Nodes+0x688>)
 80018b8:	f44f 72a8 	mov.w	r2, #336	; 0x150
 80018bc:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
 80018c0:	4b8b      	ldr	r3, [pc, #556]	; (8001af0 <Create_Nodes+0x688>)
 80018c2:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80018c6:	f8a3 20da 	strh.w	r2, [r3, #218]	; 0xda
	N('G').middle=NEIGHBOUR3;
 80018ca:	4b89      	ldr	r3, [pc, #548]	; (8001af0 <Create_Nodes+0x688>)
 80018cc:	2202      	movs	r2, #2
 80018ce:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

	//H node
	N('H').worth=2;
 80018d2:	4b87      	ldr	r3, [pc, #540]	; (8001af0 <Create_Nodes+0x688>)
 80018d4:	2202      	movs	r2, #2
 80018d6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	N('H').type=1;
 80018da:	4b85      	ldr	r3, [pc, #532]	; (8001af0 <Create_Nodes+0x688>)
 80018dc:	2201      	movs	r2, #1
 80018de:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	VALUE(N('H').neighbours,'G','F','K','J');
 80018e2:	4b83      	ldr	r3, [pc, #524]	; (8001af0 <Create_Nodes+0x688>)
 80018e4:	2247      	movs	r2, #71	; 0x47
 80018e6:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
 80018ea:	4b81      	ldr	r3, [pc, #516]	; (8001af0 <Create_Nodes+0x688>)
 80018ec:	2246      	movs	r2, #70	; 0x46
 80018ee:	f883 20ed 	strb.w	r2, [r3, #237]	; 0xed
 80018f2:	4b7f      	ldr	r3, [pc, #508]	; (8001af0 <Create_Nodes+0x688>)
 80018f4:	224b      	movs	r2, #75	; 0x4b
 80018f6:	f883 20ee 	strb.w	r2, [r3, #238]	; 0xee
 80018fa:	4b7d      	ldr	r3, [pc, #500]	; (8001af0 <Create_Nodes+0x688>)
 80018fc:	224a      	movs	r2, #74	; 0x4a
 80018fe:	f883 20ef 	strb.w	r2, [r3, #239]	; 0xef
	VALUE(N('H').directions,1,1,2,2);
 8001902:	4b7b      	ldr	r3, [pc, #492]	; (8001af0 <Create_Nodes+0x688>)
 8001904:	2201      	movs	r2, #1
 8001906:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
 800190a:	4b79      	ldr	r3, [pc, #484]	; (8001af0 <Create_Nodes+0x688>)
 800190c:	2201      	movs	r2, #1
 800190e:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
 8001912:	4b77      	ldr	r3, [pc, #476]	; (8001af0 <Create_Nodes+0x688>)
 8001914:	2202      	movs	r2, #2
 8001916:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
 800191a:	4b75      	ldr	r3, [pc, #468]	; (8001af0 <Create_Nodes+0x688>)
 800191c:	2202      	movs	r2, #2
 800191e:	f883 20f3 	strb.w	r2, [r3, #243]	; 0xf3
	VALUE(N('H').distance,336,284,407,230);
 8001922:	4b73      	ldr	r3, [pc, #460]	; (8001af0 <Create_Nodes+0x688>)
 8001924:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8001928:	f8a3 20f4 	strh.w	r2, [r3, #244]	; 0xf4
 800192c:	4b70      	ldr	r3, [pc, #448]	; (8001af0 <Create_Nodes+0x688>)
 800192e:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8001932:	f8a3 20f6 	strh.w	r2, [r3, #246]	; 0xf6
 8001936:	4b6e      	ldr	r3, [pc, #440]	; (8001af0 <Create_Nodes+0x688>)
 8001938:	f240 1297 	movw	r2, #407	; 0x197
 800193c:	f8a3 20f8 	strh.w	r2, [r3, #248]	; 0xf8
 8001940:	4b6b      	ldr	r3, [pc, #428]	; (8001af0 <Create_Nodes+0x688>)
 8001942:	22e6      	movs	r2, #230	; 0xe6
 8001944:	f8a3 20fa 	strh.w	r2, [r3, #250]	; 0xfa
	N('H').middle=NEIGHBOUR4;
 8001948:	4b69      	ldr	r3, [pc, #420]	; (8001af0 <Create_Nodes+0x688>)
 800194a:	2203      	movs	r2, #3
 800194c:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc

	//I node
	N('I').worth=0;
 8001950:	4b67      	ldr	r3, [pc, #412]	; (8001af0 <Create_Nodes+0x688>)
 8001952:	2200      	movs	r2, #0
 8001954:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	N('I').type=3;
 8001958:	4b65      	ldr	r3, [pc, #404]	; (8001af0 <Create_Nodes+0x688>)
 800195a:	2203      	movs	r2, #3
 800195c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	VALUE(N('I').neighbours,'G','F',0,'L');
 8001960:	4b63      	ldr	r3, [pc, #396]	; (8001af0 <Create_Nodes+0x688>)
 8001962:	2247      	movs	r2, #71	; 0x47
 8001964:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
 8001968:	4b61      	ldr	r3, [pc, #388]	; (8001af0 <Create_Nodes+0x688>)
 800196a:	2246      	movs	r2, #70	; 0x46
 800196c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
 8001970:	4b5f      	ldr	r3, [pc, #380]	; (8001af0 <Create_Nodes+0x688>)
 8001972:	2200      	movs	r2, #0
 8001974:	f883 210e 	strb.w	r2, [r3, #270]	; 0x10e
 8001978:	4b5d      	ldr	r3, [pc, #372]	; (8001af0 <Create_Nodes+0x688>)
 800197a:	224c      	movs	r2, #76	; 0x4c
 800197c:	f883 210f 	strb.w	r2, [r3, #271]	; 0x10f
	VALUE(N('I').directions,1,1,0,2);
 8001980:	4b5b      	ldr	r3, [pc, #364]	; (8001af0 <Create_Nodes+0x688>)
 8001982:	2201      	movs	r2, #1
 8001984:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
 8001988:	4b59      	ldr	r3, [pc, #356]	; (8001af0 <Create_Nodes+0x688>)
 800198a:	2201      	movs	r2, #1
 800198c:	f883 2111 	strb.w	r2, [r3, #273]	; 0x111
 8001990:	4b57      	ldr	r3, [pc, #348]	; (8001af0 <Create_Nodes+0x688>)
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2112 	strb.w	r2, [r3, #274]	; 0x112
 8001998:	4b55      	ldr	r3, [pc, #340]	; (8001af0 <Create_Nodes+0x688>)
 800199a:	2202      	movs	r2, #2
 800199c:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
	VALUE(N('I').distance,284,335,0,418);
 80019a0:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <Create_Nodes+0x688>)
 80019a2:	f44f 728e 	mov.w	r2, #284	; 0x11c
 80019a6:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
 80019aa:	4b51      	ldr	r3, [pc, #324]	; (8001af0 <Create_Nodes+0x688>)
 80019ac:	f240 124f 	movw	r2, #335	; 0x14f
 80019b0:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116
 80019b4:	4b4e      	ldr	r3, [pc, #312]	; (8001af0 <Create_Nodes+0x688>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
 80019bc:	4b4c      	ldr	r3, [pc, #304]	; (8001af0 <Create_Nodes+0x688>)
 80019be:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 80019c2:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
	N('I').middle=NEIGHBOUR4;
 80019c6:	4b4a      	ldr	r3, [pc, #296]	; (8001af0 <Create_Nodes+0x688>)
 80019c8:	2203      	movs	r2, #3
 80019ca:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

	//J node
	N('J').worth=0;
 80019ce:	4b48      	ldr	r3, [pc, #288]	; (8001af0 <Create_Nodes+0x688>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	N('J').type=3;
 80019d6:	4b46      	ldr	r3, [pc, #280]	; (8001af0 <Create_Nodes+0x688>)
 80019d8:	2203      	movs	r2, #3
 80019da:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	VALUE(N('J').neighbours,'H',0,'K','L');
 80019de:	4b44      	ldr	r3, [pc, #272]	; (8001af0 <Create_Nodes+0x688>)
 80019e0:	2248      	movs	r2, #72	; 0x48
 80019e2:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
 80019e6:	4b42      	ldr	r3, [pc, #264]	; (8001af0 <Create_Nodes+0x688>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
 80019ee:	4b40      	ldr	r3, [pc, #256]	; (8001af0 <Create_Nodes+0x688>)
 80019f0:	224b      	movs	r2, #75	; 0x4b
 80019f2:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
 80019f6:	4b3e      	ldr	r3, [pc, #248]	; (8001af0 <Create_Nodes+0x688>)
 80019f8:	224c      	movs	r2, #76	; 0x4c
 80019fa:	f883 212f 	strb.w	r2, [r3, #303]	; 0x12f
	VALUE(N('J').directions,1,0,2,2);
 80019fe:	4b3c      	ldr	r3, [pc, #240]	; (8001af0 <Create_Nodes+0x688>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
 8001a06:	4b3a      	ldr	r3, [pc, #232]	; (8001af0 <Create_Nodes+0x688>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131
 8001a0e:	4b38      	ldr	r3, [pc, #224]	; (8001af0 <Create_Nodes+0x688>)
 8001a10:	2202      	movs	r2, #2
 8001a12:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
 8001a16:	4b36      	ldr	r3, [pc, #216]	; (8001af0 <Create_Nodes+0x688>)
 8001a18:	2202      	movs	r2, #2
 8001a1a:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
	VALUE(N('J').distance,230,0,204,229);
 8001a1e:	4b34      	ldr	r3, [pc, #208]	; (8001af0 <Create_Nodes+0x688>)
 8001a20:	22e6      	movs	r2, #230	; 0xe6
 8001a22:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
 8001a26:	4b32      	ldr	r3, [pc, #200]	; (8001af0 <Create_Nodes+0x688>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
 8001a2e:	4b30      	ldr	r3, [pc, #192]	; (8001af0 <Create_Nodes+0x688>)
 8001a30:	22cc      	movs	r2, #204	; 0xcc
 8001a32:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
 8001a36:	4b2e      	ldr	r3, [pc, #184]	; (8001af0 <Create_Nodes+0x688>)
 8001a38:	22e5      	movs	r2, #229	; 0xe5
 8001a3a:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
	N('J').middle=NEIGHBOUR4;
 8001a3e:	4b2c      	ldr	r3, [pc, #176]	; (8001af0 <Create_Nodes+0x688>)
 8001a40:	2203      	movs	r2, #3
 8001a42:	f883 213c 	strb.w	r2, [r3, #316]	; 0x13c

	//K node
	N('K').worth=2;
 8001a46:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <Create_Nodes+0x688>)
 8001a48:	2202      	movs	r2, #2
 8001a4a:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144
	N('K').type=1;
 8001a4e:	4b28      	ldr	r3, [pc, #160]	; (8001af0 <Create_Nodes+0x688>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	VALUE(N('K').neighbours,'J','H','M','N');
 8001a56:	4b26      	ldr	r3, [pc, #152]	; (8001af0 <Create_Nodes+0x688>)
 8001a58:	224a      	movs	r2, #74	; 0x4a
 8001a5a:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
 8001a5e:	4b24      	ldr	r3, [pc, #144]	; (8001af0 <Create_Nodes+0x688>)
 8001a60:	2248      	movs	r2, #72	; 0x48
 8001a62:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
 8001a66:	4b22      	ldr	r3, [pc, #136]	; (8001af0 <Create_Nodes+0x688>)
 8001a68:	224d      	movs	r2, #77	; 0x4d
 8001a6a:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
 8001a6e:	4b20      	ldr	r3, [pc, #128]	; (8001af0 <Create_Nodes+0x688>)
 8001a70:	224e      	movs	r2, #78	; 0x4e
 8001a72:	f883 214f 	strb.w	r2, [r3, #335]	; 0x14f
	VALUE(N('K').directions,1,1,2,2);
 8001a76:	4b1e      	ldr	r3, [pc, #120]	; (8001af0 <Create_Nodes+0x688>)
 8001a78:	2201      	movs	r2, #1
 8001a7a:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	; (8001af0 <Create_Nodes+0x688>)
 8001a80:	2201      	movs	r2, #1
 8001a82:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
 8001a86:	4b1a      	ldr	r3, [pc, #104]	; (8001af0 <Create_Nodes+0x688>)
 8001a88:	2202      	movs	r2, #2
 8001a8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
 8001a8e:	4b18      	ldr	r3, [pc, #96]	; (8001af0 <Create_Nodes+0x688>)
 8001a90:	2202      	movs	r2, #2
 8001a92:	f883 2153 	strb.w	r2, [r3, #339]	; 0x153
	VALUE(N('K').distance,204,407,288,319);
 8001a96:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <Create_Nodes+0x688>)
 8001a98:	22cc      	movs	r2, #204	; 0xcc
 8001a9a:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
 8001a9e:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <Create_Nodes+0x688>)
 8001aa0:	f240 1297 	movw	r2, #407	; 0x197
 8001aa4:	f8a3 2156 	strh.w	r2, [r3, #342]	; 0x156
 8001aa8:	4b11      	ldr	r3, [pc, #68]	; (8001af0 <Create_Nodes+0x688>)
 8001aaa:	f44f 7290 	mov.w	r2, #288	; 0x120
 8001aae:	f8a3 2158 	strh.w	r2, [r3, #344]	; 0x158
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	; (8001af0 <Create_Nodes+0x688>)
 8001ab4:	f240 123f 	movw	r2, #319	; 0x13f
 8001ab8:	f8a3 215a 	strh.w	r2, [r3, #346]	; 0x15a
	N('K').middle=NEIGHBOUR1;
 8001abc:	4b0c      	ldr	r3, [pc, #48]	; (8001af0 <Create_Nodes+0x688>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c

	//L node
	N('L').worth=2;
 8001ac4:	4b0a      	ldr	r3, [pc, #40]	; (8001af0 <Create_Nodes+0x688>)
 8001ac6:	2202      	movs	r2, #2
 8001ac8:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	N('L').type=1;
 8001acc:	4b08      	ldr	r3, [pc, #32]	; (8001af0 <Create_Nodes+0x688>)
 8001ace:	2201      	movs	r2, #1
 8001ad0:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	VALUE(N('L').neighbours,'I','J','M','N');
 8001ad4:	4b06      	ldr	r3, [pc, #24]	; (8001af0 <Create_Nodes+0x688>)
 8001ad6:	2249      	movs	r2, #73	; 0x49
 8001ad8:	f883 216c 	strb.w	r2, [r3, #364]	; 0x16c
 8001adc:	4b04      	ldr	r3, [pc, #16]	; (8001af0 <Create_Nodes+0x688>)
 8001ade:	224a      	movs	r2, #74	; 0x4a
 8001ae0:	f883 216d 	strb.w	r2, [r3, #365]	; 0x16d
 8001ae4:	4b02      	ldr	r3, [pc, #8]	; (8001af0 <Create_Nodes+0x688>)
 8001ae6:	224d      	movs	r2, #77	; 0x4d
 8001ae8:	f883 216e 	strb.w	r2, [r3, #366]	; 0x16e
 8001aec:	e002      	b.n	8001af4 <Create_Nodes+0x68c>
 8001aee:	bf00      	nop
 8001af0:	200002bc 	.word	0x200002bc
 8001af4:	4bcd      	ldr	r3, [pc, #820]	; (8001e2c <Create_Nodes+0x9c4>)
 8001af6:	224e      	movs	r2, #78	; 0x4e
 8001af8:	f883 216f 	strb.w	r2, [r3, #367]	; 0x16f
	VALUE(N('L').directions,1,1,2,2);
 8001afc:	4bcb      	ldr	r3, [pc, #812]	; (8001e2c <Create_Nodes+0x9c4>)
 8001afe:	2201      	movs	r2, #1
 8001b00:	f883 2170 	strb.w	r2, [r3, #368]	; 0x170
 8001b04:	4bc9      	ldr	r3, [pc, #804]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	f883 2171 	strb.w	r2, [r3, #369]	; 0x171
 8001b0c:	4bc7      	ldr	r3, [pc, #796]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b0e:	2202      	movs	r2, #2
 8001b10:	f883 2172 	strb.w	r2, [r3, #370]	; 0x172
 8001b14:	4bc5      	ldr	r3, [pc, #788]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b16:	2202      	movs	r2, #2
 8001b18:	f883 2173 	strb.w	r2, [r3, #371]	; 0x173
	VALUE(N('L').distance,418,229,329,258);
 8001b1c:	4bc3      	ldr	r3, [pc, #780]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b1e:	f44f 72d1 	mov.w	r2, #418	; 0x1a2
 8001b22:	f8a3 2174 	strh.w	r2, [r3, #372]	; 0x174
 8001b26:	4bc1      	ldr	r3, [pc, #772]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b28:	22e5      	movs	r2, #229	; 0xe5
 8001b2a:	f8a3 2176 	strh.w	r2, [r3, #374]	; 0x176
 8001b2e:	4bbf      	ldr	r3, [pc, #764]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b30:	f240 1249 	movw	r2, #329	; 0x149
 8001b34:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
 8001b38:	4bbc      	ldr	r3, [pc, #752]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b3a:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001b3e:	f8a3 217a 	strh.w	r2, [r3, #378]	; 0x17a
	N('L').middle=NEIGHBOUR2;
 8001b42:	4bba      	ldr	r3, [pc, #744]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b44:	2201      	movs	r2, #1
 8001b46:	f883 217c 	strb.w	r2, [r3, #380]	; 0x17c

	//M node
	N('M').worth=2;
 8001b4a:	4bb8      	ldr	r3, [pc, #736]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b4c:	2202      	movs	r2, #2
 8001b4e:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	N('M').type=1;
 8001b52:	4bb6      	ldr	r3, [pc, #728]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b54:	2201      	movs	r2, #1
 8001b56:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	VALUE(N('M').neighbours,'L','K','P','O');
 8001b5a:	4bb4      	ldr	r3, [pc, #720]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b5c:	224c      	movs	r2, #76	; 0x4c
 8001b5e:	f883 218c 	strb.w	r2, [r3, #396]	; 0x18c
 8001b62:	4bb2      	ldr	r3, [pc, #712]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b64:	224b      	movs	r2, #75	; 0x4b
 8001b66:	f883 218d 	strb.w	r2, [r3, #397]	; 0x18d
 8001b6a:	4bb0      	ldr	r3, [pc, #704]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b6c:	2250      	movs	r2, #80	; 0x50
 8001b6e:	f883 218e 	strb.w	r2, [r3, #398]	; 0x18e
 8001b72:	4bae      	ldr	r3, [pc, #696]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b74:	224f      	movs	r2, #79	; 0x4f
 8001b76:	f883 218f 	strb.w	r2, [r3, #399]	; 0x18f
	VALUE(N('M').directions,1,1,2,2);
 8001b7a:	4bac      	ldr	r3, [pc, #688]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	f883 2190 	strb.w	r2, [r3, #400]	; 0x190
 8001b82:	4baa      	ldr	r3, [pc, #680]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b84:	2201      	movs	r2, #1
 8001b86:	f883 2191 	strb.w	r2, [r3, #401]	; 0x191
 8001b8a:	4ba8      	ldr	r3, [pc, #672]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	f883 2192 	strb.w	r2, [r3, #402]	; 0x192
 8001b92:	4ba6      	ldr	r3, [pc, #664]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b94:	2202      	movs	r2, #2
 8001b96:	f883 2193 	strb.w	r2, [r3, #403]	; 0x193
	VALUE(N('M').distance,329,288,416,198);
 8001b9a:	4ba4      	ldr	r3, [pc, #656]	; (8001e2c <Create_Nodes+0x9c4>)
 8001b9c:	f240 1249 	movw	r2, #329	; 0x149
 8001ba0:	f8a3 2194 	strh.w	r2, [r3, #404]	; 0x194
 8001ba4:	4ba1      	ldr	r3, [pc, #644]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ba6:	f44f 7290 	mov.w	r2, #288	; 0x120
 8001baa:	f8a3 2196 	strh.w	r2, [r3, #406]	; 0x196
 8001bae:	4b9f      	ldr	r3, [pc, #636]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bb0:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001bb4:	f8a3 2198 	strh.w	r2, [r3, #408]	; 0x198
 8001bb8:	4b9c      	ldr	r3, [pc, #624]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bba:	22c6      	movs	r2, #198	; 0xc6
 8001bbc:	f8a3 219a 	strh.w	r2, [r3, #410]	; 0x19a
	N('M').middle=NEIGHBOUR1;
 8001bc0:	4b9a      	ldr	r3, [pc, #616]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f883 219c 	strb.w	r2, [r3, #412]	; 0x19c

	//N node
	N('N').worth=0;
 8001bc8:	4b98      	ldr	r3, [pc, #608]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	N('N').type=3;
 8001bd0:	4b96      	ldr	r3, [pc, #600]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bd2:	2203      	movs	r2, #3
 8001bd4:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	VALUE(N('N').neighbours,'L','K','O','Q');
 8001bd8:	4b94      	ldr	r3, [pc, #592]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bda:	224c      	movs	r2, #76	; 0x4c
 8001bdc:	f883 21ac 	strb.w	r2, [r3, #428]	; 0x1ac
 8001be0:	4b92      	ldr	r3, [pc, #584]	; (8001e2c <Create_Nodes+0x9c4>)
 8001be2:	224b      	movs	r2, #75	; 0x4b
 8001be4:	f883 21ad 	strb.w	r2, [r3, #429]	; 0x1ad
 8001be8:	4b90      	ldr	r3, [pc, #576]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bea:	224f      	movs	r2, #79	; 0x4f
 8001bec:	f883 21ae 	strb.w	r2, [r3, #430]	; 0x1ae
 8001bf0:	4b8e      	ldr	r3, [pc, #568]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bf2:	2251      	movs	r2, #81	; 0x51
 8001bf4:	f883 21af 	strb.w	r2, [r3, #431]	; 0x1af
	VALUE(N('N').directions,1,1,2,2);
 8001bf8:	4b8c      	ldr	r3, [pc, #560]	; (8001e2c <Create_Nodes+0x9c4>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 21b0 	strb.w	r2, [r3, #432]	; 0x1b0
 8001c00:	4b8a      	ldr	r3, [pc, #552]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8001c08:	4b88      	ldr	r3, [pc, #544]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c0a:	2202      	movs	r2, #2
 8001c0c:	f883 21b2 	strb.w	r2, [r3, #434]	; 0x1b2
 8001c10:	4b86      	ldr	r3, [pc, #536]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c12:	2202      	movs	r2, #2
 8001c14:	f883 21b3 	strb.w	r2, [r3, #435]	; 0x1b3
	VALUE(N('N').distance,258,318,228,447);
 8001c18:	4b84      	ldr	r3, [pc, #528]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c1a:	f44f 7281 	mov.w	r2, #258	; 0x102
 8001c1e:	f8a3 21b4 	strh.w	r2, [r3, #436]	; 0x1b4
 8001c22:	4b82      	ldr	r3, [pc, #520]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c24:	f44f 729f 	mov.w	r2, #318	; 0x13e
 8001c28:	f8a3 21b6 	strh.w	r2, [r3, #438]	; 0x1b6
 8001c2c:	4b7f      	ldr	r3, [pc, #508]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c2e:	22e4      	movs	r2, #228	; 0xe4
 8001c30:	f8a3 21b8 	strh.w	r2, [r3, #440]	; 0x1b8
 8001c34:	4b7d      	ldr	r3, [pc, #500]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c36:	f240 12bf 	movw	r2, #447	; 0x1bf
 8001c3a:	f8a3 21ba 	strh.w	r2, [r3, #442]	; 0x1ba
	N('N').middle=NEIGHBOUR2;
 8001c3e:	4b7b      	ldr	r3, [pc, #492]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	f883 21bc 	strb.w	r2, [r3, #444]	; 0x1bc

	//O node
	N('O').worth=2;
 8001c46:	4b79      	ldr	r3, [pc, #484]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c48:	2202      	movs	r2, #2
 8001c4a:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	N('O').type=1;
 8001c4e:	4b77      	ldr	r3, [pc, #476]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	VALUE(N('O').neighbours,'N','M','P',0);
 8001c56:	4b75      	ldr	r3, [pc, #468]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c58:	224e      	movs	r2, #78	; 0x4e
 8001c5a:	f883 21cc 	strb.w	r2, [r3, #460]	; 0x1cc
 8001c5e:	4b73      	ldr	r3, [pc, #460]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c60:	224d      	movs	r2, #77	; 0x4d
 8001c62:	f883 21cd 	strb.w	r2, [r3, #461]	; 0x1cd
 8001c66:	4b71      	ldr	r3, [pc, #452]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c68:	2250      	movs	r2, #80	; 0x50
 8001c6a:	f883 21ce 	strb.w	r2, [r3, #462]	; 0x1ce
 8001c6e:	4b6f      	ldr	r3, [pc, #444]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 21cf 	strb.w	r2, [r3, #463]	; 0x1cf
	VALUE(N('O').directions,1,1,2,0);
 8001c76:	4b6d      	ldr	r3, [pc, #436]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 21d0 	strb.w	r2, [r3, #464]	; 0x1d0
 8001c7e:	4b6b      	ldr	r3, [pc, #428]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 21d1 	strb.w	r2, [r3, #465]	; 0x1d1
 8001c86:	4b69      	ldr	r3, [pc, #420]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c88:	2202      	movs	r2, #2
 8001c8a:	f883 21d2 	strb.w	r2, [r3, #466]	; 0x1d2
 8001c8e:	4b67      	ldr	r3, [pc, #412]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	f883 21d3 	strb.w	r2, [r3, #467]	; 0x1d3
	VALUE(N('O').distance,228,198,248,0);
 8001c96:	4b65      	ldr	r3, [pc, #404]	; (8001e2c <Create_Nodes+0x9c4>)
 8001c98:	22e4      	movs	r2, #228	; 0xe4
 8001c9a:	f8a3 21d4 	strh.w	r2, [r3, #468]	; 0x1d4
 8001c9e:	4b63      	ldr	r3, [pc, #396]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ca0:	22c6      	movs	r2, #198	; 0xc6
 8001ca2:	f8a3 21d6 	strh.w	r2, [r3, #470]	; 0x1d6
 8001ca6:	4b61      	ldr	r3, [pc, #388]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ca8:	22f8      	movs	r2, #248	; 0xf8
 8001caa:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
 8001cae:	4b5f      	ldr	r3, [pc, #380]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f8a3 21da 	strh.w	r2, [r3, #474]	; 0x1da
	N('O').middle=NEIGHBOUR2;
 8001cb6:	4b5d      	ldr	r3, [pc, #372]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	f883 21dc 	strb.w	r2, [r3, #476]	; 0x1dc

	//P node
	N('P').worth=2;
 8001cbe:	4b5b      	ldr	r3, [pc, #364]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	N('P').type=1;
 8001cc6:	4b59      	ldr	r3, [pc, #356]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	VALUE(N('P').neighbours,'O','M','R','S');
 8001cce:	4b57      	ldr	r3, [pc, #348]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cd0:	224f      	movs	r2, #79	; 0x4f
 8001cd2:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 8001cd6:	4b55      	ldr	r3, [pc, #340]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cd8:	224d      	movs	r2, #77	; 0x4d
 8001cda:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 8001cde:	4b53      	ldr	r3, [pc, #332]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ce0:	2252      	movs	r2, #82	; 0x52
 8001ce2:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 8001ce6:	4b51      	ldr	r3, [pc, #324]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ce8:	2253      	movs	r2, #83	; 0x53
 8001cea:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
	VALUE(N('P').directions,1,1,2,2);
 8001cee:	4b4f      	ldr	r3, [pc, #316]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f883 21f0 	strb.w	r2, [r3, #496]	; 0x1f0
 8001cf6:	4b4d      	ldr	r3, [pc, #308]	; (8001e2c <Create_Nodes+0x9c4>)
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	f883 21f1 	strb.w	r2, [r3, #497]	; 0x1f1
 8001cfe:	4b4b      	ldr	r3, [pc, #300]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d00:	2202      	movs	r2, #2
 8001d02:	f883 21f2 	strb.w	r2, [r3, #498]	; 0x1f2
 8001d06:	4b49      	ldr	r3, [pc, #292]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d08:	2202      	movs	r2, #2
 8001d0a:	f883 21f3 	strb.w	r2, [r3, #499]	; 0x1f3
	VALUE(N('P').distance,248,416,305,346);
 8001d0e:	4b47      	ldr	r3, [pc, #284]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d10:	22f8      	movs	r2, #248	; 0xf8
 8001d12:	f8a3 21f4 	strh.w	r2, [r3, #500]	; 0x1f4
 8001d16:	4b45      	ldr	r3, [pc, #276]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d18:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
 8001d1c:	f8a3 21f6 	strh.w	r2, [r3, #502]	; 0x1f6
 8001d20:	4b42      	ldr	r3, [pc, #264]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d22:	f240 1231 	movw	r2, #305	; 0x131
 8001d26:	f8a3 21f8 	strh.w	r2, [r3, #504]	; 0x1f8
 8001d2a:	4b40      	ldr	r3, [pc, #256]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d2c:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 8001d30:	f8a3 21fa 	strh.w	r2, [r3, #506]	; 0x1fa
	N('P').middle=NEIGHBOUR2;
 8001d34:	4b3d      	ldr	r3, [pc, #244]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d36:	2201      	movs	r2, #1
 8001d38:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc

	//Q node
	N('Q').worth=2;
 8001d3c:	4b3b      	ldr	r3, [pc, #236]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d3e:	2202      	movs	r2, #2
 8001d40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	N('Q').type=1;
 8001d44:	4b39      	ldr	r3, [pc, #228]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d46:	2201      	movs	r2, #1
 8001d48:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	VALUE(N('Q').neighbours,'N',0,'R','S');
 8001d4c:	4b37      	ldr	r3, [pc, #220]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d4e:	224e      	movs	r2, #78	; 0x4e
 8001d50:	f883 220c 	strb.w	r2, [r3, #524]	; 0x20c
 8001d54:	4b35      	ldr	r3, [pc, #212]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 220d 	strb.w	r2, [r3, #525]	; 0x20d
 8001d5c:	4b33      	ldr	r3, [pc, #204]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d5e:	2252      	movs	r2, #82	; 0x52
 8001d60:	f883 220e 	strb.w	r2, [r3, #526]	; 0x20e
 8001d64:	4b31      	ldr	r3, [pc, #196]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d66:	2253      	movs	r2, #83	; 0x53
 8001d68:	f883 220f 	strb.w	r2, [r3, #527]	; 0x20f
	VALUE(N('Q').directions,1,0,2,2);
 8001d6c:	4b2f      	ldr	r3, [pc, #188]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d6e:	2201      	movs	r2, #1
 8001d70:	f883 2210 	strb.w	r2, [r3, #528]	; 0x210
 8001d74:	4b2d      	ldr	r3, [pc, #180]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	f883 2211 	strb.w	r2, [r3, #529]	; 0x211
 8001d7c:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d7e:	2202      	movs	r2, #2
 8001d80:	f883 2212 	strb.w	r2, [r3, #530]	; 0x212
 8001d84:	4b29      	ldr	r3, [pc, #164]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d86:	2202      	movs	r2, #2
 8001d88:	f883 2213 	strb.w	r2, [r3, #531]	; 0x213
	VALUE(N('Q').distance,447,0,346,284);
 8001d8c:	4b27      	ldr	r3, [pc, #156]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d8e:	f240 12bf 	movw	r2, #447	; 0x1bf
 8001d92:	f8a3 2214 	strh.w	r2, [r3, #532]	; 0x214
 8001d96:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <Create_Nodes+0x9c4>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	f8a3 2216 	strh.w	r2, [r3, #534]	; 0x216
 8001d9e:	4b23      	ldr	r3, [pc, #140]	; (8001e2c <Create_Nodes+0x9c4>)
 8001da0:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 8001da4:	f8a3 2218 	strh.w	r2, [r3, #536]	; 0x218
 8001da8:	4b20      	ldr	r3, [pc, #128]	; (8001e2c <Create_Nodes+0x9c4>)
 8001daa:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8001dae:	f8a3 221a 	strh.w	r2, [r3, #538]	; 0x21a
	N('Q').middle=NEIGHBOUR1;
 8001db2:	4b1e      	ldr	r3, [pc, #120]	; (8001e2c <Create_Nodes+0x9c4>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 221c 	strb.w	r2, [r3, #540]	; 0x21c

	//R node
	N('R').worth=2;
 8001dba:	4b1c      	ldr	r3, [pc, #112]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	N('R').type=1;
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	VALUE(N('R').neighbours,'Q','P','U','T');
 8001dca:	4b18      	ldr	r3, [pc, #96]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dcc:	2251      	movs	r2, #81	; 0x51
 8001dce:	f883 222c 	strb.w	r2, [r3, #556]	; 0x22c
 8001dd2:	4b16      	ldr	r3, [pc, #88]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dd4:	2250      	movs	r2, #80	; 0x50
 8001dd6:	f883 222d 	strb.w	r2, [r3, #557]	; 0x22d
 8001dda:	4b14      	ldr	r3, [pc, #80]	; (8001e2c <Create_Nodes+0x9c4>)
 8001ddc:	2255      	movs	r2, #85	; 0x55
 8001dde:	f883 222e 	strb.w	r2, [r3, #558]	; 0x22e
 8001de2:	4b12      	ldr	r3, [pc, #72]	; (8001e2c <Create_Nodes+0x9c4>)
 8001de4:	2254      	movs	r2, #84	; 0x54
 8001de6:	f883 222f 	strb.w	r2, [r3, #559]	; 0x22f
	VALUE(N('R').directions,1,1,2,2);
 8001dea:	4b10      	ldr	r3, [pc, #64]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8001df2:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <Create_Nodes+0x9c4>)
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2231 	strb.w	r2, [r3, #561]	; 0x231
 8001dfa:	4b0c      	ldr	r3, [pc, #48]	; (8001e2c <Create_Nodes+0x9c4>)
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	f883 2232 	strb.w	r2, [r3, #562]	; 0x232
 8001e02:	4b0a      	ldr	r3, [pc, #40]	; (8001e2c <Create_Nodes+0x9c4>)
 8001e04:	2202      	movs	r2, #2
 8001e06:	f883 2233 	strb.w	r2, [r3, #563]	; 0x233
	VALUE(N('R').distance,346,305,366,204);
 8001e0a:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <Create_Nodes+0x9c4>)
 8001e0c:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 8001e10:	f8a3 2234 	strh.w	r2, [r3, #564]	; 0x234
 8001e14:	4b05      	ldr	r3, [pc, #20]	; (8001e2c <Create_Nodes+0x9c4>)
 8001e16:	f240 1231 	movw	r2, #305	; 0x131
 8001e1a:	f8a3 2236 	strh.w	r2, [r3, #566]	; 0x236
 8001e1e:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <Create_Nodes+0x9c4>)
 8001e20:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8001e24:	f8a3 2238 	strh.w	r2, [r3, #568]	; 0x238
 8001e28:	e002      	b.n	8001e30 <Create_Nodes+0x9c8>
 8001e2a:	bf00      	nop
 8001e2c:	200002bc 	.word	0x200002bc
 8001e30:	4bcb      	ldr	r3, [pc, #812]	; (8002160 <Create_Nodes+0xcf8>)
 8001e32:	22cc      	movs	r2, #204	; 0xcc
 8001e34:	f8a3 223a 	strh.w	r2, [r3, #570]	; 0x23a
	N('R').middle=NEIGHBOUR2;
 8001e38:	4bc9      	ldr	r3, [pc, #804]	; (8002160 <Create_Nodes+0xcf8>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c

	//S node
	N('S').worth=2;
 8001e40:	4bc7      	ldr	r3, [pc, #796]	; (8002160 <Create_Nodes+0xcf8>)
 8001e42:	2202      	movs	r2, #2
 8001e44:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	N('S').type=1;
 8001e48:	4bc5      	ldr	r3, [pc, #788]	; (8002160 <Create_Nodes+0xcf8>)
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	f8c3 2248 	str.w	r2, [r3, #584]	; 0x248
	VALUE(N('S').neighbours,'Q','P','T','V');
 8001e50:	4bc3      	ldr	r3, [pc, #780]	; (8002160 <Create_Nodes+0xcf8>)
 8001e52:	2251      	movs	r2, #81	; 0x51
 8001e54:	f883 224c 	strb.w	r2, [r3, #588]	; 0x24c
 8001e58:	4bc1      	ldr	r3, [pc, #772]	; (8002160 <Create_Nodes+0xcf8>)
 8001e5a:	2250      	movs	r2, #80	; 0x50
 8001e5c:	f883 224d 	strb.w	r2, [r3, #589]	; 0x24d
 8001e60:	4bbf      	ldr	r3, [pc, #764]	; (8002160 <Create_Nodes+0xcf8>)
 8001e62:	2254      	movs	r2, #84	; 0x54
 8001e64:	f883 224e 	strb.w	r2, [r3, #590]	; 0x24e
 8001e68:	4bbd      	ldr	r3, [pc, #756]	; (8002160 <Create_Nodes+0xcf8>)
 8001e6a:	2256      	movs	r2, #86	; 0x56
 8001e6c:	f883 224f 	strb.w	r2, [r3, #591]	; 0x24f
	VALUE(N('S').directions,1,1,2,2);
 8001e70:	4bbb      	ldr	r3, [pc, #748]	; (8002160 <Create_Nodes+0xcf8>)
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 2250 	strb.w	r2, [r3, #592]	; 0x250
 8001e78:	4bb9      	ldr	r3, [pc, #740]	; (8002160 <Create_Nodes+0xcf8>)
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 2251 	strb.w	r2, [r3, #593]	; 0x251
 8001e80:	4bb7      	ldr	r3, [pc, #732]	; (8002160 <Create_Nodes+0xcf8>)
 8001e82:	2202      	movs	r2, #2
 8001e84:	f883 2252 	strb.w	r2, [r3, #594]	; 0x252
 8001e88:	4bb5      	ldr	r3, [pc, #724]	; (8002160 <Create_Nodes+0xcf8>)
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	f883 2253 	strb.w	r2, [r3, #595]	; 0x253
	VALUE(N('S').distance,284,346,223,406);
 8001e90:	4bb3      	ldr	r3, [pc, #716]	; (8002160 <Create_Nodes+0xcf8>)
 8001e92:	f44f 728e 	mov.w	r2, #284	; 0x11c
 8001e96:	f8a3 2254 	strh.w	r2, [r3, #596]	; 0x254
 8001e9a:	4bb1      	ldr	r3, [pc, #708]	; (8002160 <Create_Nodes+0xcf8>)
 8001e9c:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 8001ea0:	f8a3 2256 	strh.w	r2, [r3, #598]	; 0x256
 8001ea4:	4bae      	ldr	r3, [pc, #696]	; (8002160 <Create_Nodes+0xcf8>)
 8001ea6:	22df      	movs	r2, #223	; 0xdf
 8001ea8:	f8a3 2258 	strh.w	r2, [r3, #600]	; 0x258
 8001eac:	4bac      	ldr	r3, [pc, #688]	; (8002160 <Create_Nodes+0xcf8>)
 8001eae:	f44f 72cb 	mov.w	r2, #406	; 0x196
 8001eb2:	f8a3 225a 	strh.w	r2, [r3, #602]	; 0x25a
	N('S').middle=NEIGHBOUR2;
 8001eb6:	4baa      	ldr	r3, [pc, #680]	; (8002160 <Create_Nodes+0xcf8>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	f883 225c 	strb.w	r2, [r3, #604]	; 0x25c

	//T node
	N('T').worth=2;
 8001ebe:	4ba8      	ldr	r3, [pc, #672]	; (8002160 <Create_Nodes+0xcf8>)
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
	N('T').type=1;
 8001ec6:	4ba6      	ldr	r3, [pc, #664]	; (8002160 <Create_Nodes+0xcf8>)
 8001ec8:	2201      	movs	r2, #1
 8001eca:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
	VALUE(N('T').neighbours,'S','R','U','V');
 8001ece:	4ba4      	ldr	r3, [pc, #656]	; (8002160 <Create_Nodes+0xcf8>)
 8001ed0:	2253      	movs	r2, #83	; 0x53
 8001ed2:	f883 226c 	strb.w	r2, [r3, #620]	; 0x26c
 8001ed6:	4ba2      	ldr	r3, [pc, #648]	; (8002160 <Create_Nodes+0xcf8>)
 8001ed8:	2252      	movs	r2, #82	; 0x52
 8001eda:	f883 226d 	strb.w	r2, [r3, #621]	; 0x26d
 8001ede:	4ba0      	ldr	r3, [pc, #640]	; (8002160 <Create_Nodes+0xcf8>)
 8001ee0:	2255      	movs	r2, #85	; 0x55
 8001ee2:	f883 226e 	strb.w	r2, [r3, #622]	; 0x26e
 8001ee6:	4b9e      	ldr	r3, [pc, #632]	; (8002160 <Create_Nodes+0xcf8>)
 8001ee8:	2256      	movs	r2, #86	; 0x56
 8001eea:	f883 226f 	strb.w	r2, [r3, #623]	; 0x26f
	VALUE(N('T').directions,1,1,2,2);
 8001eee:	4b9c      	ldr	r3, [pc, #624]	; (8002160 <Create_Nodes+0xcf8>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	f883 2270 	strb.w	r2, [r3, #624]	; 0x270
 8001ef6:	4b9a      	ldr	r3, [pc, #616]	; (8002160 <Create_Nodes+0xcf8>)
 8001ef8:	2201      	movs	r2, #1
 8001efa:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
 8001efe:	4b98      	ldr	r3, [pc, #608]	; (8002160 <Create_Nodes+0xcf8>)
 8001f00:	2202      	movs	r2, #2
 8001f02:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
 8001f06:	4b96      	ldr	r3, [pc, #600]	; (8002160 <Create_Nodes+0xcf8>)
 8001f08:	2202      	movs	r2, #2
 8001f0a:	f883 2273 	strb.w	r2, [r3, #627]	; 0x273
	VALUE(N('T').distance,223,204,192,233);
 8001f0e:	4b94      	ldr	r3, [pc, #592]	; (8002160 <Create_Nodes+0xcf8>)
 8001f10:	22df      	movs	r2, #223	; 0xdf
 8001f12:	f8a3 2274 	strh.w	r2, [r3, #628]	; 0x274
 8001f16:	4b92      	ldr	r3, [pc, #584]	; (8002160 <Create_Nodes+0xcf8>)
 8001f18:	22cc      	movs	r2, #204	; 0xcc
 8001f1a:	f8a3 2276 	strh.w	r2, [r3, #630]	; 0x276
 8001f1e:	4b90      	ldr	r3, [pc, #576]	; (8002160 <Create_Nodes+0xcf8>)
 8001f20:	22c0      	movs	r2, #192	; 0xc0
 8001f22:	f8a3 2278 	strh.w	r2, [r3, #632]	; 0x278
 8001f26:	4b8e      	ldr	r3, [pc, #568]	; (8002160 <Create_Nodes+0xcf8>)
 8001f28:	22e9      	movs	r2, #233	; 0xe9
 8001f2a:	f8a3 227a 	strh.w	r2, [r3, #634]	; 0x27a
	N('T').middle=NEIGHBOUR2;
 8001f2e:	4b8c      	ldr	r3, [pc, #560]	; (8002160 <Create_Nodes+0xcf8>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c

	//U node
	N('U').worth=2;
 8001f36:	4b8a      	ldr	r3, [pc, #552]	; (8002160 <Create_Nodes+0xcf8>)
 8001f38:	2202      	movs	r2, #2
 8001f3a:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
	N('U').type=1;
 8001f3e:	4b88      	ldr	r3, [pc, #544]	; (8002160 <Create_Nodes+0xcf8>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
	VALUE(N('U').neighbours,'T','R','X',0);
 8001f46:	4b86      	ldr	r3, [pc, #536]	; (8002160 <Create_Nodes+0xcf8>)
 8001f48:	2254      	movs	r2, #84	; 0x54
 8001f4a:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c
 8001f4e:	4b84      	ldr	r3, [pc, #528]	; (8002160 <Create_Nodes+0xcf8>)
 8001f50:	2252      	movs	r2, #82	; 0x52
 8001f52:	f883 228d 	strb.w	r2, [r3, #653]	; 0x28d
 8001f56:	4b82      	ldr	r3, [pc, #520]	; (8002160 <Create_Nodes+0xcf8>)
 8001f58:	2258      	movs	r2, #88	; 0x58
 8001f5a:	f883 228e 	strb.w	r2, [r3, #654]	; 0x28e
 8001f5e:	4b80      	ldr	r3, [pc, #512]	; (8002160 <Create_Nodes+0xcf8>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	f883 228f 	strb.w	r2, [r3, #655]	; 0x28f
	VALUE(N('U').directions,1,1,2,0);
 8001f66:	4b7e      	ldr	r3, [pc, #504]	; (8002160 <Create_Nodes+0xcf8>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
 8001f6e:	4b7c      	ldr	r3, [pc, #496]	; (8002160 <Create_Nodes+0xcf8>)
 8001f70:	2201      	movs	r2, #1
 8001f72:	f883 2291 	strb.w	r2, [r3, #657]	; 0x291
 8001f76:	4b7a      	ldr	r3, [pc, #488]	; (8002160 <Create_Nodes+0xcf8>)
 8001f78:	2202      	movs	r2, #2
 8001f7a:	f883 2292 	strb.w	r2, [r3, #658]	; 0x292
 8001f7e:	4b78      	ldr	r3, [pc, #480]	; (8002160 <Create_Nodes+0xcf8>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2293 	strb.w	r2, [r3, #659]	; 0x293
	VALUE(N('U').distance,192,366,371,0);
 8001f86:	4b76      	ldr	r3, [pc, #472]	; (8002160 <Create_Nodes+0xcf8>)
 8001f88:	22c0      	movs	r2, #192	; 0xc0
 8001f8a:	f8a3 2294 	strh.w	r2, [r3, #660]	; 0x294
 8001f8e:	4b74      	ldr	r3, [pc, #464]	; (8002160 <Create_Nodes+0xcf8>)
 8001f90:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8001f94:	f8a3 2296 	strh.w	r2, [r3, #662]	; 0x296
 8001f98:	4b71      	ldr	r3, [pc, #452]	; (8002160 <Create_Nodes+0xcf8>)
 8001f9a:	f240 1273 	movw	r2, #371	; 0x173
 8001f9e:	f8a3 2298 	strh.w	r2, [r3, #664]	; 0x298
 8001fa2:	4b6f      	ldr	r3, [pc, #444]	; (8002160 <Create_Nodes+0xcf8>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f8a3 229a 	strh.w	r2, [r3, #666]	; 0x29a
	N('U').middle=NEIGHBOUR1;
 8001faa:	4b6d      	ldr	r3, [pc, #436]	; (8002160 <Create_Nodes+0xcf8>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

	//V node
	N('V').worth=2;
 8001fb2:	4b6b      	ldr	r3, [pc, #428]	; (8002160 <Create_Nodes+0xcf8>)
 8001fb4:	2202      	movs	r2, #2
 8001fb6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
	N('V').type=1;
 8001fba:	4b69      	ldr	r3, [pc, #420]	; (8002160 <Create_Nodes+0xcf8>)
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8
	VALUE(N('V').neighbours,'S','T','W',0);
 8001fc2:	4b67      	ldr	r3, [pc, #412]	; (8002160 <Create_Nodes+0xcf8>)
 8001fc4:	2253      	movs	r2, #83	; 0x53
 8001fc6:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
 8001fca:	4b65      	ldr	r3, [pc, #404]	; (8002160 <Create_Nodes+0xcf8>)
 8001fcc:	2254      	movs	r2, #84	; 0x54
 8001fce:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
 8001fd2:	4b63      	ldr	r3, [pc, #396]	; (8002160 <Create_Nodes+0xcf8>)
 8001fd4:	2257      	movs	r2, #87	; 0x57
 8001fd6:	f883 22ae 	strb.w	r2, [r3, #686]	; 0x2ae
 8001fda:	4b61      	ldr	r3, [pc, #388]	; (8002160 <Create_Nodes+0xcf8>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	f883 22af 	strb.w	r2, [r3, #687]	; 0x2af
	VALUE(N('V').directions,1,1,2,0);
 8001fe2:	4b5f      	ldr	r3, [pc, #380]	; (8002160 <Create_Nodes+0xcf8>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	f883 22b0 	strb.w	r2, [r3, #688]	; 0x2b0
 8001fea:	4b5d      	ldr	r3, [pc, #372]	; (8002160 <Create_Nodes+0xcf8>)
 8001fec:	2201      	movs	r2, #1
 8001fee:	f883 22b1 	strb.w	r2, [r3, #689]	; 0x2b1
 8001ff2:	4b5b      	ldr	r3, [pc, #364]	; (8002160 <Create_Nodes+0xcf8>)
 8001ff4:	2202      	movs	r2, #2
 8001ff6:	f883 22b2 	strb.w	r2, [r3, #690]	; 0x2b2
 8001ffa:	4b59      	ldr	r3, [pc, #356]	; (8002160 <Create_Nodes+0xcf8>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	f883 22b3 	strb.w	r2, [r3, #691]	; 0x2b3
	VALUE(N('V').distance,406,233,149,0);
 8002002:	4b57      	ldr	r3, [pc, #348]	; (8002160 <Create_Nodes+0xcf8>)
 8002004:	f44f 72cb 	mov.w	r2, #406	; 0x196
 8002008:	f8a3 22b4 	strh.w	r2, [r3, #692]	; 0x2b4
 800200c:	4b54      	ldr	r3, [pc, #336]	; (8002160 <Create_Nodes+0xcf8>)
 800200e:	22e9      	movs	r2, #233	; 0xe9
 8002010:	f8a3 22b6 	strh.w	r2, [r3, #694]	; 0x2b6
 8002014:	4b52      	ldr	r3, [pc, #328]	; (8002160 <Create_Nodes+0xcf8>)
 8002016:	2295      	movs	r2, #149	; 0x95
 8002018:	f8a3 22b8 	strh.w	r2, [r3, #696]	; 0x2b8
 800201c:	4b50      	ldr	r3, [pc, #320]	; (8002160 <Create_Nodes+0xcf8>)
 800201e:	2200      	movs	r2, #0
 8002020:	f8a3 22ba 	strh.w	r2, [r3, #698]	; 0x2ba
	N('V').middle=NEIGHBOUR2;
 8002024:	4b4e      	ldr	r3, [pc, #312]	; (8002160 <Create_Nodes+0xcf8>)
 8002026:	2201      	movs	r2, #1
 8002028:	f883 22bc 	strb.w	r2, [r3, #700]	; 0x2bc

	//W node
	N('W').worth=0;
 800202c:	4b4c      	ldr	r3, [pc, #304]	; (8002160 <Create_Nodes+0xcf8>)
 800202e:	2200      	movs	r2, #0
 8002030:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
	N('W').type=3;
 8002034:	4b4a      	ldr	r3, [pc, #296]	; (8002160 <Create_Nodes+0xcf8>)
 8002036:	2203      	movs	r2, #3
 8002038:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8
	VALUE(N('W').neighbours,'V',0,'X',0);
 800203c:	4b48      	ldr	r3, [pc, #288]	; (8002160 <Create_Nodes+0xcf8>)
 800203e:	2256      	movs	r2, #86	; 0x56
 8002040:	f883 22cc 	strb.w	r2, [r3, #716]	; 0x2cc
 8002044:	4b46      	ldr	r3, [pc, #280]	; (8002160 <Create_Nodes+0xcf8>)
 8002046:	2200      	movs	r2, #0
 8002048:	f883 22cd 	strb.w	r2, [r3, #717]	; 0x2cd
 800204c:	4b44      	ldr	r3, [pc, #272]	; (8002160 <Create_Nodes+0xcf8>)
 800204e:	2258      	movs	r2, #88	; 0x58
 8002050:	f883 22ce 	strb.w	r2, [r3, #718]	; 0x2ce
 8002054:	4b42      	ldr	r3, [pc, #264]	; (8002160 <Create_Nodes+0xcf8>)
 8002056:	2200      	movs	r2, #0
 8002058:	f883 22cf 	strb.w	r2, [r3, #719]	; 0x2cf
	VALUE(N('W').directions,1,0,1,0);
 800205c:	4b40      	ldr	r3, [pc, #256]	; (8002160 <Create_Nodes+0xcf8>)
 800205e:	2201      	movs	r2, #1
 8002060:	f883 22d0 	strb.w	r2, [r3, #720]	; 0x2d0
 8002064:	4b3e      	ldr	r3, [pc, #248]	; (8002160 <Create_Nodes+0xcf8>)
 8002066:	2200      	movs	r2, #0
 8002068:	f883 22d1 	strb.w	r2, [r3, #721]	; 0x2d1
 800206c:	4b3c      	ldr	r3, [pc, #240]	; (8002160 <Create_Nodes+0xcf8>)
 800206e:	2201      	movs	r2, #1
 8002070:	f883 22d2 	strb.w	r2, [r3, #722]	; 0x2d2
 8002074:	4b3a      	ldr	r3, [pc, #232]	; (8002160 <Create_Nodes+0xcf8>)
 8002076:	2200      	movs	r2, #0
 8002078:	f883 22d3 	strb.w	r2, [r3, #723]	; 0x2d3
	VALUE(N('W').distance,149,0,189,0);
 800207c:	4b38      	ldr	r3, [pc, #224]	; (8002160 <Create_Nodes+0xcf8>)
 800207e:	2295      	movs	r2, #149	; 0x95
 8002080:	f8a3 22d4 	strh.w	r2, [r3, #724]	; 0x2d4
 8002084:	4b36      	ldr	r3, [pc, #216]	; (8002160 <Create_Nodes+0xcf8>)
 8002086:	2200      	movs	r2, #0
 8002088:	f8a3 22d6 	strh.w	r2, [r3, #726]	; 0x2d6
 800208c:	4b34      	ldr	r3, [pc, #208]	; (8002160 <Create_Nodes+0xcf8>)
 800208e:	22bd      	movs	r2, #189	; 0xbd
 8002090:	f8a3 22d8 	strh.w	r2, [r3, #728]	; 0x2d8
 8002094:	4b32      	ldr	r3, [pc, #200]	; (8002160 <Create_Nodes+0xcf8>)
 8002096:	2200      	movs	r2, #0
 8002098:	f8a3 22da 	strh.w	r2, [r3, #730]	; 0x2da
	N('W').middle=NEIGHBOUR1;
 800209c:	4b30      	ldr	r3, [pc, #192]	; (8002160 <Create_Nodes+0xcf8>)
 800209e:	2200      	movs	r2, #0
 80020a0:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc

	//X node
	N('X').worth=2;
 80020a4:	4b2e      	ldr	r3, [pc, #184]	; (8002160 <Create_Nodes+0xcf8>)
 80020a6:	2202      	movs	r2, #2
 80020a8:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
	N('X').type=2;
 80020ac:	4b2c      	ldr	r3, [pc, #176]	; (8002160 <Create_Nodes+0xcf8>)
 80020ae:	2202      	movs	r2, #2
 80020b0:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
	VALUE(N('X').neighbours,'U',0,0,'W');
 80020b4:	4b2a      	ldr	r3, [pc, #168]	; (8002160 <Create_Nodes+0xcf8>)
 80020b6:	2255      	movs	r2, #85	; 0x55
 80020b8:	f883 22ec 	strb.w	r2, [r3, #748]	; 0x2ec
 80020bc:	4b28      	ldr	r3, [pc, #160]	; (8002160 <Create_Nodes+0xcf8>)
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 22ed 	strb.w	r2, [r3, #749]	; 0x2ed
 80020c4:	4b26      	ldr	r3, [pc, #152]	; (8002160 <Create_Nodes+0xcf8>)
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 22ee 	strb.w	r2, [r3, #750]	; 0x2ee
 80020cc:	4b24      	ldr	r3, [pc, #144]	; (8002160 <Create_Nodes+0xcf8>)
 80020ce:	2257      	movs	r2, #87	; 0x57
 80020d0:	f883 22ef 	strb.w	r2, [r3, #751]	; 0x2ef
	VALUE(N('X').directions,1,0,0,1);
 80020d4:	4b22      	ldr	r3, [pc, #136]	; (8002160 <Create_Nodes+0xcf8>)
 80020d6:	2201      	movs	r2, #1
 80020d8:	f883 22f0 	strb.w	r2, [r3, #752]	; 0x2f0
 80020dc:	4b20      	ldr	r3, [pc, #128]	; (8002160 <Create_Nodes+0xcf8>)
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 22f1 	strb.w	r2, [r3, #753]	; 0x2f1
 80020e4:	4b1e      	ldr	r3, [pc, #120]	; (8002160 <Create_Nodes+0xcf8>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 22f2 	strb.w	r2, [r3, #754]	; 0x2f2
 80020ec:	4b1c      	ldr	r3, [pc, #112]	; (8002160 <Create_Nodes+0xcf8>)
 80020ee:	2201      	movs	r2, #1
 80020f0:	f883 22f3 	strb.w	r2, [r3, #755]	; 0x2f3
	VALUE(N('X').distance,371,0,0,189);
 80020f4:	4b1a      	ldr	r3, [pc, #104]	; (8002160 <Create_Nodes+0xcf8>)
 80020f6:	f240 1273 	movw	r2, #371	; 0x173
 80020fa:	f8a3 22f4 	strh.w	r2, [r3, #756]	; 0x2f4
 80020fe:	4b18      	ldr	r3, [pc, #96]	; (8002160 <Create_Nodes+0xcf8>)
 8002100:	2200      	movs	r2, #0
 8002102:	f8a3 22f6 	strh.w	r2, [r3, #758]	; 0x2f6
 8002106:	4b16      	ldr	r3, [pc, #88]	; (8002160 <Create_Nodes+0xcf8>)
 8002108:	2200      	movs	r2, #0
 800210a:	f8a3 22f8 	strh.w	r2, [r3, #760]	; 0x2f8
 800210e:	4b14      	ldr	r3, [pc, #80]	; (8002160 <Create_Nodes+0xcf8>)
 8002110:	22bd      	movs	r2, #189	; 0xbd
 8002112:	f8a3 22fa 	strh.w	r2, [r3, #762]	; 0x2fa
	N('X').middle=NEIGHBOUR1;
 8002116:	4b12      	ldr	r3, [pc, #72]	; (8002160 <Create_Nodes+0xcf8>)
 8002118:	2200      	movs	r2, #0
 800211a:	f883 22fc 	strb.w	r2, [r3, #764]	; 0x2fc

	//Y node
	/**/N('Y').worth=0;
 800211e:	4b10      	ldr	r3, [pc, #64]	; (8002160 <Create_Nodes+0xcf8>)
 8002120:	2200      	movs	r2, #0
 8002122:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	N('Y').type=1;
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <Create_Nodes+0xcf8>)
 8002128:	2201      	movs	r2, #1
 800212a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	VALUE(N('Y').neighbours,'W',0,0,0);
 800212e:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <Create_Nodes+0xcf8>)
 8002130:	2257      	movs	r2, #87	; 0x57
 8002132:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
 8002136:	4b0a      	ldr	r3, [pc, #40]	; (8002160 <Create_Nodes+0xcf8>)
 8002138:	2200      	movs	r2, #0
 800213a:	f883 230d 	strb.w	r2, [r3, #781]	; 0x30d
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <Create_Nodes+0xcf8>)
 8002140:	2200      	movs	r2, #0
 8002142:	f883 230e 	strb.w	r2, [r3, #782]	; 0x30e
 8002146:	4b06      	ldr	r3, [pc, #24]	; (8002160 <Create_Nodes+0xcf8>)
 8002148:	2200      	movs	r2, #0
 800214a:	f883 230f 	strb.w	r2, [r3, #783]	; 0x30f
	VALUE(N('Y').directions,1,0,0,0);
 800214e:	4b04      	ldr	r3, [pc, #16]	; (8002160 <Create_Nodes+0xcf8>)
 8002150:	2201      	movs	r2, #1
 8002152:	f883 2310 	strb.w	r2, [r3, #784]	; 0x310
 8002156:	4b02      	ldr	r3, [pc, #8]	; (8002160 <Create_Nodes+0xcf8>)
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2311 	strb.w	r2, [r3, #785]	; 0x311
 800215e:	e001      	b.n	8002164 <Create_Nodes+0xcfc>
 8002160:	200002bc 	.word	0x200002bc
 8002164:	4b6c      	ldr	r3, [pc, #432]	; (8002318 <Create_Nodes+0xeb0>)
 8002166:	2200      	movs	r2, #0
 8002168:	f883 2312 	strb.w	r2, [r3, #786]	; 0x312
 800216c:	4b6a      	ldr	r3, [pc, #424]	; (8002318 <Create_Nodes+0xeb0>)
 800216e:	2200      	movs	r2, #0
 8002170:	f883 2313 	strb.w	r2, [r3, #787]	; 0x313
	VALUE(N('Y').distance,351,0,0,0);
 8002174:	4b68      	ldr	r3, [pc, #416]	; (8002318 <Create_Nodes+0xeb0>)
 8002176:	f240 125f 	movw	r2, #351	; 0x15f
 800217a:	f8a3 2314 	strh.w	r2, [r3, #788]	; 0x314
 800217e:	4b66      	ldr	r3, [pc, #408]	; (8002318 <Create_Nodes+0xeb0>)
 8002180:	2200      	movs	r2, #0
 8002182:	f8a3 2316 	strh.w	r2, [r3, #790]	; 0x316
 8002186:	4b64      	ldr	r3, [pc, #400]	; (8002318 <Create_Nodes+0xeb0>)
 8002188:	2200      	movs	r2, #0
 800218a:	f8a3 2318 	strh.w	r2, [r3, #792]	; 0x318
 800218e:	4b62      	ldr	r3, [pc, #392]	; (8002318 <Create_Nodes+0xeb0>)
 8002190:	2200      	movs	r2, #0
 8002192:	f8a3 231a 	strh.w	r2, [r3, #794]	; 0x31a
	N('Y').middle=NEIGHBOUR1;
 8002196:	4b60      	ldr	r3, [pc, #384]	; (8002318 <Create_Nodes+0xeb0>)
 8002198:	2200      	movs	r2, #0
 800219a:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

	//Nodertkek backup mentsbl val visszatltse
	if(SW2)//ha a kacsapol2 a megfelel llapotban van (vilgt a srga LED)
 800219e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80021a2:	485e      	ldr	r0, [pc, #376]	; (800231c <Create_Nodes+0xeb4>)
 80021a4:	f005 ff62 	bl	800806c <HAL_GPIO_ReadPin>
 80021a8:	4603      	mov	r3, r0
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f000 8099 	beq.w	80022e2 <Create_Nodes+0xe7a>
	{
		uint32_t check_flash = *(__IO uint32_t *) FLASH_ADDRESS_NODEWORTH; //tnyleg ottvanak  flashbena megfelel helyen a worth rtkek?
 80021b0:	4b5b      	ldr	r3, [pc, #364]	; (8002320 <Create_Nodes+0xeb8>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	66bb      	str	r3, [r7, #104]	; 0x68

		if(check_flash==0xffffffff)//nincs semmi a flashben
 80021b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021bc:	d15d      	bne.n	800227a <Create_Nodes+0xe12>
		{
			char str[]="Default worths because of FLASH ERROR!\n\r";
 80021be:	4b59      	ldr	r3, [pc, #356]	; (8002324 <Create_Nodes+0xebc>)
 80021c0:	f107 040c 	add.w	r4, r7, #12
 80021c4:	461d      	mov	r5, r3
 80021c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021d2:	c403      	stmia	r4!, {r0, r1}
 80021d4:	7022      	strb	r2, [r4, #0]
			HAL_UART_Transmit(huart_debugg,(uint8_t*) str, strlen(str), 10);
 80021d6:	f107 030c 	add.w	r3, r7, #12
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe f818 	bl	8000210 <strlen>
 80021e0:	4603      	mov	r3, r0
 80021e2:	b29a      	uxth	r2, r3
 80021e4:	f107 010c 	add.w	r1, r7, #12
 80021e8:	230a      	movs	r3, #10
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f008 fca9 	bl	800ab42 <HAL_UART_Transmit>
			HAL_FLASH_Unlock();
 80021f0:	f005 fbee 	bl	80079d0 <HAL_FLASH_Unlock>
			HAL_Delay(50);
 80021f4:	2032      	movs	r0, #50	; 0x32
 80021f6:	f004 f8b7 	bl	8006368 <HAL_Delay>
			FLASH_Erase_Sector(6, FLASH_VOLTAGE_RANGE_3);
 80021fa:	2102      	movs	r1, #2
 80021fc:	2006      	movs	r0, #6
 80021fe:	f005 fd59 	bl	8007cb4 <FLASH_Erase_Sector>
			HAL_Delay(50);
 8002202:	2032      	movs	r0, #50	; 0x32
 8002204:	f004 f8b0 	bl	8006368 <HAL_Delay>
			HAL_FLASH_Lock();
 8002208:	f005 fc04 	bl	8007a14 <HAL_FLASH_Lock>
			HAL_Delay(50);
 800220c:	2032      	movs	r0, #50	; 0x32
 800220e:	f004 f8ab 	bl	8006368 <HAL_Delay>
			HAL_FLASH_Unlock();
 8002212:	f005 fbdd 	bl	80079d0 <HAL_FLASH_Unlock>
			HAL_Delay(50);
 8002216:	2032      	movs	r0, #50	; 0x32
 8002218:	f004 f8a6 	bl	8006368 <HAL_Delay>
			for(i=0;i<25;i++)
 800221c:	2300      	movs	r3, #0
 800221e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002220:	e016      	b.n	8002250 <Create_Nodes+0xde8>
			{
				HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_NODEWORTH+i, Nodes[i].worth);
 8002222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002224:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002228:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 800222c:	4619      	mov	r1, r3
 800222e:	4a3a      	ldr	r2, [pc, #232]	; (8002318 <Create_Nodes+0xeb0>)
 8002230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002232:	015b      	lsls	r3, r3, #5
 8002234:	4413      	add	r3, r2
 8002236:	3304      	adds	r3, #4
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	17da      	asrs	r2, r3, #31
 800223c:	469a      	mov	sl, r3
 800223e:	4693      	mov	fp, r2
 8002240:	4652      	mov	r2, sl
 8002242:	465b      	mov	r3, fp
 8002244:	2000      	movs	r0, #0
 8002246:	f005 fb6f 	bl	8007928 <HAL_FLASH_Program>
			for(i=0;i<25;i++)
 800224a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800224c:	3301      	adds	r3, #1
 800224e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002250:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002252:	2b18      	cmp	r3, #24
 8002254:	dde5      	ble.n	8002222 <Create_Nodes+0xdba>
			}
			HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_NODEWORTH+25, collectedPoints);
 8002256:	4b34      	ldr	r3, [pc, #208]	; (8002328 <Create_Nodes+0xec0>)
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	2200      	movs	r2, #0
 800225e:	4698      	mov	r8, r3
 8002260:	4691      	mov	r9, r2
 8002262:	4642      	mov	r2, r8
 8002264:	464b      	mov	r3, r9
 8002266:	4931      	ldr	r1, [pc, #196]	; (800232c <Create_Nodes+0xec4>)
 8002268:	2000      	movs	r0, #0
 800226a:	f005 fb5d 	bl	8007928 <HAL_FLASH_Program>
			HAL_Delay(50);
 800226e:	2032      	movs	r0, #50	; 0x32
 8002270:	f004 f87a 	bl	8006368 <HAL_Delay>
			HAL_FLASH_Lock();
 8002274:	f005 fbce 	bl	8007a14 <HAL_FLASH_Lock>
 8002278:	e04a      	b.n	8002310 <Create_Nodes+0xea8>
			return; //ha nem akkor hasznljuk a default rtkeket
		}
		for(i=0;i<25;i++)
 800227a:	2300      	movs	r3, #0
 800227c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800227e:	e010      	b.n	80022a2 <Create_Nodes+0xe3a>
		{
			Nodes[i].worth=*(__IO uint8_t *) (FLASH_ADDRESS_NODEWORTH+i); //ha igen akkor tltsk be a backup mentst
 8002280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002282:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 8002286:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	b2db      	uxtb	r3, r3
 800228e:	4619      	mov	r1, r3
 8002290:	4a21      	ldr	r2, [pc, #132]	; (8002318 <Create_Nodes+0xeb0>)
 8002292:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002294:	015b      	lsls	r3, r3, #5
 8002296:	4413      	add	r3, r2
 8002298:	3304      	adds	r3, #4
 800229a:	6019      	str	r1, [r3, #0]
		for(i=0;i<25;i++)
 800229c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800229e:	3301      	adds	r3, #1
 80022a0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80022a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022a4:	2b18      	cmp	r3, #24
 80022a6:	ddeb      	ble.n	8002280 <Create_Nodes+0xe18>
		}
		collectedPoints=*(__IO uint8_t *) (FLASH_ADDRESS_NODEWORTH+25);
 80022a8:	4b20      	ldr	r3, [pc, #128]	; (800232c <Create_Nodes+0xec4>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	b2da      	uxtb	r2, r3
 80022ae:	4b1e      	ldr	r3, [pc, #120]	; (8002328 <Create_Nodes+0xec0>)
 80022b0:	701a      	strb	r2, [r3, #0]
		char str[]="Worths from FLASH backup!\n\r";
 80022b2:	4b1f      	ldr	r3, [pc, #124]	; (8002330 <Create_Nodes+0xec8>)
 80022b4:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 80022b8:	461d      	mov	r5, r3
 80022ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		HAL_UART_Transmit(huart_debugg,(uint8_t*) str, strlen(str), 10);
 80022c6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80022ca:	4618      	mov	r0, r3
 80022cc:	f7fd ffa0 	bl	8000210 <strlen>
 80022d0:	4603      	mov	r3, r0
 80022d2:	b29a      	uxth	r2, r3
 80022d4:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80022d8:	230a      	movs	r3, #10
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f008 fc31 	bl	800ab42 <HAL_UART_Transmit>
 80022e0:	e016      	b.n	8002310 <Create_Nodes+0xea8>
	}
	else
	{
		char str[]="Default worths!\n\r";
 80022e2:	4b14      	ldr	r3, [pc, #80]	; (8002334 <Create_Nodes+0xecc>)
 80022e4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80022e8:	461d      	mov	r5, r3
 80022ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022ee:	682b      	ldr	r3, [r5, #0]
 80022f0:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(huart_debugg,(uint8_t*) str, strlen(str), 10);
 80022f2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7fd ff8a 	bl	8000210 <strlen>
 80022fc:	4603      	mov	r3, r0
 80022fe:	b29a      	uxth	r2, r3
 8002300:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8002304:	230a      	movs	r3, #10
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f008 fc1b 	bl	800ab42 <HAL_UART_Transmit>
 800230c:	e000      	b.n	8002310 <Create_Nodes+0xea8>
	if(mode!=SKILL)return;
 800230e:	bf00      	nop
	}
}
 8002310:	3770      	adds	r7, #112	; 0x70
 8002312:	46bd      	mov	sp, r7
 8002314:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002318:	200002bc 	.word	0x200002bc
 800231c:	40020400 	.word	0x40020400
 8002320:	08040000 	.word	0x08040000
 8002324:	0801000c 	.word	0x0801000c
 8002328:	200002ab 	.word	0x200002ab
 800232c:	08040019 	.word	0x08040019
 8002330:	08010038 	.word	0x08010038
 8002334:	08010054 	.word	0x08010054

08002338 <Control_Task>:


void Control_Task(UART_HandleTypeDef *huart_debugg,TIM_HandleTypeDef *htim_rand,uint32_t tick, uint32_t period)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	603b      	str	r3, [r7, #0]

	static uint32_t control_task_tick = 0;
	static uint8_t control_task_state=NEIGHBOUR1;//5 db llapot ->5.utn megint 1.jn
	//szomszd1,szomszd2,szomszd3,szomszd4,kirtkels

	uint8_t nID=0;
 8002346:	2300      	movs	r3, #0
 8002348:	76fb      	strb	r3, [r7, #27]

	if(control_task_tick>tick)return;
 800234a:	4b97      	ldr	r3, [pc, #604]	; (80025a8 <Control_Task+0x270>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	687a      	ldr	r2, [r7, #4]
 8002350:	429a      	cmp	r2, r3
 8002352:	f0c0 831a 	bcc.w	800298a <Control_Task+0x652>
	control_task_tick=tick+period;
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a92      	ldr	r2, [pc, #584]	; (80025a8 <Control_Task+0x270>)
 800235e:	6013      	str	r3, [r2, #0]
	if(mode!=SKILL)return;
 8002360:	4b92      	ldr	r3, [pc, #584]	; (80025ac <Control_Task+0x274>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	2b52      	cmp	r3, #82	; 0x52
 8002366:	f040 8312 	bne.w	800298e <Control_Task+0x656>
	//if(!readytorace)return;

	//ha kapu nlkli nodeba tartunk ppen, akkor idztssel "detektljuk" a nodot
	if(N(pos[MY]).type>2)
 800236a:	4b91      	ldr	r3, [pc, #580]	; (80025b0 <Control_Task+0x278>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	3b41      	subs	r3, #65	; 0x41
 8002370:	4a90      	ldr	r2, [pc, #576]	; (80025b4 <Control_Task+0x27c>)
 8002372:	015b      	lsls	r3, r3, #5
 8002374:	4413      	add	r3, r2
 8002376:	3308      	adds	r3, #8
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b02      	cmp	r3, #2
 800237c:	d934      	bls.n	80023e8 <Control_Task+0xb0>
	{
		s += (float)(tick-tick_prev)*abs((int)v)/10000;
 800237e:	4b8e      	ldr	r3, [pc, #568]	; (80025b8 <Control_Task+0x280>)
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	ee07 3a90 	vmov	s15, r3
 800238a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800238e:	4b8b      	ldr	r3, [pc, #556]	; (80025bc <Control_Task+0x284>)
 8002390:	edd3 7a00 	vldr	s15, [r3]
 8002394:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002398:	ee17 3a90 	vmov	r3, s15
 800239c:	2b00      	cmp	r3, #0
 800239e:	bfb8      	it	lt
 80023a0:	425b      	neglt	r3, r3
 80023a2:	ee07 3a90 	vmov	s15, r3
 80023a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80023aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80023ae:	eddf 6a84 	vldr	s13, [pc, #528]	; 80025c0 <Control_Task+0x288>
 80023b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023b6:	4b83      	ldr	r3, [pc, #524]	; (80025c4 <Control_Task+0x28c>)
 80023b8:	edd3 7a00 	vldr	s15, [r3]
 80023bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023c0:	4b80      	ldr	r3, [pc, #512]	; (80025c4 <Control_Task+0x28c>)
 80023c2:	edc3 7a00 	vstr	s15, [r3]
		if(s>sMAX)nodeDetected=1;
 80023c6:	4b80      	ldr	r3, [pc, #512]	; (80025c8 <Control_Task+0x290>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	ee07 3a90 	vmov	s15, r3
 80023ce:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023d2:	4b7c      	ldr	r3, [pc, #496]	; (80025c4 <Control_Task+0x28c>)
 80023d4:	edd3 7a00 	vldr	s15, [r3]
 80023d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80023dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023e0:	d502      	bpl.n	80023e8 <Control_Task+0xb0>
 80023e2:	4b7a      	ldr	r3, [pc, #488]	; (80025cc <Control_Task+0x294>)
 80023e4:	2201      	movs	r2, #1
 80023e6:	701a      	strb	r2, [r3, #0]

	}
	tick_prev=tick;//mostantl mrjk az idt
 80023e8:	4a73      	ldr	r2, [pc, #460]	; (80025b8 <Control_Task+0x280>)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6013      	str	r3, [r2, #0]

	//ha odartnk a myPositionbe, akkor indulhat a mozgs a nextPosition fel
	if(nodeDetected)
 80023ee:	4b77      	ldr	r3, [pc, #476]	; (80025cc <Control_Task+0x294>)
 80023f0:	781b      	ldrb	r3, [r3, #0]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	f000 80a9 	beq.w	800254a <Control_Task+0x212>
	{
		LED_B_TOGGLE;
 80023f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023fc:	4874      	ldr	r0, [pc, #464]	; (80025d0 <Control_Task+0x298>)
 80023fe:	f005 fe66 	bl	80080ce <HAL_GPIO_TogglePin>
		if(N(pos[NEXT]).type>2)//ha a kvi node-on nincs kapu
 8002402:	4b6b      	ldr	r3, [pc, #428]	; (80025b0 <Control_Task+0x278>)
 8002404:	785b      	ldrb	r3, [r3, #1]
 8002406:	3b41      	subs	r3, #65	; 0x41
 8002408:	4a6a      	ldr	r2, [pc, #424]	; (80025b4 <Control_Task+0x27c>)
 800240a:	015b      	lsls	r3, r3, #5
 800240c:	4413      	add	r3, r2
 800240e:	3308      	adds	r3, #8
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	2b02      	cmp	r3, #2
 8002414:	d914      	bls.n	8002440 <Control_Task+0x108>
		{
			s=0;
 8002416:	4b6b      	ldr	r3, [pc, #428]	; (80025c4 <Control_Task+0x28c>)
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	601a      	str	r2, [r3, #0]
			sMAX=N(pos[MY]).distance[bestNb[NEXT]]+25;
 800241e:	4b64      	ldr	r3, [pc, #400]	; (80025b0 <Control_Task+0x278>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	3b41      	subs	r3, #65	; 0x41
 8002424:	4a6b      	ldr	r2, [pc, #428]	; (80025d4 <Control_Task+0x29c>)
 8002426:	7852      	ldrb	r2, [r2, #1]
 8002428:	4611      	mov	r1, r2
 800242a:	4a62      	ldr	r2, [pc, #392]	; (80025b4 <Control_Task+0x27c>)
 800242c:	011b      	lsls	r3, r3, #4
 800242e:	440b      	add	r3, r1
 8002430:	3308      	adds	r3, #8
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4413      	add	r3, r2
 8002436:	889b      	ldrh	r3, [r3, #4]
 8002438:	3319      	adds	r3, #25
 800243a:	461a      	mov	r2, r3
 800243c:	4b62      	ldr	r3, [pc, #392]	; (80025c8 <Control_Task+0x290>)
 800243e:	601a      	str	r2, [r3, #0]
		}

		//pontok nyugtzsa
		if(!laneChange)//ha nem svvlt zemmdban vagyunk pontotszmolunk s felszedett kapukat nullzzuk
 8002440:	4b65      	ldr	r3, [pc, #404]	; (80025d8 <Control_Task+0x2a0>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d117      	bne.n	8002478 <Control_Task+0x140>
		{
			collectedPoints +=N(pos[MY]).worth;//svvlts mdik vizsgljuk az ssezgyjttt kapuk szmt
 8002448:	4b59      	ldr	r3, [pc, #356]	; (80025b0 <Control_Task+0x278>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	3b41      	subs	r3, #65	; 0x41
 800244e:	4a59      	ldr	r2, [pc, #356]	; (80025b4 <Control_Task+0x27c>)
 8002450:	015b      	lsls	r3, r3, #5
 8002452:	4413      	add	r3, r2
 8002454:	3304      	adds	r3, #4
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	b2da      	uxtb	r2, r3
 800245a:	4b60      	ldr	r3, [pc, #384]	; (80025dc <Control_Task+0x2a4>)
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	4413      	add	r3, r2
 8002460:	b2da      	uxtb	r2, r3
 8002462:	4b5e      	ldr	r3, [pc, #376]	; (80025dc <Control_Task+0x2a4>)
 8002464:	701a      	strb	r2, [r3, #0]
			N(pos[MY]).worth=0;//ez a kapu mr nem r pontot
 8002466:	4b52      	ldr	r3, [pc, #328]	; (80025b0 <Control_Task+0x278>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	3b41      	subs	r3, #65	; 0x41
 800246c:	4a51      	ldr	r2, [pc, #324]	; (80025b4 <Control_Task+0x27c>)
 800246e:	015b      	lsls	r3, r3, #5
 8002470:	4413      	add	r3, r2
 8002472:	3304      	adds	r3, #4
 8002474:	2200      	movs	r2, #0
 8002476:	601a      	str	r2, [r3, #0]
		}

		if(collectedPoints >= 32 && !laneChange) //tvlts lane change mdba
 8002478:	4b58      	ldr	r3, [pc, #352]	; (80025dc <Control_Task+0x2a4>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b1f      	cmp	r3, #31
 800247e:	d90e      	bls.n	800249e <Control_Task+0x166>
 8002480:	4b55      	ldr	r3, [pc, #340]	; (80025d8 <Control_Task+0x2a0>)
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d10a      	bne.n	800249e <Control_Task+0x166>
		{
			laneChange=1; //flag llts
 8002488:	4b53      	ldr	r3, [pc, #332]	; (80025d8 <Control_Task+0x2a0>)
 800248a:	2201      	movs	r2, #1
 800248c:	701a      	strb	r2, [r3, #0]
			Lane_Change_Init(); //a svvlthely fel nnek a rewardok
 800248e:	f000 fc57 	bl	8002d40 <Lane_Change_Init>
			LED_Y(1); //srga led vilgt
 8002492:	2200      	movs	r2, #0
 8002494:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002498:	484d      	ldr	r0, [pc, #308]	; (80025d0 <Control_Task+0x298>)
 800249a:	f005 fdff 	bl	800809c <HAL_GPIO_WritePin>
		}

		if(laneChange==1 && pos[MY]=='N' && pos[NEXT]=='Q')//ha a tett sznhelyn vagyunk
 800249e:	4b4e      	ldr	r3, [pc, #312]	; (80025d8 <Control_Task+0x2a0>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	2b01      	cmp	r3, #1
 80024a4:	d10a      	bne.n	80024bc <Control_Task+0x184>
 80024a6:	4b42      	ldr	r3, [pc, #264]	; (80025b0 <Control_Task+0x278>)
 80024a8:	781b      	ldrb	r3, [r3, #0]
 80024aa:	2b4e      	cmp	r3, #78	; 0x4e
 80024ac:	d106      	bne.n	80024bc <Control_Task+0x184>
 80024ae:	4b40      	ldr	r3, [pc, #256]	; (80025b0 <Control_Task+0x278>)
 80024b0:	785b      	ldrb	r3, [r3, #1]
 80024b2:	2b51      	cmp	r3, #81	; 0x51
 80024b4:	d102      	bne.n	80024bc <Control_Task+0x184>
		{
			laneChange=2;
 80024b6:	4b48      	ldr	r3, [pc, #288]	; (80025d8 <Control_Task+0x2a0>)
 80024b8:	2202      	movs	r2, #2
 80024ba:	701a      	strb	r2, [r3, #0]
		}

		static char str[15]; //kiirats
		sprintf(str,"d,d,%2d\n\r",(int)collectedPoints);
 80024bc:	4b47      	ldr	r3, [pc, #284]	; (80025dc <Control_Task+0x2a4>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	461a      	mov	r2, r3
 80024c2:	4947      	ldr	r1, [pc, #284]	; (80025e0 <Control_Task+0x2a8>)
 80024c4:	4847      	ldr	r0, [pc, #284]	; (80025e4 <Control_Task+0x2ac>)
 80024c6:	f00a f8a5 	bl	800c614 <siprintf>
		str[0]=pos[MY];
 80024ca:	4b39      	ldr	r3, [pc, #228]	; (80025b0 <Control_Task+0x278>)
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	4b45      	ldr	r3, [pc, #276]	; (80025e4 <Control_Task+0x2ac>)
 80024d0:	701a      	strb	r2, [r3, #0]
		str[2]=pos[NEXT];
 80024d2:	4b37      	ldr	r3, [pc, #220]	; (80025b0 <Control_Task+0x278>)
 80024d4:	785a      	ldrb	r2, [r3, #1]
 80024d6:	4b43      	ldr	r3, [pc, #268]	; (80025e4 <Control_Task+0x2ac>)
 80024d8:	709a      	strb	r2, [r3, #2]
		HAL_UART_Transmit(huart_debugg, (uint8_t*)str, strlen(str), 2);
 80024da:	4842      	ldr	r0, [pc, #264]	; (80025e4 <Control_Task+0x2ac>)
 80024dc:	f7fd fe98 	bl	8000210 <strlen>
 80024e0:	4603      	mov	r3, r0
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	2302      	movs	r3, #2
 80024e6:	493f      	ldr	r1, [pc, #252]	; (80025e4 <Control_Task+0x2ac>)
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f008 fb2a 	bl	800ab42 <HAL_UART_Transmit>

		if(Cross_Collision(pos[MY], pos[NEXT]))
 80024ee:	4b30      	ldr	r3, [pc, #192]	; (80025b0 <Control_Task+0x278>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	4a2f      	ldr	r2, [pc, #188]	; (80025b0 <Control_Task+0x278>)
 80024f4:	7852      	ldrb	r2, [r2, #1]
 80024f6:	4611      	mov	r1, r2
 80024f8:	4618      	mov	r0, r3
 80024fa:	f000 fcad 	bl	8002e58 <Cross_Collision>
 80024fe:	4603      	mov	r3, r0
 8002500:	2b00      	cmp	r3, #0
 8002502:	d00b      	beq.n	800251c <Control_Task+0x1e4>
		{
			control_task_state = WAIT;
 8002504:	4b38      	ldr	r3, [pc, #224]	; (80025e8 <Control_Task+0x2b0>)
 8002506:	2205      	movs	r2, #5
 8002508:	701a      	strb	r2, [r3, #0]
			t_stamp=tick;
 800250a:	4a38      	ldr	r2, [pc, #224]	; (80025ec <Control_Task+0x2b4>)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6013      	str	r3, [r2, #0]
			LED_G(1);
 8002510:	2200      	movs	r2, #0
 8002512:	2102      	movs	r1, #2
 8002514:	482e      	ldr	r0, [pc, #184]	; (80025d0 <Control_Task+0x298>)
 8002516:	f005 fdc1 	bl	800809c <HAL_GPIO_WritePin>
 800251a:	e002      	b.n	8002522 <Control_Task+0x1ea>
		}
		else control_task_state = NEIGHBOUR1;
 800251c:	4b32      	ldr	r3, [pc, #200]	; (80025e8 <Control_Task+0x2b0>)
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]

		pos[MY]=pos[NEXT];
 8002522:	4b23      	ldr	r3, [pc, #140]	; (80025b0 <Control_Task+0x278>)
 8002524:	785a      	ldrb	r2, [r3, #1]
 8002526:	4b22      	ldr	r3, [pc, #136]	; (80025b0 <Control_Task+0x278>)
 8002528:	701a      	strb	r2, [r3, #0]
		path=nextPath;
 800252a:	4b31      	ldr	r3, [pc, #196]	; (80025f0 <Control_Task+0x2b8>)
 800252c:	781a      	ldrb	r2, [r3, #0]
 800252e:	4b31      	ldr	r3, [pc, #196]	; (80025f4 <Control_Task+0x2bc>)
 8002530:	701a      	strb	r2, [r3, #0]
		dir[MY]=dir[NEXT];
 8002532:	4b31      	ldr	r3, [pc, #196]	; (80025f8 <Control_Task+0x2c0>)
 8002534:	785a      	ldrb	r2, [r3, #1]
 8002536:	4b30      	ldr	r3, [pc, #192]	; (80025f8 <Control_Task+0x2c0>)
 8002538:	701a      	strb	r2, [r3, #0]
		orientation=nextOri;//FORWARD
 800253a:	4b30      	ldr	r3, [pc, #192]	; (80025fc <Control_Task+0x2c4>)
 800253c:	781a      	ldrb	r2, [r3, #0]
 800253e:	4b30      	ldr	r3, [pc, #192]	; (8002600 <Control_Task+0x2c8>)
 8002540:	701a      	strb	r2, [r3, #0]

		nodeDetected=0;
 8002542:	4b22      	ldr	r3, [pc, #136]	; (80025cc <Control_Task+0x294>)
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
		return;
 8002548:	e224      	b.n	8002994 <Control_Task+0x65c>
	}

	if(thunderboardFlag)//ha j kalzpozci jtt a TB-tl ujrakezdjk a szmolst (els szomszd vizsglata jn)
 800254a:	4b2e      	ldr	r3, [pc, #184]	; (8002604 <Control_Task+0x2cc>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	b2db      	uxtb	r3, r3
 8002550:	2b00      	cmp	r3, #0
 8002552:	f000 8080 	beq.w	8002656 <Control_Task+0x31e>
	{
		if(piratePos_prev[1]!=piratePos[1] && !laneChange)//a kalz tment egy Node-on
 8002556:	4b2c      	ldr	r3, [pc, #176]	; (8002608 <Control_Task+0x2d0>)
 8002558:	785a      	ldrb	r2, [r3, #1]
 800255a:	4b2c      	ldr	r3, [pc, #176]	; (800260c <Control_Task+0x2d4>)
 800255c:	785b      	ldrb	r3, [r3, #1]
 800255e:	429a      	cmp	r2, r3
 8002560:	d05f      	beq.n	8002622 <Control_Task+0x2ea>
 8002562:	4b1d      	ldr	r3, [pc, #116]	; (80025d8 <Control_Task+0x2a0>)
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d15b      	bne.n	8002622 <Control_Task+0x2ea>
		{
			if(N(piratePos[0]).worth > 0)
 800256a:	4b28      	ldr	r3, [pc, #160]	; (800260c <Control_Task+0x2d4>)
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	3b41      	subs	r3, #65	; 0x41
 8002570:	4a10      	ldr	r2, [pc, #64]	; (80025b4 <Control_Task+0x27c>)
 8002572:	015b      	lsls	r3, r3, #5
 8002574:	4413      	add	r3, r2
 8002576:	3304      	adds	r3, #4
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b00      	cmp	r3, #0
 800257c:	dd48      	ble.n	8002610 <Control_Task+0x2d8>
			{
				N(piratePos[0]).worth--; //az a node mr kevesebbet r
 800257e:	4b23      	ldr	r3, [pc, #140]	; (800260c <Control_Task+0x2d4>)
 8002580:	781b      	ldrb	r3, [r3, #0]
 8002582:	3b41      	subs	r3, #65	; 0x41
 8002584:	490b      	ldr	r1, [pc, #44]	; (80025b4 <Control_Task+0x27c>)
 8002586:	015a      	lsls	r2, r3, #5
 8002588:	440a      	add	r2, r1
 800258a:	3204      	adds	r2, #4
 800258c:	6812      	ldr	r2, [r2, #0]
 800258e:	3a01      	subs	r2, #1
 8002590:	4908      	ldr	r1, [pc, #32]	; (80025b4 <Control_Task+0x27c>)
 8002592:	015b      	lsls	r3, r3, #5
 8002594:	440b      	add	r3, r1
 8002596:	3304      	adds	r3, #4
 8002598:	601a      	str	r2, [r3, #0]
				collectedPoints ++;
 800259a:	4b10      	ldr	r3, [pc, #64]	; (80025dc <Control_Task+0x2a4>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	3301      	adds	r3, #1
 80025a0:	b2da      	uxtb	r2, r3
 80025a2:	4b0e      	ldr	r3, [pc, #56]	; (80025dc <Control_Task+0x2a4>)
 80025a4:	701a      	strb	r2, [r3, #0]
 80025a6:	e03c      	b.n	8002622 <Control_Task+0x2ea>
 80025a8:	200005dc 	.word	0x200005dc
 80025ac:	2000029e 	.word	0x2000029e
 80025b0:	20000000 	.word	0x20000000
 80025b4:	200002bc 	.word	0x200002bc
 80025b8:	200005e0 	.word	0x200005e0
 80025bc:	20000618 	.word	0x20000618
 80025c0:	461c4000 	.word	0x461c4000
 80025c4:	200005e4 	.word	0x200005e4
 80025c8:	20000004 	.word	0x20000004
 80025cc:	200002a9 	.word	0x200002a9
 80025d0:	40020400 	.word	0x40020400
 80025d4:	200005e8 	.word	0x200005e8
 80025d8:	200002ac 	.word	0x200002ac
 80025dc:	200002ab 	.word	0x200002ab
 80025e0:	08010068 	.word	0x08010068
 80025e4:	200005ec 	.word	0x200005ec
 80025e8:	200005fb 	.word	0x200005fb
 80025ec:	200005fc 	.word	0x200005fc
 80025f0:	20000600 	.word	0x20000600
 80025f4:	200002aa 	.word	0x200002aa
 80025f8:	20000008 	.word	0x20000008
 80025fc:	20000601 	.word	0x20000601
 8002600:	200002a8 	.word	0x200002a8
 8002604:	200002ae 	.word	0x200002ae
 8002608:	2000000c 	.word	0x2000000c
 800260c:	200002b8 	.word	0x200002b8
			}
			else N(piratePos[0]).worth=0;
 8002610:	4ba5      	ldr	r3, [pc, #660]	; (80028a8 <Control_Task+0x570>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	3b41      	subs	r3, #65	; 0x41
 8002616:	4aa5      	ldr	r2, [pc, #660]	; (80028ac <Control_Task+0x574>)
 8002618:	015b      	lsls	r3, r3, #5
 800261a:	4413      	add	r3, r2
 800261c:	3304      	adds	r3, #4
 800261e:	2200      	movs	r2, #0
 8002620:	601a      	str	r2, [r3, #0]
		}
		if(control_task_state!=WAIT)//wait llapotbl nem tud mindekt kibillenteni az j kalzrobot pozci
 8002622:	4ba3      	ldr	r3, [pc, #652]	; (80028b0 <Control_Task+0x578>)
 8002624:	781b      	ldrb	r3, [r3, #0]
 8002626:	2b05      	cmp	r3, #5
 8002628:	d002      	beq.n	8002630 <Control_Task+0x2f8>
			control_task_state=NEIGHBOUR1;//kezdjk elrrl a fitneszrtk szmtst az 1. szomszdtl
 800262a:	4ba1      	ldr	r3, [pc, #644]	; (80028b0 <Control_Task+0x578>)
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]

		piratePos_prev[0]=piratePos[0];//elz kalozpozci frisstse
 8002630:	4b9d      	ldr	r3, [pc, #628]	; (80028a8 <Control_Task+0x570>)
 8002632:	781a      	ldrb	r2, [r3, #0]
 8002634:	4b9f      	ldr	r3, [pc, #636]	; (80028b4 <Control_Task+0x57c>)
 8002636:	701a      	strb	r2, [r3, #0]
		piratePos_prev[1]=piratePos[1];
 8002638:	4b9b      	ldr	r3, [pc, #620]	; (80028a8 <Control_Task+0x570>)
 800263a:	785a      	ldrb	r2, [r3, #1]
 800263c:	4b9d      	ldr	r3, [pc, #628]	; (80028b4 <Control_Task+0x57c>)
 800263e:	705a      	strb	r2, [r3, #1]
		piratePos_prev[2]=piratePos[2];
 8002640:	4b99      	ldr	r3, [pc, #612]	; (80028a8 <Control_Task+0x570>)
 8002642:	789a      	ldrb	r2, [r3, #2]
 8002644:	4b9b      	ldr	r3, [pc, #620]	; (80028b4 <Control_Task+0x57c>)
 8002646:	709a      	strb	r2, [r3, #2]
		piratePos_prev[3]=piratePos[3];
 8002648:	4b97      	ldr	r3, [pc, #604]	; (80028a8 <Control_Task+0x570>)
 800264a:	78da      	ldrb	r2, [r3, #3]
 800264c:	4b99      	ldr	r3, [pc, #612]	; (80028b4 <Control_Task+0x57c>)
 800264e:	70da      	strb	r2, [r3, #3]

		thunderboardFlag=0; //vrjuk az jabb kalzrobot pozcikat a thunderboardtl
 8002650:	4b99      	ldr	r3, [pc, #612]	; (80028b8 <Control_Task+0x580>)
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
	str[15]=control_task_state+0x30;
	HAL_UART_Transmit(huart_debugg, (uint8_t*)str, strlen(str), 2);
#endif

	/******************LEGJOBB SZOMSZD KIVLASZTSA (els 4 llapot)******************/
	if(control_task_state < EVALUATE)//1.szomszd/2.szomszd/3.szomszd/4.szomszd
 8002656:	4b96      	ldr	r3, [pc, #600]	; (80028b0 <Control_Task+0x578>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b03      	cmp	r3, #3
 800265c:	f200 80c8 	bhi.w	80027f0 <Control_Task+0x4b8>
	{
		if(control_task_state==NEIGHBOUR1)
 8002660:	4b93      	ldr	r3, [pc, #588]	; (80028b0 <Control_Task+0x578>)
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d102      	bne.n	800266e <Control_Task+0x336>
		{
			bestFitness=-100.0;//az elz szmols legjob fitneszrtke volt mg benne
 8002668:	4b94      	ldr	r3, [pc, #592]	; (80028bc <Control_Task+0x584>)
 800266a:	4a95      	ldr	r2, [pc, #596]	; (80028c0 <Control_Task+0x588>)
 800266c:	601a      	str	r2, [r3, #0]
		}
		nID=N(pos[MY]).neighbours[control_task_state]; //a vizsglt 1.rend szomszd azonostja
 800266e:	4b95      	ldr	r3, [pc, #596]	; (80028c4 <Control_Task+0x58c>)
 8002670:	781b      	ldrb	r3, [r3, #0]
 8002672:	3b41      	subs	r3, #65	; 0x41
 8002674:	4a8e      	ldr	r2, [pc, #568]	; (80028b0 <Control_Task+0x578>)
 8002676:	7812      	ldrb	r2, [r2, #0]
 8002678:	4611      	mov	r1, r2
 800267a:	4a8c      	ldr	r2, [pc, #560]	; (80028ac <Control_Task+0x574>)
 800267c:	015b      	lsls	r3, r3, #5
 800267e:	4413      	add	r3, r2
 8002680:	440b      	add	r3, r1
 8002682:	330c      	adds	r3, #12
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	76fb      	strb	r3, [r7, #27]
		if(nID) //ha ltezik a szomszd
 8002688:	7efb      	ldrb	r3, [r7, #27]
 800268a:	2b00      	cmp	r3, #0
 800268c:	f000 8087 	beq.w	800279e <Control_Task+0x466>
		{
			fitness[control_task_state]=(float)N(nID).worth; //fitneszrtk 1.rend szomszd alapjn
 8002690:	7efb      	ldrb	r3, [r7, #27]
 8002692:	3b41      	subs	r3, #65	; 0x41
 8002694:	4a85      	ldr	r2, [pc, #532]	; (80028ac <Control_Task+0x574>)
 8002696:	015b      	lsls	r3, r3, #5
 8002698:	4413      	add	r3, r2
 800269a:	3304      	adds	r3, #4
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4b84      	ldr	r3, [pc, #528]	; (80028b0 <Control_Task+0x578>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	ee07 2a90 	vmov	s15, r2
 80026a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026aa:	4a87      	ldr	r2, [pc, #540]	; (80028c8 <Control_Task+0x590>)
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	edc3 7a00 	vstr	s15, [r3]
			//kalozrobot hatsa az 1.rend szomszd esetn
			if(piratePos[1]==nID) fitness[control_task_state] -= 80/*P*/;//ha a kalz is ebbe az 1.rend tart ppen akkor kerljk el az tkzst
 80026b4:	4b7c      	ldr	r3, [pc, #496]	; (80028a8 <Control_Task+0x570>)
 80026b6:	785b      	ldrb	r3, [r3, #1]
 80026b8:	7efa      	ldrb	r2, [r7, #27]
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d112      	bne.n	80026e4 <Control_Task+0x3ac>
 80026be:	4b7c      	ldr	r3, [pc, #496]	; (80028b0 <Control_Task+0x578>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	4a81      	ldr	r2, [pc, #516]	; (80028c8 <Control_Task+0x590>)
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	4413      	add	r3, r2
 80026c8:	edd3 7a00 	vldr	s15, [r3]
 80026cc:	4b78      	ldr	r3, [pc, #480]	; (80028b0 <Control_Task+0x578>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 80028cc <Control_Task+0x594>
 80026d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026d8:	4a7b      	ldr	r2, [pc, #492]	; (80028c8 <Control_Task+0x590>)
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	edc3 7a00 	vstr	s15, [r3]
 80026e2:	e016      	b.n	8002712 <Control_Task+0x3da>
			else if(piratePos[2]==nID) fitness[control_task_state] -= 60/*P*/;//ha mg csak tervezi, hogy odamegy, akkor is kerljk a pontot
 80026e4:	4b70      	ldr	r3, [pc, #448]	; (80028a8 <Control_Task+0x570>)
 80026e6:	789b      	ldrb	r3, [r3, #2]
 80026e8:	7efa      	ldrb	r2, [r7, #27]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d111      	bne.n	8002712 <Control_Task+0x3da>
 80026ee:	4b70      	ldr	r3, [pc, #448]	; (80028b0 <Control_Task+0x578>)
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	4a75      	ldr	r2, [pc, #468]	; (80028c8 <Control_Task+0x590>)
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	4413      	add	r3, r2
 80026f8:	edd3 7a00 	vldr	s15, [r3]
 80026fc:	4b6c      	ldr	r3, [pc, #432]	; (80028b0 <Control_Task+0x578>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80028d0 <Control_Task+0x598>
 8002704:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002708:	4a6f      	ldr	r2, [pc, #444]	; (80028c8 <Control_Task+0x590>)
 800270a:	009b      	lsls	r3, r3, #2
 800270c:	4413      	add	r3, r2
 800270e:	edc3 7a00 	vstr	s15, [r3]
			int i;
			uint8_t nnID;
			float nnFit;
			for(i=0;i<4;i++)//2.redn szomszdok
 8002712:	2300      	movs	r3, #0
 8002714:	61fb      	str	r3, [r7, #28]
 8002716:	e03e      	b.n	8002796 <Control_Task+0x45e>
			{
				nnFit=0.0;
 8002718:	f04f 0300 	mov.w	r3, #0
 800271c:	617b      	str	r3, [r7, #20]
				nnID=N(nID).neighbours[i]; //2.redn szomszd ID-ja
 800271e:	7efb      	ldrb	r3, [r7, #27]
 8002720:	3b41      	subs	r3, #65	; 0x41
 8002722:	4a62      	ldr	r2, [pc, #392]	; (80028ac <Control_Task+0x574>)
 8002724:	015b      	lsls	r3, r3, #5
 8002726:	441a      	add	r2, r3
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	4413      	add	r3, r2
 800272c:	330c      	adds	r3, #12
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	74fb      	strb	r3, [r7, #19]
				if(nnID && nnID!=pos[MY])//ha ltezik a 2.rend szomszd (s nem a myposition az)
 8002732:	7cfb      	ldrb	r3, [r7, #19]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d02b      	beq.n	8002790 <Control_Task+0x458>
 8002738:	4b62      	ldr	r3, [pc, #392]	; (80028c4 <Control_Task+0x58c>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	7cfa      	ldrb	r2, [r7, #19]
 800273e:	429a      	cmp	r2, r3
 8002740:	d026      	beq.n	8002790 <Control_Task+0x458>
				{
					nnFit += (float)N(nnID).worth;
 8002742:	7cfb      	ldrb	r3, [r7, #19]
 8002744:	3b41      	subs	r3, #65	; 0x41
 8002746:	4a59      	ldr	r2, [pc, #356]	; (80028ac <Control_Task+0x574>)
 8002748:	015b      	lsls	r3, r3, #5
 800274a:	4413      	add	r3, r2
 800274c:	3304      	adds	r3, #4
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	ee07 3a90 	vmov	s15, r3
 8002754:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002758:	ed97 7a05 	vldr	s14, [r7, #20]
 800275c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002760:	edc7 7a05 	vstr	s15, [r7, #20]
					//if(piratePos[1]==nnID) nnFit -= 0.5/*P*/;//ha a kalz is ebbe a pontba tart ppen akkor kerljk el az tkzst
					//else if(piratePos[2]==nnID) fitness[control_task_state] -= 0.25/*P*/;//ha mg csak tervezi, hogy odamegy, akkor se fogjuk tudni megelnzi, mert mi 3 nodnyira vagyunk  pedig csak 2
					//if(!lane_change)nnFit = nnFit * (float)DIST_AVG/N(nID).distance[i];//a 2.rend szomszdhoz tartoz fitneszrtk jobb ha az kzelebb van az 1.rend szomszdjhoz
					//ha a svvlt szakaszt keressk akkor viszont nem djazzuk a kzelsget
					fitness[control_task_state] += nnFit/4/*P*/;
 8002764:	4b52      	ldr	r3, [pc, #328]	; (80028b0 <Control_Task+0x578>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4a57      	ldr	r2, [pc, #348]	; (80028c8 <Control_Task+0x590>)
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	4413      	add	r3, r2
 800276e:	ed93 7a00 	vldr	s14, [r3]
 8002772:	edd7 6a05 	vldr	s13, [r7, #20]
 8002776:	eeb1 6a00 	vmov.f32	s12, #16	; 0x40800000  4.0
 800277a:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800277e:	4b4c      	ldr	r3, [pc, #304]	; (80028b0 <Control_Task+0x578>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002786:	4a50      	ldr	r2, [pc, #320]	; (80028c8 <Control_Task+0x590>)
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	4413      	add	r3, r2
 800278c:	edc3 7a00 	vstr	s15, [r3]
			for(i=0;i<4;i++)//2.redn szomszdok
 8002790:	69fb      	ldr	r3, [r7, #28]
 8002792:	3301      	adds	r3, #1
 8002794:	61fb      	str	r3, [r7, #28]
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	2b03      	cmp	r3, #3
 800279a:	ddbd      	ble.n	8002718 <Control_Task+0x3e0>
 800279c:	e006      	b.n	80027ac <Control_Task+0x474>
			}
			//if(!lane_change) fitness[control_task_state] =fitness[control_task_state] * (float)DIST_AVG/N(pos[MY]).distance[control_task_state]; //minl kzelebb van a szomszd annl jobb
			//ha a svvlt szakaszt keressk akkor viszont nem djazzuk a kzelsget

		}
		else fitness[control_task_state]=-150.0;//ha nem ltezik a szomszd erre tuti ne menjnk
 800279e:	4b44      	ldr	r3, [pc, #272]	; (80028b0 <Control_Task+0x578>)
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	4a49      	ldr	r2, [pc, #292]	; (80028c8 <Control_Task+0x590>)
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	4a4a      	ldr	r2, [pc, #296]	; (80028d4 <Control_Task+0x59c>)
 80027aa:	601a      	str	r2, [r3, #0]
		//uint16_t tmp= __HAL_TIM_GET_COUNTER(htim_rand)%2;
		if(fitness[control_task_state]>=bestFitness) //ha ez a fitness jobb mint az eddigi legjobb, akkor mostantl ez a legjobb
 80027ac:	4b40      	ldr	r3, [pc, #256]	; (80028b0 <Control_Task+0x578>)
 80027ae:	781b      	ldrb	r3, [r3, #0]
 80027b0:	4a45      	ldr	r2, [pc, #276]	; (80028c8 <Control_Task+0x590>)
 80027b2:	009b      	lsls	r3, r3, #2
 80027b4:	4413      	add	r3, r2
 80027b6:	ed93 7a00 	vldr	s14, [r3]
 80027ba:	4b40      	ldr	r3, [pc, #256]	; (80028bc <Control_Task+0x584>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80027c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c8:	db0b      	blt.n	80027e2 <Control_Task+0x4aa>
		{
			bestFitness=fitness[control_task_state];
 80027ca:	4b39      	ldr	r3, [pc, #228]	; (80028b0 <Control_Task+0x578>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	4a3e      	ldr	r2, [pc, #248]	; (80028c8 <Control_Task+0x590>)
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4a39      	ldr	r2, [pc, #228]	; (80028bc <Control_Task+0x584>)
 80027d8:	6013      	str	r3, [r2, #0]
			bestNb[TMP] = control_task_state;//ez az egy rtk amivel a task els 4 (fitnesszmol) lapota kommunikl a kirtkel lapottal
 80027da:	4b35      	ldr	r3, [pc, #212]	; (80028b0 <Control_Task+0x578>)
 80027dc:	781a      	ldrb	r2, [r3, #0]
 80027de:	4b3e      	ldr	r3, [pc, #248]	; (80028d8 <Control_Task+0x5a0>)
 80027e0:	701a      	strb	r2, [r3, #0]
		}
		control_task_state++;
 80027e2:	4b33      	ldr	r3, [pc, #204]	; (80028b0 <Control_Task+0x578>)
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	3301      	adds	r3, #1
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	4b31      	ldr	r3, [pc, #196]	; (80028b0 <Control_Task+0x578>)
 80027ec:	701a      	strb	r2, [r3, #0]
		return; //ha csak valamelyik szomszdot vizsgltuk mg akkor eddig tartott ez a task futs, itt kilpnk
 80027ee:	e0d1      	b.n	8002994 <Control_Task+0x65c>
	}
	/**************************************************************************************/
	//ide csak akkor jutunk el ha control_task_state>NEIGHBOUR4

	/**********************KIRTKELS (control_task_state=EVALUATE ->5.llapot)**********************/
	else if(control_task_state==EVALUATE)
 80027f0:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <Control_Task+0x578>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b04      	cmp	r3, #4
 80027f6:	f040 80aa 	bne.w	800294e <Control_Task+0x616>
	{
		if(bestFitness==0.0 && fitness[N(pos[MY]).middle]==0.0) bestNb[TMP]=N(pos[MY]).middle;
 80027fa:	4b30      	ldr	r3, [pc, #192]	; (80028bc <Control_Task+0x584>)
 80027fc:	edd3 7a00 	vldr	s15, [r3]
 8002800:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002808:	d11b      	bne.n	8002842 <Control_Task+0x50a>
 800280a:	4b2e      	ldr	r3, [pc, #184]	; (80028c4 <Control_Task+0x58c>)
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	3b41      	subs	r3, #65	; 0x41
 8002810:	4a26      	ldr	r2, [pc, #152]	; (80028ac <Control_Task+0x574>)
 8002812:	015b      	lsls	r3, r3, #5
 8002814:	4413      	add	r3, r2
 8002816:	331c      	adds	r3, #28
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	4a2b      	ldr	r2, [pc, #172]	; (80028c8 <Control_Task+0x590>)
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	4413      	add	r3, r2
 8002820:	edd3 7a00 	vldr	s15, [r3]
 8002824:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800282c:	d109      	bne.n	8002842 <Control_Task+0x50a>
 800282e:	4b25      	ldr	r3, [pc, #148]	; (80028c4 <Control_Task+0x58c>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	3b41      	subs	r3, #65	; 0x41
 8002834:	4a1d      	ldr	r2, [pc, #116]	; (80028ac <Control_Task+0x574>)
 8002836:	015b      	lsls	r3, r3, #5
 8002838:	4413      	add	r3, r2
 800283a:	331c      	adds	r3, #28
 800283c:	781a      	ldrb	r2, [r3, #0]
 800283e:	4b26      	ldr	r3, [pc, #152]	; (80028d8 <Control_Task+0x5a0>)
 8002840:	701a      	strb	r2, [r3, #0]
		bestNb[NEXT]=bestNb[TMP];
 8002842:	4b25      	ldr	r3, [pc, #148]	; (80028d8 <Control_Task+0x5a0>)
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	4b24      	ldr	r3, [pc, #144]	; (80028d8 <Control_Task+0x5a0>)
 8002848:	705a      	strb	r2, [r3, #1]
		pos[NEXT]=N(pos[MY]).neighbours[bestNb[NEXT]];//a kvetkez pozicink a legjobb szomszd lesz
 800284a:	4b1e      	ldr	r3, [pc, #120]	; (80028c4 <Control_Task+0x58c>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	3b41      	subs	r3, #65	; 0x41
 8002850:	4a21      	ldr	r2, [pc, #132]	; (80028d8 <Control_Task+0x5a0>)
 8002852:	7852      	ldrb	r2, [r2, #1]
 8002854:	4611      	mov	r1, r2
 8002856:	4a15      	ldr	r2, [pc, #84]	; (80028ac <Control_Task+0x574>)
 8002858:	015b      	lsls	r3, r3, #5
 800285a:	4413      	add	r3, r2
 800285c:	440b      	add	r3, r1
 800285e:	330c      	adds	r3, #12
 8002860:	781a      	ldrb	r2, [r3, #0]
 8002862:	4b18      	ldr	r3, [pc, #96]	; (80028c4 <Control_Task+0x58c>)
 8002864:	705a      	strb	r2, [r3, #1]
		dir[NEXT]=N(pos[MY]).directions[bestNb[NEXT]];//mr most tudjuk, mi lesz az irnyunk, ha odartnk
 8002866:	4b17      	ldr	r3, [pc, #92]	; (80028c4 <Control_Task+0x58c>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	3b41      	subs	r3, #65	; 0x41
 800286c:	4a1a      	ldr	r2, [pc, #104]	; (80028d8 <Control_Task+0x5a0>)
 800286e:	7852      	ldrb	r2, [r2, #1]
 8002870:	4611      	mov	r1, r2
 8002872:	4a0e      	ldr	r2, [pc, #56]	; (80028ac <Control_Task+0x574>)
 8002874:	015b      	lsls	r3, r3, #5
 8002876:	4413      	add	r3, r2
 8002878:	440b      	add	r3, r1
 800287a:	3310      	adds	r3, #16
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	4b17      	ldr	r3, [pc, #92]	; (80028dc <Control_Task+0x5a4>)
 8002880:	705a      	strb	r2, [r3, #1]

		//a kocsi az egyik node-bl tmegy egy msikba-> az irnyok segtsgvel meghatrozzu az j orientationt
		if(bestNb[NEXT] <= NEIGHBOUR2) //ha balra/le kell majd mennnk a nextPosition -hz
 8002882:	4b15      	ldr	r3, [pc, #84]	; (80028d8 <Control_Task+0x5a0>)
 8002884:	785b      	ldrb	r3, [r3, #1]
 8002886:	2b01      	cmp	r3, #1
 8002888:	d833      	bhi.n	80028f2 <Control_Task+0x5ba>
		{
			if(dir[MY]==2)//s eddig jobbra/fel mentnk,
 800288a:	4b14      	ldr	r3, [pc, #80]	; (80028dc <Control_Task+0x5a4>)
 800288c:	781b      	ldrb	r3, [r3, #0]
 800288e:	2b02      	cmp	r3, #2
 8002890:	d12a      	bne.n	80028e8 <Control_Task+0x5b0>
				nextOri = !orientation;//akkor most orientcit kell vltanunk
 8002892:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <Control_Task+0x5a8>)
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b00      	cmp	r3, #0
 8002898:	bf0c      	ite	eq
 800289a:	2301      	moveq	r3, #1
 800289c:	2300      	movne	r3, #0
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b10      	ldr	r3, [pc, #64]	; (80028e4 <Control_Task+0x5ac>)
 80028a4:	701a      	strb	r2, [r3, #0]
 80028a6:	e037      	b.n	8002918 <Control_Task+0x5e0>
 80028a8:	200002b8 	.word	0x200002b8
 80028ac:	200002bc 	.word	0x200002bc
 80028b0:	200005fb 	.word	0x200005fb
 80028b4:	2000000c 	.word	0x2000000c
 80028b8:	200002ae 	.word	0x200002ae
 80028bc:	20000010 	.word	0x20000010
 80028c0:	c2c80000 	.word	0xc2c80000
 80028c4:	20000000 	.word	0x20000000
 80028c8:	20000604 	.word	0x20000604
 80028cc:	42a00000 	.word	0x42a00000
 80028d0:	42700000 	.word	0x42700000
 80028d4:	c3160000 	.word	0xc3160000
 80028d8:	200005e8 	.word	0x200005e8
 80028dc:	20000008 	.word	0x20000008
 80028e0:	200002a8 	.word	0x200002a8
 80028e4:	20000601 	.word	0x20000601
			else nextOri = orientation; //klnben nem kell
 80028e8:	4b2c      	ldr	r3, [pc, #176]	; (800299c <Control_Task+0x664>)
 80028ea:	781a      	ldrb	r2, [r3, #0]
 80028ec:	4b2c      	ldr	r3, [pc, #176]	; (80029a0 <Control_Task+0x668>)
 80028ee:	701a      	strb	r2, [r3, #0]
 80028f0:	e012      	b.n	8002918 <Control_Task+0x5e0>
		}
		else //ha jobbra kell majd mennnk
		{
			if(dir[MY]==1)//s eddig jobbra/fel mentnk,
 80028f2:	4b2c      	ldr	r3, [pc, #176]	; (80029a4 <Control_Task+0x66c>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d10a      	bne.n	8002910 <Control_Task+0x5d8>
				nextOri =! orientation;//akkor most irnyt kell vltanunk
 80028fa:	4b28      	ldr	r3, [pc, #160]	; (800299c <Control_Task+0x664>)
 80028fc:	781b      	ldrb	r3, [r3, #0]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	bf0c      	ite	eq
 8002902:	2301      	moveq	r3, #1
 8002904:	2300      	movne	r3, #0
 8002906:	b2db      	uxtb	r3, r3
 8002908:	461a      	mov	r2, r3
 800290a:	4b25      	ldr	r3, [pc, #148]	; (80029a0 <Control_Task+0x668>)
 800290c:	701a      	strb	r2, [r3, #0]
 800290e:	e003      	b.n	8002918 <Control_Task+0x5e0>
			else nextOri = orientation; //klnben nem kell
 8002910:	4b22      	ldr	r3, [pc, #136]	; (800299c <Control_Task+0x664>)
 8002912:	781a      	ldrb	r2, [r3, #0]
 8002914:	4b22      	ldr	r3, [pc, #136]	; (80029a0 <Control_Task+0x668>)
 8002916:	701a      	strb	r2, [r3, #0]
		}

		//path kivlaszts -> az orientcit mostmr tudjuk (tolats/elre), mr csak az svny kell kivkasztani, hogy a megfelel szomszdhoz jussunk

		if(bestNb[NEXT]==NEIGHBOUR1 || bestNb[NEXT]==NEIGHBOUR3)nextPath=LEFT;
 8002918:	4b23      	ldr	r3, [pc, #140]	; (80029a8 <Control_Task+0x670>)
 800291a:	785b      	ldrb	r3, [r3, #1]
 800291c:	2b00      	cmp	r3, #0
 800291e:	d003      	beq.n	8002928 <Control_Task+0x5f0>
 8002920:	4b21      	ldr	r3, [pc, #132]	; (80029a8 <Control_Task+0x670>)
 8002922:	785b      	ldrb	r3, [r3, #1]
 8002924:	2b02      	cmp	r3, #2
 8002926:	d103      	bne.n	8002930 <Control_Task+0x5f8>
 8002928:	4b20      	ldr	r3, [pc, #128]	; (80029ac <Control_Task+0x674>)
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]
 800292e:	e00a      	b.n	8002946 <Control_Task+0x60e>
		else if(bestNb[NEXT]==NEIGHBOUR2 || bestNb[NEXT]==NEIGHBOUR4)nextPath=RIGHT;
 8002930:	4b1d      	ldr	r3, [pc, #116]	; (80029a8 <Control_Task+0x670>)
 8002932:	785b      	ldrb	r3, [r3, #1]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d003      	beq.n	8002940 <Control_Task+0x608>
 8002938:	4b1b      	ldr	r3, [pc, #108]	; (80029a8 <Control_Task+0x670>)
 800293a:	785b      	ldrb	r3, [r3, #1]
 800293c:	2b03      	cmp	r3, #3
 800293e:	d102      	bne.n	8002946 <Control_Task+0x60e>
 8002940:	4b1a      	ldr	r3, [pc, #104]	; (80029ac <Control_Task+0x674>)
 8002942:	2202      	movs	r2, #2
 8002944:	701a      	strb	r2, [r3, #0]
		control_task_state=NEIGHBOUR1;
 8002946:	4b1a      	ldr	r3, [pc, #104]	; (80029b0 <Control_Task+0x678>)
 8002948:	2200      	movs	r2, #0
 800294a:	701a      	strb	r2, [r3, #0]
		return;
 800294c:	e022      	b.n	8002994 <Control_Task+0x65c>
	}

	/**************************************************************************************/

	/**********TKZSELKERLS VRAKOZSSAL (control_task_state=EVALUATE ->6.llapot)***********/
	else if(control_task_state==WAIT)
 800294e:	4b18      	ldr	r3, [pc, #96]	; (80029b0 <Control_Task+0x678>)
 8002950:	781b      	ldrb	r3, [r3, #0]
 8002952:	2b05      	cmp	r3, #5
 8002954:	d11d      	bne.n	8002992 <Control_Task+0x65a>
	{
		if(tick-t_stamp<4000)
 8002956:	4b17      	ldr	r3, [pc, #92]	; (80029b4 <Control_Task+0x67c>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	1ad3      	subs	r3, r2, r3
 800295e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8002962:	d206      	bcs.n	8002972 <Control_Task+0x63a>
		{
			v_control=STOP;
 8002964:	4b14      	ldr	r3, [pc, #80]	; (80029b8 <Control_Task+0x680>)
 8002966:	2200      	movs	r2, #0
 8002968:	701a      	strb	r2, [r3, #0]
			control_task_state=WAIT;
 800296a:	4b11      	ldr	r3, [pc, #68]	; (80029b0 <Control_Task+0x678>)
 800296c:	2205      	movs	r2, #5
 800296e:	701a      	strb	r2, [r3, #0]
			v_control=NORMAL_VEL;
			control_task_state=NEIGHBOUR1;
		}
	}
	/**************************************************************************************/
	return;
 8002970:	e00f      	b.n	8002992 <Control_Task+0x65a>
			LED_G(0);
 8002972:	2201      	movs	r2, #1
 8002974:	2102      	movs	r1, #2
 8002976:	4811      	ldr	r0, [pc, #68]	; (80029bc <Control_Task+0x684>)
 8002978:	f005 fb90 	bl	800809c <HAL_GPIO_WritePin>
			v_control=NORMAL_VEL;
 800297c:	4b0e      	ldr	r3, [pc, #56]	; (80029b8 <Control_Task+0x680>)
 800297e:	2202      	movs	r2, #2
 8002980:	701a      	strb	r2, [r3, #0]
			control_task_state=NEIGHBOUR1;
 8002982:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <Control_Task+0x678>)
 8002984:	2200      	movs	r2, #0
 8002986:	701a      	strb	r2, [r3, #0]
	return;
 8002988:	e003      	b.n	8002992 <Control_Task+0x65a>
	if(control_task_tick>tick)return;
 800298a:	bf00      	nop
 800298c:	e002      	b.n	8002994 <Control_Task+0x65c>
	if(mode!=SKILL)return;
 800298e:	bf00      	nop
 8002990:	e000      	b.n	8002994 <Control_Task+0x65c>
	return;
 8002992:	bf00      	nop
}
 8002994:	3720      	adds	r7, #32
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	200002a8 	.word	0x200002a8
 80029a0:	20000601 	.word	0x20000601
 80029a4:	20000008 	.word	0x20000008
 80029a8:	200005e8 	.word	0x200005e8
 80029ac:	20000600 	.word	0x20000600
 80029b0:	200005fb 	.word	0x200005fb
 80029b4:	200005fc 	.word	0x200005fc
 80029b8:	200002ad 	.word	0x200002ad
 80029bc:	40020400 	.word	0x40020400

080029c0 <Mode_Selector>:


void Mode_Selector(UART_HandleTypeDef *huart_debugg, UART_HandleTypeDef *huart_stm)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	b08e      	sub	sp, #56	; 0x38
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
 80029c8:	6039      	str	r1, [r7, #0]
	//Milyen mdban kell mkdni?
	uint8_t buffer[40];
	uint8_t tmp=*(__IO uint8_t *) FLASH_ADDRESS_MODESELECTOR; //FLASH-bl kiolvassuk, hogy milyen mdban vagyunk
 80029ca:	4b5f      	ldr	r3, [pc, #380]	; (8002b48 <Mode_Selector+0x188>)
 80029cc:	781b      	ldrb	r3, [r3, #0]
 80029ce:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(tmp==SKILL || tmp==FAST) mode = tmp;
 80029d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80029d6:	2b52      	cmp	r3, #82	; 0x52
 80029d8:	d003      	beq.n	80029e2 <Mode_Selector+0x22>
 80029da:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80029de:	2b3f      	cmp	r3, #63	; 0x3f
 80029e0:	d104      	bne.n	80029ec <Mode_Selector+0x2c>
 80029e2:	4a5a      	ldr	r2, [pc, #360]	; (8002b4c <Mode_Selector+0x18c>)
 80029e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80029e8:	7013      	strb	r3, [r2, #0]
 80029ea:	e022      	b.n	8002a32 <Mode_Selector+0x72>
	else
	{
		HAL_FLASH_Unlock();
 80029ec:	f004 fff0 	bl	80079d0 <HAL_FLASH_Unlock>
		HAL_Delay(50);
 80029f0:	2032      	movs	r0, #50	; 0x32
 80029f2:	f003 fcb9 	bl	8006368 <HAL_Delay>
		FLASH_Erase_Sector(7, FLASH_VOLTAGE_RANGE_3);
 80029f6:	2102      	movs	r1, #2
 80029f8:	2007      	movs	r0, #7
 80029fa:	f005 f95b 	bl	8007cb4 <FLASH_Erase_Sector>
		HAL_Delay(50);
 80029fe:	2032      	movs	r0, #50	; 0x32
 8002a00:	f003 fcb2 	bl	8006368 <HAL_Delay>
		HAL_FLASH_Lock();
 8002a04:	f005 f806 	bl	8007a14 <HAL_FLASH_Lock>
		HAL_FLASH_Unlock();
 8002a08:	f004 ffe2 	bl	80079d0 <HAL_FLASH_Unlock>
		HAL_Delay(50);
 8002a0c:	2032      	movs	r0, #50	; 0x32
 8002a0e:	f003 fcab 	bl	8006368 <HAL_Delay>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_ADDRESS_MODESELECTOR, SKILL); //ha eddig skill md volt akor msot gyors lesz
 8002a12:	f04f 0252 	mov.w	r2, #82	; 0x52
 8002a16:	f04f 0300 	mov.w	r3, #0
 8002a1a:	494b      	ldr	r1, [pc, #300]	; (8002b48 <Mode_Selector+0x188>)
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	f004 ff83 	bl	8007928 <HAL_FLASH_Program>
		HAL_Delay(50);
 8002a22:	2032      	movs	r0, #50	; 0x32
 8002a24:	f003 fca0 	bl	8006368 <HAL_Delay>
		HAL_FLASH_Lock();
 8002a28:	f004 fff4 	bl	8007a14 <HAL_FLASH_Lock>

		mode=SKILL;
 8002a2c:	4b47      	ldr	r3, [pc, #284]	; (8002b4c <Mode_Selector+0x18c>)
 8002a2e:	2252      	movs	r2, #82	; 0x52
 8002a30:	701a      	strb	r2, [r3, #0]
	}

	if(mode==SKILL)
 8002a32:	4b46      	ldr	r3, [pc, #280]	; (8002b4c <Mode_Selector+0x18c>)
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	2b52      	cmp	r3, #82	; 0x52
 8002a38:	d135      	bne.n	8002aa6 <Mode_Selector+0xe6>
	{
		buffer[0] = CMD_MODE_SKILL; //szlunk a g0-nak, hogy gyessgi mdban vagyunk
 8002a3a:	2352      	movs	r3, #82	; 0x52
 8002a3c:	733b      	strb	r3, [r7, #12]
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8002a3e:	f107 010c 	add.w	r1, r7, #12
 8002a42:	230a      	movs	r3, #10
 8002a44:	2201      	movs	r2, #1
 8002a46:	6838      	ldr	r0, [r7, #0]
 8002a48:	f008 f87b 	bl	800ab42 <HAL_UART_Transmit>
		HAL_Delay(10);
 8002a4c:	200a      	movs	r0, #10
 8002a4e:	f003 fc8b 	bl	8006368 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);//3 szr is szlunk neki, hogy tuti megkapja a mdvltsrl az zenetet
 8002a52:	f107 010c 	add.w	r1, r7, #12
 8002a56:	230a      	movs	r3, #10
 8002a58:	2201      	movs	r2, #1
 8002a5a:	6838      	ldr	r0, [r7, #0]
 8002a5c:	f008 f871 	bl	800ab42 <HAL_UART_Transmit>
		HAL_Delay(10);
 8002a60:	200a      	movs	r0, #10
 8002a62:	f003 fc81 	bl	8006368 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8002a66:	f107 010c 	add.w	r1, r7, #12
 8002a6a:	230a      	movs	r3, #10
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	6838      	ldr	r0, [r7, #0]
 8002a70:	f008 f867 	bl	800ab42 <HAL_UART_Transmit>

		sprintf((char*)buffer,"Skill mode!\n\r"); //Debugg uart-ra is kikldjk, hogy milyen mdban vagyunk
 8002a74:	f107 030c 	add.w	r3, r7, #12
 8002a78:	4935      	ldr	r1, [pc, #212]	; (8002b50 <Mode_Selector+0x190>)
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f009 fdca 	bl	800c614 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 8002a80:	f107 030c 	add.w	r3, r7, #12
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7fd fbc3 	bl	8000210 <strlen>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	f107 010c 	add.w	r1, r7, #12
 8002a92:	2364      	movs	r3, #100	; 0x64
 8002a94:	6878      	ldr	r0, [r7, #4]
 8002a96:	f008 f854 	bl	800ab42 <HAL_UART_Transmit>
		LED_NUCLEO(1); //A NUCLEO zld LED-je vilgt, ha gyesgi zemmdban vagyunk
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	2120      	movs	r1, #32
 8002a9e:	482d      	ldr	r0, [pc, #180]	; (8002b54 <Mode_Selector+0x194>)
 8002aa0:	f005 fafc 	bl	800809c <HAL_GPIO_WritePin>
	else
	{
		sprintf((char*)buffer,"Flash error! Press blue button!\n\r");
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
	}
}
 8002aa4:	e04c      	b.n	8002b40 <Mode_Selector+0x180>
	else if(mode==FAST)
 8002aa6:	4b29      	ldr	r3, [pc, #164]	; (8002b4c <Mode_Selector+0x18c>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b3f      	cmp	r3, #63	; 0x3f
 8002aac:	d135      	bne.n	8002b1a <Mode_Selector+0x15a>
		buffer[0] = CMD_MODE_FAST;
 8002aae:	233f      	movs	r3, #63	; 0x3f
 8002ab0:	733b      	strb	r3, [r7, #12]
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8002ab2:	f107 010c 	add.w	r1, r7, #12
 8002ab6:	230a      	movs	r3, #10
 8002ab8:	2201      	movs	r2, #1
 8002aba:	6838      	ldr	r0, [r7, #0]
 8002abc:	f008 f841 	bl	800ab42 <HAL_UART_Transmit>
		HAL_Delay(10);
 8002ac0:	200a      	movs	r0, #10
 8002ac2:	f003 fc51 	bl	8006368 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8002ac6:	f107 010c 	add.w	r1, r7, #12
 8002aca:	230a      	movs	r3, #10
 8002acc:	2201      	movs	r2, #1
 8002ace:	6838      	ldr	r0, [r7, #0]
 8002ad0:	f008 f837 	bl	800ab42 <HAL_UART_Transmit>
		HAL_Delay(10);
 8002ad4:	200a      	movs	r0, #10
 8002ad6:	f003 fc47 	bl	8006368 <HAL_Delay>
		HAL_UART_Transmit(huart_stm, buffer,1, 10);
 8002ada:	f107 010c 	add.w	r1, r7, #12
 8002ade:	230a      	movs	r3, #10
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	6838      	ldr	r0, [r7, #0]
 8002ae4:	f008 f82d 	bl	800ab42 <HAL_UART_Transmit>
		sprintf((char*)buffer,"Fast mode!\n\r");
 8002ae8:	f107 030c 	add.w	r3, r7, #12
 8002aec:	491a      	ldr	r1, [pc, #104]	; (8002b58 <Mode_Selector+0x198>)
 8002aee:	4618      	mov	r0, r3
 8002af0:	f009 fd90 	bl	800c614 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 8002af4:	f107 030c 	add.w	r3, r7, #12
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7fd fb89 	bl	8000210 <strlen>
 8002afe:	4603      	mov	r3, r0
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	f107 010c 	add.w	r1, r7, #12
 8002b06:	2364      	movs	r3, #100	; 0x64
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f008 f81a 	bl	800ab42 <HAL_UART_Transmit>
		LED_NUCLEO(0);
 8002b0e:	2200      	movs	r2, #0
 8002b10:	2120      	movs	r1, #32
 8002b12:	4810      	ldr	r0, [pc, #64]	; (8002b54 <Mode_Selector+0x194>)
 8002b14:	f005 fac2 	bl	800809c <HAL_GPIO_WritePin>
}
 8002b18:	e012      	b.n	8002b40 <Mode_Selector+0x180>
		sprintf((char*)buffer,"Flash error! Press blue button!\n\r");
 8002b1a:	f107 030c 	add.w	r3, r7, #12
 8002b1e:	490f      	ldr	r1, [pc, #60]	; (8002b5c <Mode_Selector+0x19c>)
 8002b20:	4618      	mov	r0, r3
 8002b22:	f009 fd77 	bl	800c614 <siprintf>
		HAL_UART_Transmit(huart_debugg, buffer, strlen((char*)buffer), 100);
 8002b26:	f107 030c 	add.w	r3, r7, #12
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fd fb70 	bl	8000210 <strlen>
 8002b30:	4603      	mov	r3, r0
 8002b32:	b29a      	uxth	r2, r3
 8002b34:	f107 010c 	add.w	r1, r7, #12
 8002b38:	2364      	movs	r3, #100	; 0x64
 8002b3a:	6878      	ldr	r0, [r7, #4]
 8002b3c:	f008 f801 	bl	800ab42 <HAL_UART_Transmit>
}
 8002b40:	bf00      	nop
 8002b42:	3738      	adds	r7, #56	; 0x38
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	08060000 	.word	0x08060000
 8002b4c:	2000029e 	.word	0x2000029e
 8002b50:	08010074 	.word	0x08010074
 8002b54:	40020000 	.word	0x40020000
 8002b58:	08010084 	.word	0x08010084
 8002b5c:	08010094 	.word	0x08010094

08002b60 <Wait_For_Start_Sigal>:
	HAL_UART_Transmit(huart_monitoring, data, 11, 4);
}


void Wait_For_Start_Sigal(UART_HandleTypeDef *huart_TB, UART_HandleTypeDef *huart_debugg)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
	uint8_t rcv[]={0};
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	723b      	strb	r3, [r7, #8]
	static uint8_t cnt=5;
	if(mode!=SKILL)return;
 8002b6e:	4b2f      	ldr	r3, [pc, #188]	; (8002c2c <Wait_For_Start_Sigal+0xcc>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	2b52      	cmp	r3, #82	; 0x52
 8002b74:	d156      	bne.n	8002c24 <Wait_For_Start_Sigal+0xc4>
	while(1)
	{
		//Bluetooth-on rkezika  start jel
		HAL_UART_Receive(huart_TB, rcv, 1, 7000);
 8002b76:	f107 0108 	add.w	r1, r7, #8
 8002b7a:	f641 3358 	movw	r3, #7000	; 0x1b58
 8002b7e:	2201      	movs	r2, #1
 8002b80:	6878      	ldr	r0, [r7, #4]
 8002b82:	f008 f870 	bl	800ac66 <HAL_UART_Receive>
		if(rcv[0]==cnt+0x30)
 8002b86:	7a3b      	ldrb	r3, [r7, #8]
 8002b88:	461a      	mov	r2, r3
 8002b8a:	4b29      	ldr	r3, [pc, #164]	; (8002c30 <Wait_For_Start_Sigal+0xd0>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	3330      	adds	r3, #48	; 0x30
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d11a      	bne.n	8002bca <Wait_For_Start_Sigal+0x6a>
		{
			if(cnt<4)
 8002b94:	4b26      	ldr	r3, [pc, #152]	; (8002c30 <Wait_For_Start_Sigal+0xd0>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	2b03      	cmp	r3, #3
 8002b9a:	d80c      	bhi.n	8002bb6 <Wait_For_Start_Sigal+0x56>
			{
				HAL_UART_Transmit(huart_debugg, rcv, 1, 2);
 8002b9c:	f107 0108 	add.w	r1, r7, #8
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	6838      	ldr	r0, [r7, #0]
 8002ba6:	f007 ffcc 	bl	800ab42 <HAL_UART_Transmit>
				HAL_UART_Transmit(huart_debugg, (uint8_t*)"\n\r", 2, 2);
 8002baa:	2302      	movs	r3, #2
 8002bac:	2202      	movs	r2, #2
 8002bae:	4921      	ldr	r1, [pc, #132]	; (8002c34 <Wait_For_Start_Sigal+0xd4>)
 8002bb0:	6838      	ldr	r0, [r7, #0]
 8002bb2:	f007 ffc6 	bl	800ab42 <HAL_UART_Transmit>
			}
			if(rcv[0]=='0')break;
 8002bb6:	7a3b      	ldrb	r3, [r7, #8]
 8002bb8:	2b30      	cmp	r3, #48	; 0x30
 8002bba:	d026      	beq.n	8002c0a <Wait_For_Start_Sigal+0xaa>
			cnt--;
 8002bbc:	4b1c      	ldr	r3, [pc, #112]	; (8002c30 <Wait_For_Start_Sigal+0xd0>)
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b2da      	uxtb	r2, r3
 8002bc4:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <Wait_For_Start_Sigal+0xd0>)
 8002bc6:	701a      	strb	r2, [r3, #0]
 8002bc8:	e002      	b.n	8002bd0 <Wait_For_Start_Sigal+0x70>
		}
		else cnt=5;
 8002bca:	4b19      	ldr	r3, [pc, #100]	; (8002c30 <Wait_For_Start_Sigal+0xd0>)
 8002bcc:	2205      	movs	r2, #5
 8002bce:	701a      	strb	r2, [r3, #0]

		//Kzi prbaindts
		if(B2)
 8002bd0:	2120      	movs	r1, #32
 8002bd2:	4819      	ldr	r0, [pc, #100]	; (8002c38 <Wait_For_Start_Sigal+0xd8>)
 8002bd4:	f005 fa4a 	bl	800806c <HAL_GPIO_ReadPin>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d0cb      	beq.n	8002b76 <Wait_For_Start_Sigal+0x16>
		{
			int i;
			for(i=0;i<10;i++)
 8002bde:	2300      	movs	r3, #0
 8002be0:	60fb      	str	r3, [r7, #12]
 8002be2:	e009      	b.n	8002bf8 <Wait_For_Start_Sigal+0x98>
			{
				LED_G_TOGGLE;
 8002be4:	2102      	movs	r1, #2
 8002be6:	4814      	ldr	r0, [pc, #80]	; (8002c38 <Wait_For_Start_Sigal+0xd8>)
 8002be8:	f005 fa71 	bl	80080ce <HAL_GPIO_TogglePin>
				Delay(200);
 8002bec:	20c8      	movs	r0, #200	; 0xc8
 8002bee:	f002 fd67 	bl	80056c0 <Delay>
			for(i=0;i<10;i++)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b09      	cmp	r3, #9
 8002bfc:	ddf2      	ble.n	8002be4 <Wait_For_Start_Sigal+0x84>
			}
			LED_G(0);
 8002bfe:	2201      	movs	r2, #1
 8002c00:	2102      	movs	r1, #2
 8002c02:	480d      	ldr	r0, [pc, #52]	; (8002c38 <Wait_For_Start_Sigal+0xd8>)
 8002c04:	f005 fa4a 	bl	800809c <HAL_GPIO_WritePin>
			break;//ha megnyomtuka 2-es gombot kiugrunk a while ciklusbl
 8002c08:	e000      	b.n	8002c0c <Wait_For_Start_Sigal+0xac>
			if(rcv[0]=='0')break;
 8002c0a:	bf00      	nop
		}

	}
	HAL_UART_Receive_IT(huart_TB, tb_msg, 6);
 8002c0c:	2206      	movs	r2, #6
 8002c0e:	490b      	ldr	r1, [pc, #44]	; (8002c3c <Wait_For_Start_Sigal+0xdc>)
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f008 f8ca 	bl	800adaa <HAL_UART_Receive_IT>
	HAL_UART_Transmit(huart_debugg, (uint8_t*)"START!\n\r",8, 3);
 8002c16:	2303      	movs	r3, #3
 8002c18:	2208      	movs	r2, #8
 8002c1a:	4909      	ldr	r1, [pc, #36]	; (8002c40 <Wait_For_Start_Sigal+0xe0>)
 8002c1c:	6838      	ldr	r0, [r7, #0]
 8002c1e:	f007 ff90 	bl	800ab42 <HAL_UART_Transmit>
 8002c22:	e000      	b.n	8002c26 <Wait_For_Start_Sigal+0xc6>
	if(mode!=SKILL)return;
 8002c24:	bf00      	nop
}
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	2000029e 	.word	0x2000029e
 8002c30:	20000014 	.word	0x20000014
 8002c34:	080100b8 	.word	0x080100b8
 8002c38:	40020400 	.word	0x40020400
 8002c3c:	200002b0 	.word	0x200002b0
 8002c40:	080100bc 	.word	0x080100bc

08002c44 <Uart_Receive_Thunderboard_ISR>:
void Uart_Receive_Thunderboard_ISR(UART_HandleTypeDef *huart_TB, UART_HandleTypeDef *huart_debugg)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
	static uint8_t sp[]={0};//slip protection
	static uint8_t cnt=0;
	if(tb_msg[0]>='A' && tb_msg[0]<='Z' && tb_msg[5]>='0' && tb_msg[5]<='9')
 8002c4e:	4b37      	ldr	r3, [pc, #220]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c50:	781b      	ldrb	r3, [r3, #0]
 8002c52:	2b40      	cmp	r3, #64	; 0x40
 8002c54:	d93d      	bls.n	8002cd2 <Uart_Receive_Thunderboard_ISR+0x8e>
 8002c56:	4b35      	ldr	r3, [pc, #212]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b5a      	cmp	r3, #90	; 0x5a
 8002c5c:	d839      	bhi.n	8002cd2 <Uart_Receive_Thunderboard_ISR+0x8e>
 8002c5e:	4b33      	ldr	r3, [pc, #204]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c60:	795b      	ldrb	r3, [r3, #5]
 8002c62:	2b2f      	cmp	r3, #47	; 0x2f
 8002c64:	d935      	bls.n	8002cd2 <Uart_Receive_Thunderboard_ISR+0x8e>
 8002c66:	4b31      	ldr	r3, [pc, #196]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c68:	795b      	ldrb	r3, [r3, #5]
 8002c6a:	2b39      	cmp	r3, #57	; 0x39
 8002c6c:	d831      	bhi.n	8002cd2 <Uart_Receive_Thunderboard_ISR+0x8e>
	{
		piratePos[0]=tb_msg[0];	piratePos[1]=tb_msg[1];	piratePos[2]=tb_msg[2];
 8002c6e:	4b2f      	ldr	r3, [pc, #188]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c70:	781a      	ldrb	r2, [r3, #0]
 8002c72:	4b2f      	ldr	r3, [pc, #188]	; (8002d30 <Uart_Receive_Thunderboard_ISR+0xec>)
 8002c74:	701a      	strb	r2, [r3, #0]
 8002c76:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c78:	785a      	ldrb	r2, [r3, #1]
 8002c7a:	4b2d      	ldr	r3, [pc, #180]	; (8002d30 <Uart_Receive_Thunderboard_ISR+0xec>)
 8002c7c:	705a      	strb	r2, [r3, #1]
 8002c7e:	4b2b      	ldr	r3, [pc, #172]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c80:	789a      	ldrb	r2, [r3, #2]
 8002c82:	4b2b      	ldr	r3, [pc, #172]	; (8002d30 <Uart_Receive_Thunderboard_ISR+0xec>)
 8002c84:	709a      	strb	r2, [r3, #2]
		piratePos[3]=100*(tb_msg[3]-0x30) + 10*(tb_msg[4]-0x30) + (tb_msg[5]-0x30);
 8002c86:	4b29      	ldr	r3, [pc, #164]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002c88:	78db      	ldrb	r3, [r3, #3]
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	0092      	lsls	r2, r2, #2
 8002c8e:	4413      	add	r3, r2
 8002c90:	461a      	mov	r2, r3
 8002c92:	0091      	lsls	r1, r2, #2
 8002c94:	461a      	mov	r2, r3
 8002c96:	460b      	mov	r3, r1
 8002c98:	4413      	add	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	b2da      	uxtb	r2, r3
 8002c9e:	4b23      	ldr	r3, [pc, #140]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002ca0:	791b      	ldrb	r3, [r3, #4]
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	0089      	lsls	r1, r1, #2
 8002ca6:	440b      	add	r3, r1
 8002ca8:	005b      	lsls	r3, r3, #1
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	4413      	add	r3, r2
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002cb2:	795b      	ldrb	r3, [r3, #5]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	b2db      	uxtb	r3, r3
 8002cb8:	3330      	adds	r3, #48	; 0x30
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	4b1c      	ldr	r3, [pc, #112]	; (8002d30 <Uart_Receive_Thunderboard_ISR+0xec>)
 8002cbe:	70da      	strb	r2, [r3, #3]
		thunderboardFlag=1;
 8002cc0:	4b1c      	ldr	r3, [pc, #112]	; (8002d34 <Uart_Receive_Thunderboard_ISR+0xf0>)
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(huart_TB, tb_msg, 6);
 8002cc6:	2206      	movs	r2, #6
 8002cc8:	4918      	ldr	r1, [pc, #96]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f008 f86d 	bl	800adaa <HAL_UART_Receive_IT>
#ifdef TB_DEBUGG
		HAL_UART_Transmit(huart_debugg, tb_msg, 6, 2);
		HAL_UART_Transmit(huart_debugg, (uint8_t*)"\n\r", 2, 2);
#endif
		return;
 8002cd0:	e029      	b.n	8002d26 <Uart_Receive_Thunderboard_ISR+0xe2>
	}
	//SLIP PROTECTION
	if(sp[0]>='0' && sp[0]<='9')cnt++;
 8002cd2:	4b19      	ldr	r3, [pc, #100]	; (8002d38 <Uart_Receive_Thunderboard_ISR+0xf4>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b2f      	cmp	r3, #47	; 0x2f
 8002cd8:	d90a      	bls.n	8002cf0 <Uart_Receive_Thunderboard_ISR+0xac>
 8002cda:	4b17      	ldr	r3, [pc, #92]	; (8002d38 <Uart_Receive_Thunderboard_ISR+0xf4>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
 8002cde:	2b39      	cmp	r3, #57	; 0x39
 8002ce0:	d806      	bhi.n	8002cf0 <Uart_Receive_Thunderboard_ISR+0xac>
 8002ce2:	4b16      	ldr	r3, [pc, #88]	; (8002d3c <Uart_Receive_Thunderboard_ISR+0xf8>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	b2da      	uxtb	r2, r3
 8002cea:	4b14      	ldr	r3, [pc, #80]	; (8002d3c <Uart_Receive_Thunderboard_ISR+0xf8>)
 8002cec:	701a      	strb	r2, [r3, #0]
 8002cee:	e002      	b.n	8002cf6 <Uart_Receive_Thunderboard_ISR+0xb2>
	else cnt=0;
 8002cf0:	4b12      	ldr	r3, [pc, #72]	; (8002d3c <Uart_Receive_Thunderboard_ISR+0xf8>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	701a      	strb	r2, [r3, #0]

	if(cnt<3) //3 darab ASCI szmnak ssze kell gylnie egyms utn
 8002cf6:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <Uart_Receive_Thunderboard_ISR+0xf8>)
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d805      	bhi.n	8002d0a <Uart_Receive_Thunderboard_ISR+0xc6>
	{
		HAL_UART_Receive_IT(huart_TB, sp, 1);//amig ez nincs meg addig cask egyesvel olvasunk
 8002cfe:	2201      	movs	r2, #1
 8002d00:	490d      	ldr	r1, [pc, #52]	; (8002d38 <Uart_Receive_Thunderboard_ISR+0xf4>)
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f008 f851 	bl	800adaa <HAL_UART_Receive_IT>
 8002d08:	e00d      	b.n	8002d26 <Uart_Receive_Thunderboard_ISR+0xe2>
	}
	else//ha megvan megint 6-ossval olvasunk
	{
		sp[0]=0;
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <Uart_Receive_Thunderboard_ISR+0xf4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	701a      	strb	r2, [r3, #0]
		cnt=0;
 8002d10:	4b0a      	ldr	r3, [pc, #40]	; (8002d3c <Uart_Receive_Thunderboard_ISR+0xf8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(huart_TB, tb_msg, 6);
 8002d16:	2206      	movs	r2, #6
 8002d18:	4904      	ldr	r1, [pc, #16]	; (8002d2c <Uart_Receive_Thunderboard_ISR+0xe8>)
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f008 f845 	bl	800adaa <HAL_UART_Receive_IT>
		thunderboardFlag=1;
 8002d20:	4b04      	ldr	r3, [pc, #16]	; (8002d34 <Uart_Receive_Thunderboard_ISR+0xf0>)
 8002d22:	2201      	movs	r2, #1
 8002d24:	701a      	strb	r2, [r3, #0]
	}

}
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	200002b0 	.word	0x200002b0
 8002d30:	200002b8 	.word	0x200002b8
 8002d34:	200002ae 	.word	0x200002ae
 8002d38:	20000614 	.word	0x20000614
 8002d3c:	20000615 	.word	0x20000615

08002d40 <Lane_Change_Init>:


void Lane_Change_Init(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
	N('A').worth = N('B').worth = N('C').worth = N('Y').worth = 0;
 8002d44:	4b43      	ldr	r3, [pc, #268]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
 8002d4c:	4b41      	ldr	r3, [pc, #260]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d4e:	f8d3 3304 	ldr.w	r3, [r3, #772]	; 0x304
 8002d52:	4a40      	ldr	r2, [pc, #256]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d54:	6453      	str	r3, [r2, #68]	; 0x44
 8002d56:	4b3f      	ldr	r3, [pc, #252]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5a:	4a3e      	ldr	r2, [pc, #248]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d5c:	6253      	str	r3, [r2, #36]	; 0x24
 8002d5e:	4b3d      	ldr	r3, [pc, #244]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d62:	4a3c      	ldr	r2, [pc, #240]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d64:	6053      	str	r3, [r2, #4]
	N('D').worth = N('E').worth=1;
 8002d66:	4b3b      	ldr	r3, [pc, #236]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d68:	2201      	movs	r2, #1
 8002d6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8002d6e:	4b39      	ldr	r3, [pc, #228]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d74:	4a37      	ldr	r2, [pc, #220]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d76:	6653      	str	r3, [r2, #100]	; 0x64
	N('F').worth = N('G').worth = N('W').worth = N('X').worth = 2;
 8002d78:	4b36      	ldr	r3, [pc, #216]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	f8c3 22e4 	str.w	r2, [r3, #740]	; 0x2e4
 8002d80:	4b34      	ldr	r3, [pc, #208]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d82:	f8d3 32e4 	ldr.w	r3, [r3, #740]	; 0x2e4
 8002d86:	4a33      	ldr	r2, [pc, #204]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d88:	f8c2 32c4 	str.w	r3, [r2, #708]	; 0x2c4
 8002d8c:	4b31      	ldr	r3, [pc, #196]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d8e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8002d92:	4a30      	ldr	r2, [pc, #192]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d94:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002d98:	4b2e      	ldr	r3, [pc, #184]	; (8002e54 <Lane_Change_Init+0x114>)
 8002d9a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d9e:	4a2d      	ldr	r2, [pc, #180]	; (8002e54 <Lane_Change_Init+0x114>)
 8002da0:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	N('H').worth = N('I').worth = N('J').worth = N('M').worth = N('P').worth = N('T').worth = N('V').worth = N('U').worth = 4;
 8002da4:	4b2b      	ldr	r3, [pc, #172]	; (8002e54 <Lane_Change_Init+0x114>)
 8002da6:	2204      	movs	r2, #4
 8002da8:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
 8002dac:	4b29      	ldr	r3, [pc, #164]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dae:	f8d3 3284 	ldr.w	r3, [r3, #644]	; 0x284
 8002db2:	4a28      	ldr	r2, [pc, #160]	; (8002e54 <Lane_Change_Init+0x114>)
 8002db4:	f8c2 32a4 	str.w	r3, [r2, #676]	; 0x2a4
 8002db8:	4b26      	ldr	r3, [pc, #152]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8002dbe:	4a25      	ldr	r2, [pc, #148]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dc0:	f8c2 3264 	str.w	r3, [r2, #612]	; 0x264
 8002dc4:	4b23      	ldr	r3, [pc, #140]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dc6:	f8d3 3264 	ldr.w	r3, [r3, #612]	; 0x264
 8002dca:	4a22      	ldr	r2, [pc, #136]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dcc:	f8c2 31e4 	str.w	r3, [r2, #484]	; 0x1e4
 8002dd0:	4b20      	ldr	r3, [pc, #128]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dd2:	f8d3 31e4 	ldr.w	r3, [r3, #484]	; 0x1e4
 8002dd6:	4a1f      	ldr	r2, [pc, #124]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dd8:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
 8002ddc:	4b1d      	ldr	r3, [pc, #116]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dde:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8002de2:	4a1c      	ldr	r2, [pc, #112]	; (8002e54 <Lane_Change_Init+0x114>)
 8002de4:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
 8002de8:	4b1a      	ldr	r3, [pc, #104]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dea:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8002dee:	4a19      	ldr	r2, [pc, #100]	; (8002e54 <Lane_Change_Init+0x114>)
 8002df0:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8002df4:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <Lane_Change_Init+0x114>)
 8002df6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002dfa:	4a16      	ldr	r2, [pc, #88]	; (8002e54 <Lane_Change_Init+0x114>)
 8002dfc:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
	N('L').worth = N('K').worth = N('O').worth = N('R').worth = N('S').worth = 8;
 8002e00:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e02:	2208      	movs	r2, #8
 8002e04:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e0a:	f8d3 3244 	ldr.w	r3, [r3, #580]	; 0x244
 8002e0e:	4a11      	ldr	r2, [pc, #68]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e10:	f8c2 3224 	str.w	r3, [r2, #548]	; 0x224
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e16:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8002e1a:	4a0e      	ldr	r2, [pc, #56]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e1c:	f8c2 31c4 	str.w	r3, [r2, #452]	; 0x1c4
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e22:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 8002e26:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e28:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144
 8002e2c:	4b09      	ldr	r3, [pc, #36]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e2e:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8002e32:	4a08      	ldr	r2, [pc, #32]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e34:	f8c2 3164 	str.w	r3, [r2, #356]	; 0x164
	N('Q').worth = 16;
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e3a:	2210      	movs	r2, #16
 8002e3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	N('N').worth = 32;
 8002e40:	4b04      	ldr	r3, [pc, #16]	; (8002e54 <Lane_Change_Init+0x114>)
 8002e42:	2220      	movs	r2, #32
 8002e44:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
}
 8002e48:	bf00      	nop
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr
 8002e52:	bf00      	nop
 8002e54:	200002bc 	.word	0x200002bc

08002e58 <Cross_Collision>:

uint8_t Cross_Collision(uint8_t myPos, uint8_t nextPos)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b083      	sub	sp, #12
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	460a      	mov	r2, r1
 8002e62:	71fb      	strb	r3, [r7, #7]
 8002e64:	4613      	mov	r3, r2
 8002e66:	71bb      	strb	r3, [r7, #6]
	/********************************FI, HG keresztezds**********************/
	if((myPos=='F' && nextPos=='I') || (myPos=='I' && nextPos=='F'))
 8002e68:	79fb      	ldrb	r3, [r7, #7]
 8002e6a:	2b46      	cmp	r3, #70	; 0x46
 8002e6c:	d102      	bne.n	8002e74 <Cross_Collision+0x1c>
 8002e6e:	79bb      	ldrb	r3, [r7, #6]
 8002e70:	2b49      	cmp	r3, #73	; 0x49
 8002e72:	d005      	beq.n	8002e80 <Cross_Collision+0x28>
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	2b49      	cmp	r3, #73	; 0x49
 8002e78:	d132      	bne.n	8002ee0 <Cross_Collision+0x88>
 8002e7a:	79bb      	ldrb	r3, [r7, #6]
 8002e7c:	2b46      	cmp	r3, #70	; 0x46
 8002e7e:	d12f      	bne.n	8002ee0 <Cross_Collision+0x88>
	{
		if((piratePos[0]=='G' && piratePos[1]=='H') || (piratePos[0]=='H' && piratePos[1]=='G')){ if(piratePos[3]<60) return 1;}
 8002e80:	4b7e      	ldr	r3, [pc, #504]	; (800307c <Cross_Collision+0x224>)
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b47      	cmp	r3, #71	; 0x47
 8002e86:	d103      	bne.n	8002e90 <Cross_Collision+0x38>
 8002e88:	4b7c      	ldr	r3, [pc, #496]	; (800307c <Cross_Collision+0x224>)
 8002e8a:	785b      	ldrb	r3, [r3, #1]
 8002e8c:	2b48      	cmp	r3, #72	; 0x48
 8002e8e:	d007      	beq.n	8002ea0 <Cross_Collision+0x48>
 8002e90:	4b7a      	ldr	r3, [pc, #488]	; (800307c <Cross_Collision+0x224>)
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	2b48      	cmp	r3, #72	; 0x48
 8002e96:	d109      	bne.n	8002eac <Cross_Collision+0x54>
 8002e98:	4b78      	ldr	r3, [pc, #480]	; (800307c <Cross_Collision+0x224>)
 8002e9a:	785b      	ldrb	r3, [r3, #1]
 8002e9c:	2b47      	cmp	r3, #71	; 0x47
 8002e9e:	d105      	bne.n	8002eac <Cross_Collision+0x54>
 8002ea0:	4b76      	ldr	r3, [pc, #472]	; (800307c <Cross_Collision+0x224>)
 8002ea2:	78db      	ldrb	r3, [r3, #3]
 8002ea4:	2b3b      	cmp	r3, #59	; 0x3b
 8002ea6:	d81a      	bhi.n	8002ede <Cross_Collision+0x86>
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	e111      	b.n	80030d0 <Cross_Collision+0x278>
		else if((piratePos[1]=='G' && piratePos[2]=='H') || (piratePos[1]=='H' && piratePos[2]=='G')){ if(piratePos[3]>50) return 1;}
 8002eac:	4b73      	ldr	r3, [pc, #460]	; (800307c <Cross_Collision+0x224>)
 8002eae:	785b      	ldrb	r3, [r3, #1]
 8002eb0:	2b47      	cmp	r3, #71	; 0x47
 8002eb2:	d103      	bne.n	8002ebc <Cross_Collision+0x64>
 8002eb4:	4b71      	ldr	r3, [pc, #452]	; (800307c <Cross_Collision+0x224>)
 8002eb6:	789b      	ldrb	r3, [r3, #2]
 8002eb8:	2b48      	cmp	r3, #72	; 0x48
 8002eba:	d009      	beq.n	8002ed0 <Cross_Collision+0x78>
 8002ebc:	4b6f      	ldr	r3, [pc, #444]	; (800307c <Cross_Collision+0x224>)
 8002ebe:	785b      	ldrb	r3, [r3, #1]
 8002ec0:	2b48      	cmp	r3, #72	; 0x48
 8002ec2:	f040 80fb 	bne.w	80030bc <Cross_Collision+0x264>
 8002ec6:	4b6d      	ldr	r3, [pc, #436]	; (800307c <Cross_Collision+0x224>)
 8002ec8:	789b      	ldrb	r3, [r3, #2]
 8002eca:	2b47      	cmp	r3, #71	; 0x47
 8002ecc:	f040 80f6 	bne.w	80030bc <Cross_Collision+0x264>
 8002ed0:	4b6a      	ldr	r3, [pc, #424]	; (800307c <Cross_Collision+0x224>)
 8002ed2:	78db      	ldrb	r3, [r3, #3]
 8002ed4:	2b32      	cmp	r3, #50	; 0x32
 8002ed6:	f240 80f1 	bls.w	80030bc <Cross_Collision+0x264>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e0f8      	b.n	80030d0 <Cross_Collision+0x278>
		if((piratePos[0]=='G' && piratePos[1]=='H') || (piratePos[0]=='H' && piratePos[1]=='G')){ if(piratePos[3]<60) return 1;}
 8002ede:	e0ed      	b.n	80030bc <Cross_Collision+0x264>
	}
	else if((myPos=='G' && nextPos=='H') || (myPos=='H' && nextPos=='G'))
 8002ee0:	79fb      	ldrb	r3, [r7, #7]
 8002ee2:	2b47      	cmp	r3, #71	; 0x47
 8002ee4:	d102      	bne.n	8002eec <Cross_Collision+0x94>
 8002ee6:	79bb      	ldrb	r3, [r7, #6]
 8002ee8:	2b48      	cmp	r3, #72	; 0x48
 8002eea:	d005      	beq.n	8002ef8 <Cross_Collision+0xa0>
 8002eec:	79fb      	ldrb	r3, [r7, #7]
 8002eee:	2b48      	cmp	r3, #72	; 0x48
 8002ef0:	d132      	bne.n	8002f58 <Cross_Collision+0x100>
 8002ef2:	79bb      	ldrb	r3, [r7, #6]
 8002ef4:	2b47      	cmp	r3, #71	; 0x47
 8002ef6:	d12f      	bne.n	8002f58 <Cross_Collision+0x100>
	{
		if((piratePos[0]=='F' && piratePos[1]=='I') || (piratePos[0]=='I' && piratePos[1]=='F')){ if(piratePos[3]<60) return 1;}
 8002ef8:	4b60      	ldr	r3, [pc, #384]	; (800307c <Cross_Collision+0x224>)
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	2b46      	cmp	r3, #70	; 0x46
 8002efe:	d103      	bne.n	8002f08 <Cross_Collision+0xb0>
 8002f00:	4b5e      	ldr	r3, [pc, #376]	; (800307c <Cross_Collision+0x224>)
 8002f02:	785b      	ldrb	r3, [r3, #1]
 8002f04:	2b49      	cmp	r3, #73	; 0x49
 8002f06:	d007      	beq.n	8002f18 <Cross_Collision+0xc0>
 8002f08:	4b5c      	ldr	r3, [pc, #368]	; (800307c <Cross_Collision+0x224>)
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2b49      	cmp	r3, #73	; 0x49
 8002f0e:	d109      	bne.n	8002f24 <Cross_Collision+0xcc>
 8002f10:	4b5a      	ldr	r3, [pc, #360]	; (800307c <Cross_Collision+0x224>)
 8002f12:	785b      	ldrb	r3, [r3, #1]
 8002f14:	2b46      	cmp	r3, #70	; 0x46
 8002f16:	d105      	bne.n	8002f24 <Cross_Collision+0xcc>
 8002f18:	4b58      	ldr	r3, [pc, #352]	; (800307c <Cross_Collision+0x224>)
 8002f1a:	78db      	ldrb	r3, [r3, #3]
 8002f1c:	2b3b      	cmp	r3, #59	; 0x3b
 8002f1e:	d81a      	bhi.n	8002f56 <Cross_Collision+0xfe>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e0d5      	b.n	80030d0 <Cross_Collision+0x278>
		else if((piratePos[1]=='F' && piratePos[2]=='I') || (piratePos[1]=='I' && piratePos[2]=='F')){ if(piratePos[3]>50) return 1;}
 8002f24:	4b55      	ldr	r3, [pc, #340]	; (800307c <Cross_Collision+0x224>)
 8002f26:	785b      	ldrb	r3, [r3, #1]
 8002f28:	2b46      	cmp	r3, #70	; 0x46
 8002f2a:	d103      	bne.n	8002f34 <Cross_Collision+0xdc>
 8002f2c:	4b53      	ldr	r3, [pc, #332]	; (800307c <Cross_Collision+0x224>)
 8002f2e:	789b      	ldrb	r3, [r3, #2]
 8002f30:	2b49      	cmp	r3, #73	; 0x49
 8002f32:	d009      	beq.n	8002f48 <Cross_Collision+0xf0>
 8002f34:	4b51      	ldr	r3, [pc, #324]	; (800307c <Cross_Collision+0x224>)
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	2b49      	cmp	r3, #73	; 0x49
 8002f3a:	f040 80c1 	bne.w	80030c0 <Cross_Collision+0x268>
 8002f3e:	4b4f      	ldr	r3, [pc, #316]	; (800307c <Cross_Collision+0x224>)
 8002f40:	789b      	ldrb	r3, [r3, #2]
 8002f42:	2b46      	cmp	r3, #70	; 0x46
 8002f44:	f040 80bc 	bne.w	80030c0 <Cross_Collision+0x268>
 8002f48:	4b4c      	ldr	r3, [pc, #304]	; (800307c <Cross_Collision+0x224>)
 8002f4a:	78db      	ldrb	r3, [r3, #3]
 8002f4c:	2b32      	cmp	r3, #50	; 0x32
 8002f4e:	f240 80b7 	bls.w	80030c0 <Cross_Collision+0x268>
 8002f52:	2301      	movs	r3, #1
 8002f54:	e0bc      	b.n	80030d0 <Cross_Collision+0x278>
		if((piratePos[0]=='F' && piratePos[1]=='I') || (piratePos[0]=='I' && piratePos[1]=='F')){ if(piratePos[3]<60) return 1;}
 8002f56:	e0b3      	b.n	80030c0 <Cross_Collision+0x268>
	}
	/**************************************************************************/


	/********************************KN, LM keresztezds**********************/
	else if((myPos=='K' && nextPos=='N') || (myPos=='N' && nextPos=='K'))
 8002f58:	79fb      	ldrb	r3, [r7, #7]
 8002f5a:	2b4b      	cmp	r3, #75	; 0x4b
 8002f5c:	d102      	bne.n	8002f64 <Cross_Collision+0x10c>
 8002f5e:	79bb      	ldrb	r3, [r7, #6]
 8002f60:	2b4e      	cmp	r3, #78	; 0x4e
 8002f62:	d005      	beq.n	8002f70 <Cross_Collision+0x118>
 8002f64:	79fb      	ldrb	r3, [r7, #7]
 8002f66:	2b4e      	cmp	r3, #78	; 0x4e
 8002f68:	d131      	bne.n	8002fce <Cross_Collision+0x176>
 8002f6a:	79bb      	ldrb	r3, [r7, #6]
 8002f6c:	2b4b      	cmp	r3, #75	; 0x4b
 8002f6e:	d12e      	bne.n	8002fce <Cross_Collision+0x176>
	{
		if((piratePos[0]=='L' && piratePos[1]=='M') || (piratePos[0]=='M' && piratePos[1]=='L')){ if(piratePos[3]<60) return 1;}
 8002f70:	4b42      	ldr	r3, [pc, #264]	; (800307c <Cross_Collision+0x224>)
 8002f72:	781b      	ldrb	r3, [r3, #0]
 8002f74:	2b4c      	cmp	r3, #76	; 0x4c
 8002f76:	d103      	bne.n	8002f80 <Cross_Collision+0x128>
 8002f78:	4b40      	ldr	r3, [pc, #256]	; (800307c <Cross_Collision+0x224>)
 8002f7a:	785b      	ldrb	r3, [r3, #1]
 8002f7c:	2b4d      	cmp	r3, #77	; 0x4d
 8002f7e:	d007      	beq.n	8002f90 <Cross_Collision+0x138>
 8002f80:	4b3e      	ldr	r3, [pc, #248]	; (800307c <Cross_Collision+0x224>)
 8002f82:	781b      	ldrb	r3, [r3, #0]
 8002f84:	2b4d      	cmp	r3, #77	; 0x4d
 8002f86:	d109      	bne.n	8002f9c <Cross_Collision+0x144>
 8002f88:	4b3c      	ldr	r3, [pc, #240]	; (800307c <Cross_Collision+0x224>)
 8002f8a:	785b      	ldrb	r3, [r3, #1]
 8002f8c:	2b4c      	cmp	r3, #76	; 0x4c
 8002f8e:	d105      	bne.n	8002f9c <Cross_Collision+0x144>
 8002f90:	4b3a      	ldr	r3, [pc, #232]	; (800307c <Cross_Collision+0x224>)
 8002f92:	78db      	ldrb	r3, [r3, #3]
 8002f94:	2b3b      	cmp	r3, #59	; 0x3b
 8002f96:	d819      	bhi.n	8002fcc <Cross_Collision+0x174>
 8002f98:	2301      	movs	r3, #1
 8002f9a:	e099      	b.n	80030d0 <Cross_Collision+0x278>
		else if((piratePos[1]=='L' && piratePos[2]=='M') || (piratePos[1]=='M' && piratePos[2]=='L')){ if(piratePos[3]>50) return 1;}
 8002f9c:	4b37      	ldr	r3, [pc, #220]	; (800307c <Cross_Collision+0x224>)
 8002f9e:	785b      	ldrb	r3, [r3, #1]
 8002fa0:	2b4c      	cmp	r3, #76	; 0x4c
 8002fa2:	d103      	bne.n	8002fac <Cross_Collision+0x154>
 8002fa4:	4b35      	ldr	r3, [pc, #212]	; (800307c <Cross_Collision+0x224>)
 8002fa6:	789b      	ldrb	r3, [r3, #2]
 8002fa8:	2b4d      	cmp	r3, #77	; 0x4d
 8002faa:	d009      	beq.n	8002fc0 <Cross_Collision+0x168>
 8002fac:	4b33      	ldr	r3, [pc, #204]	; (800307c <Cross_Collision+0x224>)
 8002fae:	785b      	ldrb	r3, [r3, #1]
 8002fb0:	2b4d      	cmp	r3, #77	; 0x4d
 8002fb2:	f040 8087 	bne.w	80030c4 <Cross_Collision+0x26c>
 8002fb6:	4b31      	ldr	r3, [pc, #196]	; (800307c <Cross_Collision+0x224>)
 8002fb8:	789b      	ldrb	r3, [r3, #2]
 8002fba:	2b4c      	cmp	r3, #76	; 0x4c
 8002fbc:	f040 8082 	bne.w	80030c4 <Cross_Collision+0x26c>
 8002fc0:	4b2e      	ldr	r3, [pc, #184]	; (800307c <Cross_Collision+0x224>)
 8002fc2:	78db      	ldrb	r3, [r3, #3]
 8002fc4:	2b32      	cmp	r3, #50	; 0x32
 8002fc6:	d97d      	bls.n	80030c4 <Cross_Collision+0x26c>
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e081      	b.n	80030d0 <Cross_Collision+0x278>
		if((piratePos[0]=='L' && piratePos[1]=='M') || (piratePos[0]=='M' && piratePos[1]=='L')){ if(piratePos[3]<60) return 1;}
 8002fcc:	e07a      	b.n	80030c4 <Cross_Collision+0x26c>
	}
	else if((myPos=='L' && nextPos=='M') || (myPos=='M' && nextPos=='L'))
 8002fce:	79fb      	ldrb	r3, [r7, #7]
 8002fd0:	2b4c      	cmp	r3, #76	; 0x4c
 8002fd2:	d102      	bne.n	8002fda <Cross_Collision+0x182>
 8002fd4:	79bb      	ldrb	r3, [r7, #6]
 8002fd6:	2b4d      	cmp	r3, #77	; 0x4d
 8002fd8:	d005      	beq.n	8002fe6 <Cross_Collision+0x18e>
 8002fda:	79fb      	ldrb	r3, [r7, #7]
 8002fdc:	2b4d      	cmp	r3, #77	; 0x4d
 8002fde:	d12f      	bne.n	8003040 <Cross_Collision+0x1e8>
 8002fe0:	79bb      	ldrb	r3, [r7, #6]
 8002fe2:	2b4c      	cmp	r3, #76	; 0x4c
 8002fe4:	d12c      	bne.n	8003040 <Cross_Collision+0x1e8>
	{
		if((piratePos[0]=='K' && piratePos[1]=='N') || (piratePos[0]=='N' && piratePos[1]=='K')){ if(piratePos[3]<60) return 1;}
 8002fe6:	4b25      	ldr	r3, [pc, #148]	; (800307c <Cross_Collision+0x224>)
 8002fe8:	781b      	ldrb	r3, [r3, #0]
 8002fea:	2b4b      	cmp	r3, #75	; 0x4b
 8002fec:	d103      	bne.n	8002ff6 <Cross_Collision+0x19e>
 8002fee:	4b23      	ldr	r3, [pc, #140]	; (800307c <Cross_Collision+0x224>)
 8002ff0:	785b      	ldrb	r3, [r3, #1]
 8002ff2:	2b4e      	cmp	r3, #78	; 0x4e
 8002ff4:	d007      	beq.n	8003006 <Cross_Collision+0x1ae>
 8002ff6:	4b21      	ldr	r3, [pc, #132]	; (800307c <Cross_Collision+0x224>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b4e      	cmp	r3, #78	; 0x4e
 8002ffc:	d109      	bne.n	8003012 <Cross_Collision+0x1ba>
 8002ffe:	4b1f      	ldr	r3, [pc, #124]	; (800307c <Cross_Collision+0x224>)
 8003000:	785b      	ldrb	r3, [r3, #1]
 8003002:	2b4b      	cmp	r3, #75	; 0x4b
 8003004:	d105      	bne.n	8003012 <Cross_Collision+0x1ba>
 8003006:	4b1d      	ldr	r3, [pc, #116]	; (800307c <Cross_Collision+0x224>)
 8003008:	78db      	ldrb	r3, [r3, #3]
 800300a:	2b3b      	cmp	r3, #59	; 0x3b
 800300c:	d817      	bhi.n	800303e <Cross_Collision+0x1e6>
 800300e:	2301      	movs	r3, #1
 8003010:	e05e      	b.n	80030d0 <Cross_Collision+0x278>
		else if((piratePos[1]=='K' && piratePos[2]=='N') || (piratePos[1]=='N' && piratePos[12]=='K')){ if(piratePos[3]>50) return 1;}
 8003012:	4b1a      	ldr	r3, [pc, #104]	; (800307c <Cross_Collision+0x224>)
 8003014:	785b      	ldrb	r3, [r3, #1]
 8003016:	2b4b      	cmp	r3, #75	; 0x4b
 8003018:	d103      	bne.n	8003022 <Cross_Collision+0x1ca>
 800301a:	4b18      	ldr	r3, [pc, #96]	; (800307c <Cross_Collision+0x224>)
 800301c:	789b      	ldrb	r3, [r3, #2]
 800301e:	2b4e      	cmp	r3, #78	; 0x4e
 8003020:	d007      	beq.n	8003032 <Cross_Collision+0x1da>
 8003022:	4b16      	ldr	r3, [pc, #88]	; (800307c <Cross_Collision+0x224>)
 8003024:	785b      	ldrb	r3, [r3, #1]
 8003026:	2b4e      	cmp	r3, #78	; 0x4e
 8003028:	d14e      	bne.n	80030c8 <Cross_Collision+0x270>
 800302a:	4b14      	ldr	r3, [pc, #80]	; (800307c <Cross_Collision+0x224>)
 800302c:	7b1b      	ldrb	r3, [r3, #12]
 800302e:	2b4b      	cmp	r3, #75	; 0x4b
 8003030:	d14a      	bne.n	80030c8 <Cross_Collision+0x270>
 8003032:	4b12      	ldr	r3, [pc, #72]	; (800307c <Cross_Collision+0x224>)
 8003034:	78db      	ldrb	r3, [r3, #3]
 8003036:	2b32      	cmp	r3, #50	; 0x32
 8003038:	d946      	bls.n	80030c8 <Cross_Collision+0x270>
 800303a:	2301      	movs	r3, #1
 800303c:	e048      	b.n	80030d0 <Cross_Collision+0x278>
		if((piratePos[0]=='K' && piratePos[1]=='N') || (piratePos[0]=='N' && piratePos[1]=='K')){ if(piratePos[3]<60) return 1;}
 800303e:	e043      	b.n	80030c8 <Cross_Collision+0x270>
	}
	/**************************************************************************/


	/********************************PS, QR keresztezds**********************/
	else if((myPos=='P' && nextPos=='S') || (myPos=='S' && nextPos=='P'))
 8003040:	79fb      	ldrb	r3, [r7, #7]
 8003042:	2b50      	cmp	r3, #80	; 0x50
 8003044:	d102      	bne.n	800304c <Cross_Collision+0x1f4>
 8003046:	79bb      	ldrb	r3, [r7, #6]
 8003048:	2b53      	cmp	r3, #83	; 0x53
 800304a:	d005      	beq.n	8003058 <Cross_Collision+0x200>
 800304c:	79fb      	ldrb	r3, [r7, #7]
 800304e:	2b53      	cmp	r3, #83	; 0x53
 8003050:	d116      	bne.n	8003080 <Cross_Collision+0x228>
 8003052:	79bb      	ldrb	r3, [r7, #6]
 8003054:	2b50      	cmp	r3, #80	; 0x50
 8003056:	d113      	bne.n	8003080 <Cross_Collision+0x228>
	{
		if((piratePos[0]=='Q' && piratePos[1]=='R') || (piratePos[0]=='R' && piratePos[1]=='Q')) return 1;
 8003058:	4b08      	ldr	r3, [pc, #32]	; (800307c <Cross_Collision+0x224>)
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b51      	cmp	r3, #81	; 0x51
 800305e:	d103      	bne.n	8003068 <Cross_Collision+0x210>
 8003060:	4b06      	ldr	r3, [pc, #24]	; (800307c <Cross_Collision+0x224>)
 8003062:	785b      	ldrb	r3, [r3, #1]
 8003064:	2b52      	cmp	r3, #82	; 0x52
 8003066:	d007      	beq.n	8003078 <Cross_Collision+0x220>
 8003068:	4b04      	ldr	r3, [pc, #16]	; (800307c <Cross_Collision+0x224>)
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b52      	cmp	r3, #82	; 0x52
 800306e:	d12d      	bne.n	80030cc <Cross_Collision+0x274>
 8003070:	4b02      	ldr	r3, [pc, #8]	; (800307c <Cross_Collision+0x224>)
 8003072:	785b      	ldrb	r3, [r3, #1]
 8003074:	2b51      	cmp	r3, #81	; 0x51
 8003076:	d129      	bne.n	80030cc <Cross_Collision+0x274>
 8003078:	2301      	movs	r3, #1
 800307a:	e029      	b.n	80030d0 <Cross_Collision+0x278>
 800307c:	200002b8 	.word	0x200002b8
	}
	else if((myPos=='Q' && nextPos=='R') || (myPos=='R' && nextPos=='Q'))
 8003080:	79fb      	ldrb	r3, [r7, #7]
 8003082:	2b51      	cmp	r3, #81	; 0x51
 8003084:	d102      	bne.n	800308c <Cross_Collision+0x234>
 8003086:	79bb      	ldrb	r3, [r7, #6]
 8003088:	2b52      	cmp	r3, #82	; 0x52
 800308a:	d005      	beq.n	8003098 <Cross_Collision+0x240>
 800308c:	79fb      	ldrb	r3, [r7, #7]
 800308e:	2b52      	cmp	r3, #82	; 0x52
 8003090:	d11d      	bne.n	80030ce <Cross_Collision+0x276>
 8003092:	79bb      	ldrb	r3, [r7, #6]
 8003094:	2b51      	cmp	r3, #81	; 0x51
 8003096:	d11a      	bne.n	80030ce <Cross_Collision+0x276>
	{
		if((piratePos[0]=='P' && piratePos[1]=='S') || (piratePos[0]=='S' && piratePos[1]=='P')) return 1;
 8003098:	4b10      	ldr	r3, [pc, #64]	; (80030dc <Cross_Collision+0x284>)
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b50      	cmp	r3, #80	; 0x50
 800309e:	d103      	bne.n	80030a8 <Cross_Collision+0x250>
 80030a0:	4b0e      	ldr	r3, [pc, #56]	; (80030dc <Cross_Collision+0x284>)
 80030a2:	785b      	ldrb	r3, [r3, #1]
 80030a4:	2b53      	cmp	r3, #83	; 0x53
 80030a6:	d007      	beq.n	80030b8 <Cross_Collision+0x260>
 80030a8:	4b0c      	ldr	r3, [pc, #48]	; (80030dc <Cross_Collision+0x284>)
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b53      	cmp	r3, #83	; 0x53
 80030ae:	d10e      	bne.n	80030ce <Cross_Collision+0x276>
 80030b0:	4b0a      	ldr	r3, [pc, #40]	; (80030dc <Cross_Collision+0x284>)
 80030b2:	785b      	ldrb	r3, [r3, #1]
 80030b4:	2b50      	cmp	r3, #80	; 0x50
 80030b6:	d10a      	bne.n	80030ce <Cross_Collision+0x276>
 80030b8:	2301      	movs	r3, #1
 80030ba:	e009      	b.n	80030d0 <Cross_Collision+0x278>
		if((piratePos[0]=='G' && piratePos[1]=='H') || (piratePos[0]=='H' && piratePos[1]=='G')){ if(piratePos[3]<60) return 1;}
 80030bc:	bf00      	nop
 80030be:	e006      	b.n	80030ce <Cross_Collision+0x276>
		if((piratePos[0]=='F' && piratePos[1]=='I') || (piratePos[0]=='I' && piratePos[1]=='F')){ if(piratePos[3]<60) return 1;}
 80030c0:	bf00      	nop
 80030c2:	e004      	b.n	80030ce <Cross_Collision+0x276>
		if((piratePos[0]=='L' && piratePos[1]=='M') || (piratePos[0]=='M' && piratePos[1]=='L')){ if(piratePos[3]<60) return 1;}
 80030c4:	bf00      	nop
 80030c6:	e002      	b.n	80030ce <Cross_Collision+0x276>
		if((piratePos[0]=='K' && piratePos[1]=='N') || (piratePos[0]=='N' && piratePos[1]=='K')){ if(piratePos[3]<60) return 1;}
 80030c8:	bf00      	nop
 80030ca:	e000      	b.n	80030ce <Cross_Collision+0x276>
		if((piratePos[0]=='Q' && piratePos[1]=='R') || (piratePos[0]=='R' && piratePos[1]=='Q')) return 1;
 80030cc:	bf00      	nop
	}
	/**************************************************************************/
	return 0;
 80030ce:	2300      	movs	r3, #0
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	200002b8 	.word	0x200002b8

080030e0 <Battery_Voltage_Compensate>:
float v=0;
//ha 1000 akkor a motor full csutkn megy elre
//ha -1000 akkor a motor full csutkn megy htra

void Battery_Voltage_Compensate(ADC_HandleTypeDef *hadc_UNiMh,ADC_HandleTypeDef *hadc_ULiPo,UART_HandleTypeDef *huart_debugg)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b090      	sub	sp, #64	; 0x40
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	60f8      	str	r0, [r7, #12]
 80030e8:	60b9      	str	r1, [r7, #8]
 80030ea:	607a      	str	r2, [r7, #4]
	char msg[30];
	uint32_t raw=0;
 80030ec:	2300      	movs	r3, #0
 80030ee:	63fb      	str	r3, [r7, #60]	; 0x3c
	float bat;
	int i;

	//NiMh akku mrse
	for(i=0;i<20;i++)
 80030f0:	2300      	movs	r3, #0
 80030f2:	63bb      	str	r3, [r7, #56]	; 0x38
 80030f4:	e016      	b.n	8003124 <Battery_Voltage_Compensate+0x44>
	{
		HAL_ADC_Start(hadc_UNiMh);
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f003 f99e 	bl	8006438 <HAL_ADC_Start>
		HAL_Delay(10);
 80030fc:	200a      	movs	r0, #10
 80030fe:	f003 f933 	bl	8006368 <HAL_Delay>
		HAL_ADC_PollForConversion(hadc_UNiMh,20);
 8003102:	2114      	movs	r1, #20
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f003 fa69 	bl	80065dc <HAL_ADC_PollForConversion>
		HAL_Delay(10);
 800310a:	200a      	movs	r0, #10
 800310c:	f003 f92c 	bl	8006368 <HAL_Delay>
		raw += HAL_ADC_GetValue(hadc_UNiMh);
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f003 faee 	bl	80066f2 <HAL_ADC_GetValue>
 8003116:	4602      	mov	r2, r0
 8003118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800311a:	4413      	add	r3, r2
 800311c:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 800311e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003120:	3301      	adds	r3, #1
 8003122:	63bb      	str	r3, [r7, #56]	; 0x38
 8003124:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003126:	2b13      	cmp	r3, #19
 8003128:	dde5      	ble.n	80030f6 <Battery_Voltage_Compensate+0x16>
	}
	bat=(float)raw * 0.00460575 / 20.0;//ez a mi feszltsgnk V-ban
 800312a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800312c:	ee07 3a90 	vmov	s15, r3
 8003130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003134:	ee17 0a90 	vmov	r0, s15
 8003138:	f7fd fa26 	bl	8000588 <__aeabi_f2d>
 800313c:	a37b      	add	r3, pc, #492	; (adr r3, 800332c <Battery_Voltage_Compensate+0x24c>)
 800313e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003142:	f7fd fa79 	bl	8000638 <__aeabi_dmul>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4610      	mov	r0, r2
 800314c:	4619      	mov	r1, r3
 800314e:	f04f 0200 	mov.w	r2, #0
 8003152:	4b71      	ldr	r3, [pc, #452]	; (8003318 <Battery_Voltage_Compensate+0x238>)
 8003154:	f7fd fb9a 	bl	800088c <__aeabi_ddiv>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4610      	mov	r0, r2
 800315e:	4619      	mov	r1, r3
 8003160:	f7fd fd42 	bl	8000be8 <__aeabi_d2f>
 8003164:	4603      	mov	r3, r0
 8003166:	637b      	str	r3, [r7, #52]	; 0x34
	sprintf(msg,"NiMh charge: %2.2f V \r\n", bat);
 8003168:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800316a:	f7fd fa0d 	bl	8000588 <__aeabi_f2d>
 800316e:	4602      	mov	r2, r0
 8003170:	460b      	mov	r3, r1
 8003172:	f107 0014 	add.w	r0, r7, #20
 8003176:	4969      	ldr	r1, [pc, #420]	; (800331c <Battery_Voltage_Compensate+0x23c>)
 8003178:	f009 fa4c 	bl	800c614 <siprintf>
	HAL_UART_Transmit(huart_debugg, (uint8_t*) msg, strlen(msg),10);
 800317c:	f107 0314 	add.w	r3, r7, #20
 8003180:	4618      	mov	r0, r3
 8003182:	f7fd f845 	bl	8000210 <strlen>
 8003186:	4603      	mov	r3, r0
 8003188:	b29a      	uxth	r2, r3
 800318a:	f107 0114 	add.w	r1, r7, #20
 800318e:	230a      	movs	r3, #10
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f007 fcd6 	bl	800ab42 <HAL_UART_Transmit>

	if(bat)compensation=7.75/bat;
 8003196:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800319a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a2:	d009      	beq.n	80031b8 <Battery_Voltage_Compensate+0xd8>
 80031a4:	eef1 6a0f 	vmov.f32	s13, #31	; 0x40f80000  7.750
 80031a8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80031ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031b0:	4b5b      	ldr	r3, [pc, #364]	; (8003320 <Battery_Voltage_Compensate+0x240>)
 80031b2:	edc3 7a00 	vstr	s15, [r3]
 80031b6:	e003      	b.n	80031c0 <Battery_Voltage_Compensate+0xe0>
	else compensation=1;
 80031b8:	4b59      	ldr	r3, [pc, #356]	; (8003320 <Battery_Voltage_Compensate+0x240>)
 80031ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80031be:	601a      	str	r2, [r3, #0]

	if(bat < 7.2)
 80031c0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80031c2:	f7fd f9e1 	bl	8000588 <__aeabi_f2d>
 80031c6:	a34e      	add	r3, pc, #312	; (adr r3, 8003300 <Battery_Voltage_Compensate+0x220>)
 80031c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031cc:	f7fd fca6 	bl	8000b1c <__aeabi_dcmplt>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d010      	beq.n	80031f8 <Battery_Voltage_Compensate+0x118>
	{
		for(i=0;i<10;i++)
 80031d6:	2300      	movs	r3, #0
 80031d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80031da:	e00a      	b.n	80031f2 <Battery_Voltage_Compensate+0x112>
		{
			LED_Y_TOGGLE;
 80031dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80031e0:	4850      	ldr	r0, [pc, #320]	; (8003324 <Battery_Voltage_Compensate+0x244>)
 80031e2:	f004 ff74 	bl	80080ce <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 80031e6:	20c8      	movs	r0, #200	; 0xc8
 80031e8:	f003 f8be 	bl	8006368 <HAL_Delay>
		for(i=0;i<10;i++)
 80031ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ee:	3301      	adds	r3, #1
 80031f0:	63bb      	str	r3, [r7, #56]	; 0x38
 80031f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031f4:	2b09      	cmp	r3, #9
 80031f6:	ddf1      	ble.n	80031dc <Battery_Voltage_Compensate+0xfc>
		}
	}

	//LiPo akku mrse
	raw=0;
 80031f8:	2300      	movs	r3, #0
 80031fa:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 80031fc:	2300      	movs	r3, #0
 80031fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8003200:	e016      	b.n	8003230 <Battery_Voltage_Compensate+0x150>
	{
		HAL_ADC_Start(hadc_ULiPo);
 8003202:	68b8      	ldr	r0, [r7, #8]
 8003204:	f003 f918 	bl	8006438 <HAL_ADC_Start>
		HAL_Delay(10);
 8003208:	200a      	movs	r0, #10
 800320a:	f003 f8ad 	bl	8006368 <HAL_Delay>
		HAL_ADC_PollForConversion(hadc_ULiPo,20);
 800320e:	2114      	movs	r1, #20
 8003210:	68b8      	ldr	r0, [r7, #8]
 8003212:	f003 f9e3 	bl	80065dc <HAL_ADC_PollForConversion>
		HAL_Delay(10);
 8003216:	200a      	movs	r0, #10
 8003218:	f003 f8a6 	bl	8006368 <HAL_Delay>
		raw += HAL_ADC_GetValue(hadc_ULiPo);
 800321c:	68b8      	ldr	r0, [r7, #8]
 800321e:	f003 fa68 	bl	80066f2 <HAL_ADC_GetValue>
 8003222:	4602      	mov	r2, r0
 8003224:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003226:	4413      	add	r3, r2
 8003228:	63fb      	str	r3, [r7, #60]	; 0x3c
	for(i=0;i<20;i++)
 800322a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800322c:	3301      	adds	r3, #1
 800322e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003232:	2b13      	cmp	r3, #19
 8003234:	dde5      	ble.n	8003202 <Battery_Voltage_Compensate+0x122>

	}
	bat = (float)raw * 0.003241242 / 20.0 + 0.02;//ez a mi feszltsgnk V-ban
 8003236:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003238:	ee07 3a90 	vmov	s15, r3
 800323c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003240:	ee17 0a90 	vmov	r0, s15
 8003244:	f7fd f9a0 	bl	8000588 <__aeabi_f2d>
 8003248:	a32f      	add	r3, pc, #188	; (adr r3, 8003308 <Battery_Voltage_Compensate+0x228>)
 800324a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800324e:	f7fd f9f3 	bl	8000638 <__aeabi_dmul>
 8003252:	4602      	mov	r2, r0
 8003254:	460b      	mov	r3, r1
 8003256:	4610      	mov	r0, r2
 8003258:	4619      	mov	r1, r3
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	4b2e      	ldr	r3, [pc, #184]	; (8003318 <Battery_Voltage_Compensate+0x238>)
 8003260:	f7fd fb14 	bl	800088c <__aeabi_ddiv>
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	4610      	mov	r0, r2
 800326a:	4619      	mov	r1, r3
 800326c:	a328      	add	r3, pc, #160	; (adr r3, 8003310 <Battery_Voltage_Compensate+0x230>)
 800326e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003272:	f7fd f82b 	bl	80002cc <__adddf3>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	4610      	mov	r0, r2
 800327c:	4619      	mov	r1, r3
 800327e:	f7fd fcb3 	bl	8000be8 <__aeabi_d2f>
 8003282:	4603      	mov	r3, r0
 8003284:	637b      	str	r3, [r7, #52]	; 0x34
	sprintf(msg,"LiPo charge: %2.2f V \r\n", bat);
 8003286:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8003288:	f7fd f97e 	bl	8000588 <__aeabi_f2d>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	f107 0014 	add.w	r0, r7, #20
 8003294:	4924      	ldr	r1, [pc, #144]	; (8003328 <Battery_Voltage_Compensate+0x248>)
 8003296:	f009 f9bd 	bl	800c614 <siprintf>
	HAL_UART_Transmit(huart_debugg, (uint8_t*)msg, strlen(msg),10);
 800329a:	f107 0314 	add.w	r3, r7, #20
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fc ffb6 	bl	8000210 <strlen>
 80032a4:	4603      	mov	r3, r0
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	f107 0114 	add.w	r1, r7, #20
 80032ac:	230a      	movs	r3, #10
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	f007 fc47 	bl	800ab42 <HAL_UART_Transmit>

	/**/
	if(bat < 10)
 80032b4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80032b8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80032bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80032c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c4:	d510      	bpl.n	80032e8 <Battery_Voltage_Compensate+0x208>
	{
		for(i=0;i<20;i++)
 80032c6:	2300      	movs	r3, #0
 80032c8:	63bb      	str	r3, [r7, #56]	; 0x38
 80032ca:	e00a      	b.n	80032e2 <Battery_Voltage_Compensate+0x202>
		{
			LED_Y_TOGGLE;
 80032cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032d0:	4814      	ldr	r0, [pc, #80]	; (8003324 <Battery_Voltage_Compensate+0x244>)
 80032d2:	f004 fefc 	bl	80080ce <HAL_GPIO_TogglePin>
			HAL_Delay(200);
 80032d6:	20c8      	movs	r0, #200	; 0xc8
 80032d8:	f003 f846 	bl	8006368 <HAL_Delay>
		for(i=0;i<20;i++)
 80032dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032de:	3301      	adds	r3, #1
 80032e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80032e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e4:	2b13      	cmp	r3, #19
 80032e6:	ddf1      	ble.n	80032cc <Battery_Voltage_Compensate+0x1ec>
		}
	}

	LED_Y(0);
 80032e8:	2201      	movs	r2, #1
 80032ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032ee:	480d      	ldr	r0, [pc, #52]	; (8003324 <Battery_Voltage_Compensate+0x244>)
 80032f0:	f004 fed4 	bl	800809c <HAL_GPIO_WritePin>

}
 80032f4:	bf00      	nop
 80032f6:	3740      	adds	r7, #64	; 0x40
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}
 80032fc:	f3af 8000 	nop.w
 8003300:	cccccccd 	.word	0xcccccccd
 8003304:	401ccccc 	.word	0x401ccccc
 8003308:	8c6df334 	.word	0x8c6df334
 800330c:	3f6a8d60 	.word	0x3f6a8d60
 8003310:	47ae147b 	.word	0x47ae147b
 8003314:	3f947ae1 	.word	0x3f947ae1
 8003318:	40340000 	.word	0x40340000
 800331c:	080100c8 	.word	0x080100c8
 8003320:	20000018 	.word	0x20000018
 8003324:	40020400 	.word	0x40020400
 8003328:	080100e0 	.word	0x080100e0
 800332c:	99fa11a9 	.word	0x99fa11a9
 8003330:	3f72dd7a 	.word	0x3f72dd7a
 8003334:	00000000 	.word	0x00000000

08003338 <Measure_Velocity_Task>:

void Measure_Velocity_Task(TIM_HandleTypeDef *htim_encoder,uint32_t tick, uint32_t period)
{
 8003338:	b5b0      	push	{r4, r5, r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	60b9      	str	r1, [r7, #8]
 8003342:	607a      	str	r2, [r7, #4]
	static uint32_t tick_prev=0;
	static uint32_t measure_v_task_tick=4;
	static float alpha=0.3;
	static float invalpha=0.7;
	float v_uj=0;
 8003344:	f04f 0300 	mov.w	r3, #0
 8003348:	617b      	str	r3, [r7, #20]

	if(measure_v_task_tick>tick) return;
 800334a:	4b31      	ldr	r3, [pc, #196]	; (8003410 <Measure_Velocity_Task+0xd8>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68ba      	ldr	r2, [r7, #8]
 8003350:	429a      	cmp	r2, r3
 8003352:	d354      	bcc.n	80033fe <Measure_Velocity_Task+0xc6>
	measure_v_task_tick= tick + period;
 8003354:	68ba      	ldr	r2, [r7, #8]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	4a2d      	ldr	r2, [pc, #180]	; (8003410 <Measure_Velocity_Task+0xd8>)
 800335c:	6013      	str	r3, [r2, #0]
	if(!tick_prev)
 800335e:	4b2d      	ldr	r3, [pc, #180]	; (8003414 <Measure_Velocity_Task+0xdc>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d103      	bne.n	800336e <Measure_Velocity_Task+0x36>
	{
		tick_prev=tick;
 8003366:	4a2b      	ldr	r2, [pc, #172]	; (8003414 <Measure_Velocity_Task+0xdc>)
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	6013      	str	r3, [r2, #0]
		return;
 800336c:	e048      	b.n	8003400 <Measure_Velocity_Task+0xc8>
	}
	v_uj =((float) 0x8000 - (float) __HAL_TIM_GET_COUNTER(htim_encoder))*7.49/(float)period; //mm/s dimenzi
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	ee07 3a90 	vmov	s15, r3
 8003378:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800337c:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8003418 <Measure_Velocity_Task+0xe0>
 8003380:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003384:	ee17 0a90 	vmov	r0, s15
 8003388:	f7fd f8fe 	bl	8000588 <__aeabi_f2d>
 800338c:	a31e      	add	r3, pc, #120	; (adr r3, 8003408 <Measure_Velocity_Task+0xd0>)
 800338e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003392:	f7fd f951 	bl	8000638 <__aeabi_dmul>
 8003396:	4602      	mov	r2, r0
 8003398:	460b      	mov	r3, r1
 800339a:	4614      	mov	r4, r2
 800339c:	461d      	mov	r5, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	ee07 3a90 	vmov	s15, r3
 80033a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033a8:	ee17 0a90 	vmov	r0, s15
 80033ac:	f7fd f8ec 	bl	8000588 <__aeabi_f2d>
 80033b0:	4602      	mov	r2, r0
 80033b2:	460b      	mov	r3, r1
 80033b4:	4620      	mov	r0, r4
 80033b6:	4629      	mov	r1, r5
 80033b8:	f7fd fa68 	bl	800088c <__aeabi_ddiv>
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	4610      	mov	r0, r2
 80033c2:	4619      	mov	r1, r3
 80033c4:	f7fd fc10 	bl	8000be8 <__aeabi_d2f>
 80033c8:	4603      	mov	r3, r0
 80033ca:	617b      	str	r3, [r7, #20]
	TIM8->CNT=0x8000;
 80033cc:	4b13      	ldr	r3, [pc, #76]	; (800341c <Measure_Velocity_Task+0xe4>)
 80033ce:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80033d2:	625a      	str	r2, [r3, #36]	; 0x24
	//tick_prev=tick;
	//exponencilis szrs
	v = alpha*(float)v_uj + invalpha*v;
 80033d4:	4b12      	ldr	r3, [pc, #72]	; (8003420 <Measure_Velocity_Task+0xe8>)
 80033d6:	ed93 7a00 	vldr	s14, [r3]
 80033da:	edd7 7a05 	vldr	s15, [r7, #20]
 80033de:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033e2:	4b10      	ldr	r3, [pc, #64]	; (8003424 <Measure_Velocity_Task+0xec>)
 80033e4:	edd3 6a00 	vldr	s13, [r3]
 80033e8:	4b0f      	ldr	r3, [pc, #60]	; (8003428 <Measure_Velocity_Task+0xf0>)
 80033ea:	edd3 7a00 	vldr	s15, [r3]
 80033ee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033f6:	4b0c      	ldr	r3, [pc, #48]	; (8003428 <Measure_Velocity_Task+0xf0>)
 80033f8:	edc3 7a00 	vstr	s15, [r3]
 80033fc:	e000      	b.n	8003400 <Measure_Velocity_Task+0xc8>
	if(measure_v_task_tick>tick) return;
 80033fe:	bf00      	nop
}
 8003400:	3718      	adds	r7, #24
 8003402:	46bd      	mov	sp, r7
 8003404:	bdb0      	pop	{r4, r5, r7, pc}
 8003406:	bf00      	nop
 8003408:	8f5c28f6 	.word	0x8f5c28f6
 800340c:	401df5c2 	.word	0x401df5c2
 8003410:	2000001c 	.word	0x2000001c
 8003414:	2000061c 	.word	0x2000061c
 8003418:	47000000 	.word	0x47000000
 800341c:	40010400 	.word	0x40010400
 8003420:	20000020 	.word	0x20000020
 8003424:	20000024 	.word	0x20000024
 8003428:	20000618 	.word	0x20000618
 800342c:	00000000 	.word	0x00000000

08003430 <Motor_Drive_Task>:

void Motor_Drive_Task(TIM_HandleTypeDef *htim_motor, UART_HandleTypeDef *huart, uint32_t tick, uint32_t period) //DUTY paramtert kiszedtem -> vltoztassuk a globlis vltozt
{
 8003430:	b5b0      	push	{r4, r5, r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
 800343c:	603b      	str	r3, [r7, #0]
	static uint32_t motor_drive_task_tick=5;
	static float f,u=0;

	int32_t ccr1;
	int32_t ccr2;
	if(motor_drive_task_tick>tick) return;
 800343e:	4b90      	ldr	r3, [pc, #576]	; (8003680 <Motor_Drive_Task+0x250>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	687a      	ldr	r2, [r7, #4]
 8003444:	429a      	cmp	r2, r3
 8003446:	f0c0 8109 	bcc.w	800365c <Motor_Drive_Task+0x22c>
	motor_drive_task_tick= tick + period;
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	4413      	add	r3, r2
 8003450:	4a8b      	ldr	r2, [pc, #556]	; (8003680 <Motor_Drive_Task+0x250>)
 8003452:	6013      	str	r3, [r2, #0]

	if(motorEnRemote && motorEnLineOk) //ha nem nyomtunk vszstopot s az akkuk is rendben vannak akkor prghet a motor
 8003454:	4b8b      	ldr	r3, [pc, #556]	; (8003684 <Motor_Drive_Task+0x254>)
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	2b00      	cmp	r3, #0
 800345a:	f000 80b4 	beq.w	80035c6 <Motor_Drive_Task+0x196>
 800345e:	4b8a      	ldr	r3, [pc, #552]	; (8003688 <Motor_Drive_Task+0x258>)
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b00      	cmp	r3, #0
 8003464:	f000 80af 	beq.w	80035c6 <Motor_Drive_Task+0x196>
	{
		//az u paramter a bevatkoz jel minusz holtsvot adja meg
		u= KC * (v_ref - v) * compensation + f;
 8003468:	4b88      	ldr	r3, [pc, #544]	; (800368c <Motor_Drive_Task+0x25c>)
 800346a:	ed93 7a00 	vldr	s14, [r3]
 800346e:	4b88      	ldr	r3, [pc, #544]	; (8003690 <Motor_Drive_Task+0x260>)
 8003470:	edd3 7a00 	vldr	s15, [r3]
 8003474:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003478:	ee17 0a90 	vmov	r0, s15
 800347c:	f7fd f884 	bl	8000588 <__aeabi_f2d>
 8003480:	a379      	add	r3, pc, #484	; (adr r3, 8003668 <Motor_Drive_Task+0x238>)
 8003482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003486:	f7fd f8d7 	bl	8000638 <__aeabi_dmul>
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4614      	mov	r4, r2
 8003490:	461d      	mov	r5, r3
 8003492:	4b80      	ldr	r3, [pc, #512]	; (8003694 <Motor_Drive_Task+0x264>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4618      	mov	r0, r3
 8003498:	f7fd f876 	bl	8000588 <__aeabi_f2d>
 800349c:	4602      	mov	r2, r0
 800349e:	460b      	mov	r3, r1
 80034a0:	4620      	mov	r0, r4
 80034a2:	4629      	mov	r1, r5
 80034a4:	f7fd f8c8 	bl	8000638 <__aeabi_dmul>
 80034a8:	4602      	mov	r2, r0
 80034aa:	460b      	mov	r3, r1
 80034ac:	4614      	mov	r4, r2
 80034ae:	461d      	mov	r5, r3
 80034b0:	4b79      	ldr	r3, [pc, #484]	; (8003698 <Motor_Drive_Task+0x268>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fd f867 	bl	8000588 <__aeabi_f2d>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4620      	mov	r0, r4
 80034c0:	4629      	mov	r1, r5
 80034c2:	f7fc ff03 	bl	80002cc <__adddf3>
 80034c6:	4602      	mov	r2, r0
 80034c8:	460b      	mov	r3, r1
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	f7fd fb8b 	bl	8000be8 <__aeabi_d2f>
 80034d2:	4603      	mov	r3, r0
 80034d4:	4a71      	ldr	r2, [pc, #452]	; (800369c <Motor_Drive_Task+0x26c>)
 80034d6:	6013      	str	r3, [r2, #0]
		if(u>880) u=880;
 80034d8:	4b70      	ldr	r3, [pc, #448]	; (800369c <Motor_Drive_Task+0x26c>)
 80034da:	edd3 7a00 	vldr	s15, [r3]
 80034de:	ed9f 7a70 	vldr	s14, [pc, #448]	; 80036a0 <Motor_Drive_Task+0x270>
 80034e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ea:	dd03      	ble.n	80034f4 <Motor_Drive_Task+0xc4>
 80034ec:	4b6b      	ldr	r3, [pc, #428]	; (800369c <Motor_Drive_Task+0x26c>)
 80034ee:	4a6d      	ldr	r2, [pc, #436]	; (80036a4 <Motor_Drive_Task+0x274>)
 80034f0:	601a      	str	r2, [r3, #0]
 80034f2:	e00c      	b.n	800350e <Motor_Drive_Task+0xde>
		else if(u<-500)u=-500;
 80034f4:	4b69      	ldr	r3, [pc, #420]	; (800369c <Motor_Drive_Task+0x26c>)
 80034f6:	edd3 7a00 	vldr	s15, [r3]
 80034fa:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 80036a8 <Motor_Drive_Task+0x278>
 80034fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003502:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003506:	d502      	bpl.n	800350e <Motor_Drive_Task+0xde>
 8003508:	4b64      	ldr	r3, [pc, #400]	; (800369c <Motor_Drive_Task+0x26c>)
 800350a:	4a68      	ldr	r2, [pc, #416]	; (80036ac <Motor_Drive_Task+0x27c>)
 800350c:	601a      	str	r2, [r3, #0]
		f = ZD*f + (1-ZD)*u;
 800350e:	4b62      	ldr	r3, [pc, #392]	; (8003698 <Motor_Drive_Task+0x268>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4618      	mov	r0, r3
 8003514:	f7fd f838 	bl	8000588 <__aeabi_f2d>
 8003518:	a355      	add	r3, pc, #340	; (adr r3, 8003670 <Motor_Drive_Task+0x240>)
 800351a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800351e:	f7fd f88b 	bl	8000638 <__aeabi_dmul>
 8003522:	4602      	mov	r2, r0
 8003524:	460b      	mov	r3, r1
 8003526:	4614      	mov	r4, r2
 8003528:	461d      	mov	r5, r3
 800352a:	4b5c      	ldr	r3, [pc, #368]	; (800369c <Motor_Drive_Task+0x26c>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f7fd f82a 	bl	8000588 <__aeabi_f2d>
 8003534:	a350      	add	r3, pc, #320	; (adr r3, 8003678 <Motor_Drive_Task+0x248>)
 8003536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800353a:	f7fd f87d 	bl	8000638 <__aeabi_dmul>
 800353e:	4602      	mov	r2, r0
 8003540:	460b      	mov	r3, r1
 8003542:	4620      	mov	r0, r4
 8003544:	4629      	mov	r1, r5
 8003546:	f7fc fec1 	bl	80002cc <__adddf3>
 800354a:	4602      	mov	r2, r0
 800354c:	460b      	mov	r3, r1
 800354e:	4610      	mov	r0, r2
 8003550:	4619      	mov	r1, r3
 8003552:	f7fd fb49 	bl	8000be8 <__aeabi_d2f>
 8003556:	4603      	mov	r3, r0
 8003558:	4a4f      	ldr	r2, [pc, #316]	; (8003698 <Motor_Drive_Task+0x268>)
 800355a:	6013      	str	r3, [r2, #0]
		//ez alapjn a kiadand kitltsi tnyez
		if(u>0) motorDuty=(int)u+70;
 800355c:	4b4f      	ldr	r3, [pc, #316]	; (800369c <Motor_Drive_Task+0x26c>)
 800355e:	edd3 7a00 	vldr	s15, [r3]
 8003562:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800356a:	dd0a      	ble.n	8003582 <Motor_Drive_Task+0x152>
 800356c:	4b4b      	ldr	r3, [pc, #300]	; (800369c <Motor_Drive_Task+0x26c>)
 800356e:	edd3 7a00 	vldr	s15, [r3]
 8003572:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003576:	ee17 3a90 	vmov	r3, s15
 800357a:	3346      	adds	r3, #70	; 0x46
 800357c:	4a4c      	ldr	r2, [pc, #304]	; (80036b0 <Motor_Drive_Task+0x280>)
 800357e:	6013      	str	r3, [r2, #0]
 8003580:	e01b      	b.n	80035ba <Motor_Drive_Task+0x18a>
		else if(u<0) motorDuty=(int)u-70;
 8003582:	4b46      	ldr	r3, [pc, #280]	; (800369c <Motor_Drive_Task+0x26c>)
 8003584:	edd3 7a00 	vldr	s15, [r3]
 8003588:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800358c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003590:	d50a      	bpl.n	80035a8 <Motor_Drive_Task+0x178>
 8003592:	4b42      	ldr	r3, [pc, #264]	; (800369c <Motor_Drive_Task+0x26c>)
 8003594:	edd3 7a00 	vldr	s15, [r3]
 8003598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800359c:	ee17 3a90 	vmov	r3, s15
 80035a0:	3b46      	subs	r3, #70	; 0x46
 80035a2:	4a43      	ldr	r2, [pc, #268]	; (80036b0 <Motor_Drive_Task+0x280>)
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e008      	b.n	80035ba <Motor_Drive_Task+0x18a>
		else motorDuty=(int)u;
 80035a8:	4b3c      	ldr	r3, [pc, #240]	; (800369c <Motor_Drive_Task+0x26c>)
 80035aa:	edd3 7a00 	vldr	s15, [r3]
 80035ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80035b2:	ee17 2a90 	vmov	r2, s15
 80035b6:	4b3e      	ldr	r3, [pc, #248]	; (80036b0 <Motor_Drive_Task+0x280>)
 80035b8:	601a      	str	r2, [r3, #0]


		MOTOR_EN(1);
 80035ba:	2201      	movs	r2, #1
 80035bc:	2140      	movs	r1, #64	; 0x40
 80035be:	483d      	ldr	r0, [pc, #244]	; (80036b4 <Motor_Drive_Task+0x284>)
 80035c0:	f004 fd6c 	bl	800809c <HAL_GPIO_WritePin>
 80035c4:	e00c      	b.n	80035e0 <Motor_Drive_Task+0x1b0>
	}
	else
	{	f=u=0;
 80035c6:	4b35      	ldr	r3, [pc, #212]	; (800369c <Motor_Drive_Task+0x26c>)
 80035c8:	f04f 0200 	mov.w	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	4b33      	ldr	r3, [pc, #204]	; (800369c <Motor_Drive_Task+0x26c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a31      	ldr	r2, [pc, #196]	; (8003698 <Motor_Drive_Task+0x268>)
 80035d4:	6013      	str	r3, [r2, #0]
		MOTOR_EN(0); //amugy stop
 80035d6:	2200      	movs	r2, #0
 80035d8:	2140      	movs	r1, #64	; 0x40
 80035da:	4836      	ldr	r0, [pc, #216]	; (80036b4 <Motor_Drive_Task+0x284>)
 80035dc:	f004 fd5e 	bl	800809c <HAL_GPIO_WritePin>
	}
	//A kt rtk amit irogatsz (TIM3->CCR1,CCR2) konkrt timer perifria regiszterek, nem felttlen j ket folyamatosan jrarni 10ms enknt
	/**/
	if(mode==FAST && rxBuf[1]<1)
 80035e0:	4b35      	ldr	r3, [pc, #212]	; (80036b8 <Motor_Drive_Task+0x288>)
 80035e2:	781b      	ldrb	r3, [r3, #0]
 80035e4:	2b3f      	cmp	r3, #63	; 0x3f
 80035e6:	d10c      	bne.n	8003602 <Motor_Drive_Task+0x1d2>
 80035e8:	4b34      	ldr	r3, [pc, #208]	; (80036bc <Motor_Drive_Task+0x28c>)
 80035ea:	785b      	ldrb	r3, [r3, #1]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d108      	bne.n	8003602 <Motor_Drive_Task+0x1d2>
	{
		TIM3->CCR1=499;
 80035f0:	4b33      	ldr	r3, [pc, #204]	; (80036c0 <Motor_Drive_Task+0x290>)
 80035f2:	f240 12f3 	movw	r2, #499	; 0x1f3
 80035f6:	635a      	str	r2, [r3, #52]	; 0x34
		TIM3->CCR2=499;
 80035f8:	4b31      	ldr	r3, [pc, #196]	; (80036c0 <Motor_Drive_Task+0x290>)
 80035fa:	f240 12f3 	movw	r2, #499	; 0x1f3
 80035fe:	639a      	str	r2, [r3, #56]	; 0x38
 8003600:	e027      	b.n	8003652 <Motor_Drive_Task+0x222>
		//LED_Y_TOGGLE;
	}
	else if(motorDuty!=motorDutyPrev)//csak akkor rjuk t ket ha tnyleg muszj (ha vltoztak az elz taskhvs ta)
 8003602:	4b2b      	ldr	r3, [pc, #172]	; (80036b0 <Motor_Drive_Task+0x280>)
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	4b2f      	ldr	r3, [pc, #188]	; (80036c4 <Motor_Drive_Task+0x294>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	429a      	cmp	r2, r3
 800360c:	d021      	beq.n	8003652 <Motor_Drive_Task+0x222>
	{
		ccr2 = (motorDuty + 1000)/2-1;
 800360e:	4b28      	ldr	r3, [pc, #160]	; (80036b0 <Motor_Drive_Task+0x280>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8003616:	0fda      	lsrs	r2, r3, #31
 8003618:	4413      	add	r3, r2
 800361a:	105b      	asrs	r3, r3, #1
 800361c:	3b01      	subs	r3, #1
 800361e:	617b      	str	r3, [r7, #20]
		if(ccr2>950)ccr2=950;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	f240 32b6 	movw	r2, #950	; 0x3b6
 8003626:	4293      	cmp	r3, r2
 8003628:	dd02      	ble.n	8003630 <Motor_Drive_Task+0x200>
 800362a:	f240 33b6 	movw	r3, #950	; 0x3b6
 800362e:	617b      	str	r3, [r7, #20]
		if(ccr2<-950)ccr2=-950;
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	4a25      	ldr	r2, [pc, #148]	; (80036c8 <Motor_Drive_Task+0x298>)
 8003634:	4293      	cmp	r3, r2
 8003636:	da01      	bge.n	800363c <Motor_Drive_Task+0x20c>
 8003638:	4b23      	ldr	r3, [pc, #140]	; (80036c8 <Motor_Drive_Task+0x298>)
 800363a:	617b      	str	r3, [r7, #20]
		ccr1= 998-ccr2;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f5c3 7379 	rsb	r3, r3, #996	; 0x3e4
 8003642:	3302      	adds	r3, #2
 8003644:	613b      	str	r3, [r7, #16]

		//2 Referencia megadsa
		//Ezeket a loopba kne vltoztatni folyamatosan, pwm-elinditas mashova kell majd

		TIM3->CCR1=ccr1;
 8003646:	4a1e      	ldr	r2, [pc, #120]	; (80036c0 <Motor_Drive_Task+0x290>)
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	6353      	str	r3, [r2, #52]	; 0x34
		TIM3->CCR2=ccr2;
 800364c:	4a1c      	ldr	r2, [pc, #112]	; (80036c0 <Motor_Drive_Task+0x290>)
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	6393      	str	r3, [r2, #56]	; 0x38
	}
	motorDutyPrev=motorDuty;
 8003652:	4b17      	ldr	r3, [pc, #92]	; (80036b0 <Motor_Drive_Task+0x280>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4a1b      	ldr	r2, [pc, #108]	; (80036c4 <Motor_Drive_Task+0x294>)
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e000      	b.n	800365e <Motor_Drive_Task+0x22e>
	if(motor_drive_task_tick>tick) return;
 800365c:	bf00      	nop
}
 800365e:	3718      	adds	r7, #24
 8003660:	46bd      	mov	sp, r7
 8003662:	bdb0      	pop	{r4, r5, r7, pc}
 8003664:	f3af 8000 	nop.w
 8003668:	30be0ded 	.word	0x30be0ded
 800366c:	3fd02a99 	.word	0x3fd02a99
 8003670:	9b3d07c8 	.word	0x9b3d07c8
 8003674:	3fef9f55 	.word	0x3fef9f55
 8003678:	30be0e00 	.word	0x30be0e00
 800367c:	3f882a99 	.word	0x3f882a99
 8003680:	20000028 	.word	0x20000028
 8003684:	20000af0 	.word	0x20000af0
 8003688:	20000af1 	.word	0x20000af1
 800368c:	200002a0 	.word	0x200002a0
 8003690:	20000618 	.word	0x20000618
 8003694:	20000018 	.word	0x20000018
 8003698:	20000620 	.word	0x20000620
 800369c:	20000624 	.word	0x20000624
 80036a0:	445c0000 	.word	0x445c0000
 80036a4:	445c0000 	.word	0x445c0000
 80036a8:	c3fa0000 	.word	0xc3fa0000
 80036ac:	c3fa0000 	.word	0xc3fa0000
 80036b0:	20000628 	.word	0x20000628
 80036b4:	40020400 	.word	0x40020400
 80036b8:	2000029e 	.word	0x2000029e
 80036bc:	20000630 	.word	0x20000630
 80036c0:	40000400 	.word	0x40000400
 80036c4:	2000062c 	.word	0x2000062c
 80036c8:	fffffc4a 	.word	0xfffffc4a

080036cc <G0_Read_Fast>:

volatile uint8_t flagG0=0;


uint8_t G0_Read_Fast(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b084      	sub	sp, #16
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]

	uint8_t state=0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	73fb      	strb	r3, [r7, #15]
	txBuf[0]=CMD_READ_FAST;
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <G0_Read_Fast+0x5c>)
 80036dc:	222a      	movs	r2, #42	; 0x2a
 80036de:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(huart_stm, txBuf,1, 2);
 80036e0:	2302      	movs	r3, #2
 80036e2:	2201      	movs	r2, #1
 80036e4:	4910      	ldr	r1, [pc, #64]	; (8003728 <G0_Read_Fast+0x5c>)
 80036e6:	6878      	ldr	r0, [r7, #4]
 80036e8:	f007 fa2b 	bl	800ab42 <HAL_UART_Transmit>
	state=HAL_UART_Receive(huart_stm, rxBuf, 8, 4);
 80036ec:	2304      	movs	r3, #4
 80036ee:	2208      	movs	r2, #8
 80036f0:	490e      	ldr	r1, [pc, #56]	; (800372c <G0_Read_Fast+0x60>)
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f007 fab7 	bl	800ac66 <HAL_UART_Receive>
 80036f8:	4603      	mov	r3, r0
 80036fa:	73fb      	strb	r3, [r7, #15]
	motorEnLineOk=1; //ha van akkor mehet a szablyozs
 80036fc:	4b0c      	ldr	r3, [pc, #48]	; (8003730 <G0_Read_Fast+0x64>)
 80036fe:	2201      	movs	r2, #1
 8003700:	701a      	strb	r2, [r3, #0]
	if((state==HAL_OK)&&(rxBuf[0]==START_BYTE_FAST) && (rxBuf[7]==STOP_BYTE))//jt adat a G0 tl s a keret is megfelel
 8003702:	7bfb      	ldrb	r3, [r7, #15]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d109      	bne.n	800371c <G0_Read_Fast+0x50>
 8003708:	4b08      	ldr	r3, [pc, #32]	; (800372c <G0_Read_Fast+0x60>)
 800370a:	781b      	ldrb	r3, [r3, #0]
 800370c:	2b41      	cmp	r3, #65	; 0x41
 800370e:	d105      	bne.n	800371c <G0_Read_Fast+0x50>
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <G0_Read_Fast+0x60>)
 8003712:	79db      	ldrb	r3, [r3, #7]
 8003714:	2b12      	cmp	r3, #18
 8003716:	d101      	bne.n	800371c <G0_Read_Fast+0x50>
	{
		return 0;
 8003718:	2300      	movs	r3, #0
 800371a:	e000      	b.n	800371e <G0_Read_Fast+0x52>
	}
	else //nem jtt szablyos adat a G0-tl
	{
		return 1;
 800371c:	2301      	movs	r3, #1
	}
}
 800371e:	4618      	mov	r0, r3
 8003720:	3710      	adds	r7, #16
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	2000002c 	.word	0x2000002c
 800372c:	20000630 	.word	0x20000630
 8003730:	20000af1 	.word	0x20000af1

08003734 <G0_Read_Skill>:

uint8_t G0_Read_Skill(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg, uint8_t command)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b086      	sub	sp, #24
 8003738:	af00      	add	r7, sp, #0
 800373a:	60f8      	str	r0, [r7, #12]
 800373c:	60b9      	str	r1, [r7, #8]
 800373e:	4613      	mov	r3, r2
 8003740:	71fb      	strb	r3, [r7, #7]
	uint8_t state=0;
 8003742:	2300      	movs	r3, #0
 8003744:	75fb      	strb	r3, [r7, #23]
	txBuf[0]=command;
 8003746:	4a15      	ldr	r2, [pc, #84]	; (800379c <G0_Read_Skill+0x68>)
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	7013      	strb	r3, [r2, #0]
	HAL_UART_Transmit(huart_stm, txBuf,1, 2);
 800374c:	2302      	movs	r3, #2
 800374e:	2201      	movs	r2, #1
 8003750:	4912      	ldr	r1, [pc, #72]	; (800379c <G0_Read_Skill+0x68>)
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f007 f9f5 	bl	800ab42 <HAL_UART_Transmit>
	state = HAL_UART_Receive(huart_stm, rxBuf, 10, 4);
 8003758:	2304      	movs	r3, #4
 800375a:	220a      	movs	r2, #10
 800375c:	4910      	ldr	r1, [pc, #64]	; (80037a0 <G0_Read_Skill+0x6c>)
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f007 fa81 	bl	800ac66 <HAL_UART_Receive>
 8003764:	4603      	mov	r3, r0
 8003766:	75fb      	strb	r3, [r7, #23]
	motorEnLineOk=1; //ha van akkor mehet a szablyozs
 8003768:	4b0e      	ldr	r3, [pc, #56]	; (80037a4 <G0_Read_Skill+0x70>)
 800376a:	2201      	movs	r2, #1
 800376c:	701a      	strb	r2, [r3, #0]
	if((state==HAL_OK)&&(rxBuf[0]==START_BYTE_SKILL_FORWARD || rxBuf[0]==START_BYTE_SKILL_REVERSE) && (rxBuf[9]==STOP_BYTE))//jt adat a G0 tl s a keret is megfelel
 800376e:	7dfb      	ldrb	r3, [r7, #23]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d10d      	bne.n	8003790 <G0_Read_Skill+0x5c>
 8003774:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <G0_Read_Skill+0x6c>)
 8003776:	781b      	ldrb	r3, [r3, #0]
 8003778:	2b50      	cmp	r3, #80	; 0x50
 800377a:	d003      	beq.n	8003784 <G0_Read_Skill+0x50>
 800377c:	4b08      	ldr	r3, [pc, #32]	; (80037a0 <G0_Read_Skill+0x6c>)
 800377e:	781b      	ldrb	r3, [r3, #0]
 8003780:	2ba8      	cmp	r3, #168	; 0xa8
 8003782:	d105      	bne.n	8003790 <G0_Read_Skill+0x5c>
 8003784:	4b06      	ldr	r3, [pc, #24]	; (80037a0 <G0_Read_Skill+0x6c>)
 8003786:	7a5b      	ldrb	r3, [r3, #9]
 8003788:	2b12      	cmp	r3, #18
 800378a:	d101      	bne.n	8003790 <G0_Read_Skill+0x5c>
	{
		return 0;
 800378c:	2300      	movs	r3, #0
 800378e:	e000      	b.n	8003792 <G0_Read_Skill+0x5e>
	}
	else //nem jtt szablyos adat a G0-tl
	{
		return 1;
 8003790:	2301      	movs	r3, #1
	}
}
 8003792:	4618      	mov	r0, r3
 8003794:	3718      	adds	r7, #24
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	2000002c 	.word	0x2000002c
 80037a0:	20000630 	.word	0x20000630
 80037a4:	20000af1 	.word	0x20000af1

080037a8 <Line_Track_Task>:


void Line_Track_Task(UART_HandleTypeDef *huart_stm,UART_HandleTypeDef *huart_debugg, uint32_t tick, uint32_t period)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	60f8      	str	r0, [r7, #12]
 80037b0:	60b9      	str	r1, [r7, #8]
 80037b2:	607a      	str	r2, [r7, #4]
 80037b4:	603b      	str	r3, [r7, #0]
	static float PHI;
	static float gamma=0;
	static uint32_t ccr_rear_prev=0;
	static uint32_t tick_prev=0;

	if(line_track_task_tick>tick) return;
 80037b6:	4b96      	ldr	r3, [pc, #600]	; (8003a10 <Line_Track_Task+0x268>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	429a      	cmp	r2, r3
 80037be:	f0c0 82ed 	bcc.w	8003d9c <Line_Track_Task+0x5f4>
	line_track_task_tick = tick + period;
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	4413      	add	r3, r2
 80037c8:	4a91      	ldr	r2, [pc, #580]	; (8003a10 <Line_Track_Task+0x268>)
 80037ca:	6013      	str	r3, [r2, #0]

	if(mode == SKILL)
 80037cc:	4b91      	ldr	r3, [pc, #580]	; (8003a14 <Line_Track_Task+0x26c>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	2b52      	cmp	r3, #82	; 0x52
 80037d2:	f040 8212 	bne.w	8003bfa <Line_Track_Task+0x452>
	{
		if(orientation==FORWARD)
 80037d6:	4b90      	ldr	r3, [pc, #576]	; (8003a18 <Line_Track_Task+0x270>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f040 80eb 	bne.w	80039b6 <Line_Track_Task+0x20e>
		{
			if(G0_Read_Skill(huart_stm, huart_debugg, CMD_READ_SKILL_FORWARD))return;
 80037e0:	2239      	movs	r2, #57	; 0x39
 80037e2:	68b9      	ldr	r1, [r7, #8]
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f7ff ffa5 	bl	8003734 <G0_Read_Skill>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f040 82d7 	bne.w	8003da0 <Line_Track_Task+0x5f8>

			uint8_t tmp=Lane_Changer(tick);
 80037f2:	6878      	ldr	r0, [r7, #4]
 80037f4:	f000 ff92 	bl	800471c <Lane_Changer>
 80037f8:	4603      	mov	r3, r0
 80037fa:	75bb      	strb	r3, [r7, #22]
			if(v_control==NORMAL_VEL)v_ref=1100;
 80037fc:	4b87      	ldr	r3, [pc, #540]	; (8003a1c <Line_Track_Task+0x274>)
 80037fe:	781b      	ldrb	r3, [r3, #0]
 8003800:	2b02      	cmp	r3, #2
 8003802:	d103      	bne.n	800380c <Line_Track_Task+0x64>
 8003804:	4b86      	ldr	r3, [pc, #536]	; (8003a20 <Line_Track_Task+0x278>)
 8003806:	4a87      	ldr	r2, [pc, #540]	; (8003a24 <Line_Track_Task+0x27c>)
 8003808:	601a      	str	r2, [r3, #0]
 800380a:	e00e      	b.n	800382a <Line_Track_Task+0x82>
			else if(v_control==SLOW_DOWN)v_ref=600;
 800380c:	4b83      	ldr	r3, [pc, #524]	; (8003a1c <Line_Track_Task+0x274>)
 800380e:	781b      	ldrb	r3, [r3, #0]
 8003810:	2b01      	cmp	r3, #1
 8003812:	d103      	bne.n	800381c <Line_Track_Task+0x74>
 8003814:	4b82      	ldr	r3, [pc, #520]	; (8003a20 <Line_Track_Task+0x278>)
 8003816:	4a84      	ldr	r2, [pc, #528]	; (8003a28 <Line_Track_Task+0x280>)
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	e006      	b.n	800382a <Line_Track_Task+0x82>
			else if(v_control==STOP)v_ref=100;
 800381c:	4b7f      	ldr	r3, [pc, #508]	; (8003a1c <Line_Track_Task+0x274>)
 800381e:	781b      	ldrb	r3, [r3, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <Line_Track_Task+0x82>
 8003824:	4b7e      	ldr	r3, [pc, #504]	; (8003a20 <Line_Track_Task+0x278>)
 8003826:	4a81      	ldr	r2, [pc, #516]	; (8003a2c <Line_Track_Task+0x284>)
 8003828:	601a      	str	r2, [r3, #0]

			if(tmp)return;
 800382a:	7dbb      	ldrb	r3, [r7, #22]
 800382c:	2b00      	cmp	r3, #0
 800382e:	f040 82b9 	bne.w	8003da4 <Line_Track_Task+0x5fc>

			Detect_Node4(huart_debugg, tick);
 8003832:	6879      	ldr	r1, [r7, #4]
 8003834:	68b8      	ldr	r0, [r7, #8]
 8003836:	f000 feef 	bl	8004618 <Detect_Node4>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 800383a:	4b7d      	ldr	r3, [pc, #500]	; (8003a30 <Line_Track_Task+0x288>)
 800383c:	785b      	ldrb	r3, [r3, #1]
 800383e:	2b00      	cmp	r3, #0
 8003840:	f000 82b2 	beq.w	8003da8 <Line_Track_Task+0x600>
 8003844:	4b7a      	ldr	r3, [pc, #488]	; (8003a30 <Line_Track_Task+0x288>)
 8003846:	785b      	ldrb	r3, [r3, #1]
 8003848:	2b04      	cmp	r3, #4
 800384a:	f200 82ad 	bhi.w	8003da8 <Line_Track_Task+0x600>
			gamma = Skill_Mode(huart_debugg, 0.004, 0.004, tick); //kD 4ms -es futshoz hangolva
 800384e:	6879      	ldr	r1, [r7, #4]
 8003850:	eddf 0a78 	vldr	s1, [pc, #480]	; 8003a34 <Line_Track_Task+0x28c>
 8003854:	ed9f 0a77 	vldr	s0, [pc, #476]	; 8003a34 <Line_Track_Task+0x28c>
 8003858:	68b8      	ldr	r0, [r7, #8]
 800385a:	f000 fd39 	bl	80042d0 <Skill_Mode>
 800385e:	eef0 7a40 	vmov.f32	s15, s0
 8003862:	4b75      	ldr	r3, [pc, #468]	; (8003a38 <Line_Track_Task+0x290>)
 8003864:	edc3 7a00 	vstr	s15, [r3]

			//ELSSZERV ELREMENETBEN
			PHI = atan((L/(L+D_FRONT))*tan(gamma));
 8003868:	4b73      	ldr	r3, [pc, #460]	; (8003a38 <Line_Track_Task+0x290>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f7fc fe8b 	bl	8000588 <__aeabi_f2d>
 8003872:	4602      	mov	r2, r0
 8003874:	460b      	mov	r3, r1
 8003876:	ec43 2b10 	vmov	d0, r2, r3
 800387a:	f00b faf1 	bl	800ee60 <tan>
 800387e:	ec51 0b10 	vmov	r0, r1, d0
 8003882:	a35f      	add	r3, pc, #380	; (adr r3, 8003a00 <Line_Track_Task+0x258>)
 8003884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003888:	f7fc fed6 	bl	8000638 <__aeabi_dmul>
 800388c:	4602      	mov	r2, r0
 800388e:	460b      	mov	r3, r1
 8003890:	ec43 2b17 	vmov	d7, r2, r3
 8003894:	eeb0 0a47 	vmov.f32	s0, s14
 8003898:	eef0 0a67 	vmov.f32	s1, s15
 800389c:	f00b f934 	bl	800eb08 <atan>
 80038a0:	ec53 2b10 	vmov	r2, r3, d0
 80038a4:	4610      	mov	r0, r2
 80038a6:	4619      	mov	r1, r3
 80038a8:	f7fd f99e 	bl	8000be8 <__aeabi_d2f>
 80038ac:	4603      	mov	r3, r0
 80038ae:	4a63      	ldr	r2, [pc, #396]	; (8003a3c <Line_Track_Task+0x294>)
 80038b0:	6013      	str	r3, [r2, #0]
			ccr = (uint16_t)(SERVO_M * PHI + SERVO_FRONT_CCR_MIDDLE);//balra kanyarods
 80038b2:	4b62      	ldr	r3, [pc, #392]	; (8003a3c <Line_Track_Task+0x294>)
 80038b4:	edd3 7a00 	vldr	s15, [r3]
 80038b8:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003a40 <Line_Track_Task+0x298>
 80038bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038c0:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8003a44 <Line_Track_Task+0x29c>
 80038c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038cc:	ee17 3a90 	vmov	r3, s15
 80038d0:	b29b      	uxth	r3, r3
 80038d2:	461a      	mov	r2, r3
 80038d4:	4b5c      	ldr	r3, [pc, #368]	; (8003a48 <Line_Track_Task+0x2a0>)
 80038d6:	601a      	str	r2, [r3, #0]
			if(ccr > CCR_FRONT_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 80038d8:	4b5b      	ldr	r3, [pc, #364]	; (8003a48 <Line_Track_Task+0x2a0>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80038e0:	dd04      	ble.n	80038ec <Line_Track_Task+0x144>
			{
				ccr = CCR_FRONT_MAX;
 80038e2:	4b59      	ldr	r3, [pc, #356]	; (8003a48 <Line_Track_Task+0x2a0>)
 80038e4:	f44f 7261 	mov.w	r2, #900	; 0x384
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e008      	b.n	80038fe <Line_Track_Task+0x156>
			}
			else if(ccr < CCR_FRONT_MIN)//egyik irnyba se
 80038ec:	4b56      	ldr	r3, [pc, #344]	; (8003a48 <Line_Track_Task+0x2a0>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80038f4:	da03      	bge.n	80038fe <Line_Track_Task+0x156>
			{
				ccr = CCR_FRONT_MIN;
 80038f6:	4b54      	ldr	r3, [pc, #336]	; (8003a48 <Line_Track_Task+0x2a0>)
 80038f8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 80038fc:	601a      	str	r2, [r3, #0]
			}
			TIM2->CCR1 = ccr;
 80038fe:	4b52      	ldr	r3, [pc, #328]	; (8003a48 <Line_Track_Task+0x2a0>)
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003906:	635a      	str	r2, [r3, #52]	; 0x34
			//HTSSZERV ELREMENETBEN
			PHI = atan((L/(L+D_REAR))*tan(gamma))/3;
 8003908:	4b4b      	ldr	r3, [pc, #300]	; (8003a38 <Line_Track_Task+0x290>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4618      	mov	r0, r3
 800390e:	f7fc fe3b 	bl	8000588 <__aeabi_f2d>
 8003912:	4602      	mov	r2, r0
 8003914:	460b      	mov	r3, r1
 8003916:	ec43 2b10 	vmov	d0, r2, r3
 800391a:	f00b faa1 	bl	800ee60 <tan>
 800391e:	ec51 0b10 	vmov	r0, r1, d0
 8003922:	a339      	add	r3, pc, #228	; (adr r3, 8003a08 <Line_Track_Task+0x260>)
 8003924:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003928:	f7fc fe86 	bl	8000638 <__aeabi_dmul>
 800392c:	4602      	mov	r2, r0
 800392e:	460b      	mov	r3, r1
 8003930:	ec43 2b17 	vmov	d7, r2, r3
 8003934:	eeb0 0a47 	vmov.f32	s0, s14
 8003938:	eef0 0a67 	vmov.f32	s1, s15
 800393c:	f00b f8e4 	bl	800eb08 <atan>
 8003940:	ec51 0b10 	vmov	r0, r1, d0
 8003944:	f04f 0200 	mov.w	r2, #0
 8003948:	4b40      	ldr	r3, [pc, #256]	; (8003a4c <Line_Track_Task+0x2a4>)
 800394a:	f7fc ff9f 	bl	800088c <__aeabi_ddiv>
 800394e:	4602      	mov	r2, r0
 8003950:	460b      	mov	r3, r1
 8003952:	4610      	mov	r0, r2
 8003954:	4619      	mov	r1, r3
 8003956:	f7fd f947 	bl	8000be8 <__aeabi_d2f>
 800395a:	4603      	mov	r3, r0
 800395c:	4a37      	ldr	r2, [pc, #220]	; (8003a3c <Line_Track_Task+0x294>)
 800395e:	6013      	str	r3, [r2, #0]
			ccr = (uint16_t)(SERVO_M * PHI + SERVO_REAR_CCR_MIDDLE);//balra kanyarods
 8003960:	4b36      	ldr	r3, [pc, #216]	; (8003a3c <Line_Track_Task+0x294>)
 8003962:	edd3 7a00 	vldr	s15, [r3]
 8003966:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8003a40 <Line_Track_Task+0x298>
 800396a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800396e:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8003a50 <Line_Track_Task+0x2a8>
 8003972:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800397a:	ee17 3a90 	vmov	r3, s15
 800397e:	b29b      	uxth	r3, r3
 8003980:	461a      	mov	r2, r3
 8003982:	4b31      	ldr	r3, [pc, #196]	; (8003a48 <Line_Track_Task+0x2a0>)
 8003984:	601a      	str	r2, [r3, #0]
			if(ccr > CCR_REAR_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 8003986:	4b30      	ldr	r3, [pc, #192]	; (8003a48 <Line_Track_Task+0x2a0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f5b3 7f5c 	cmp.w	r3, #880	; 0x370
 800398e:	dd04      	ble.n	800399a <Line_Track_Task+0x1f2>
			{
				ccr = CCR_REAR_MAX;
 8003990:	4b2d      	ldr	r3, [pc, #180]	; (8003a48 <Line_Track_Task+0x2a0>)
 8003992:	f44f 725c 	mov.w	r2, #880	; 0x370
 8003996:	601a      	str	r2, [r3, #0]
 8003998:	e008      	b.n	80039ac <Line_Track_Task+0x204>
			}
			else if(ccr < CCR_REAR_MIN)//egyik irnyba se
 800399a:	4b2b      	ldr	r3, [pc, #172]	; (8003a48 <Line_Track_Task+0x2a0>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 80039a2:	da03      	bge.n	80039ac <Line_Track_Task+0x204>
			{
				ccr = CCR_REAR_MIN;
 80039a4:	4b28      	ldr	r3, [pc, #160]	; (8003a48 <Line_Track_Task+0x2a0>)
 80039a6:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80039aa:	601a      	str	r2, [r3, #0]
			}
			TIM1->CCR4 = ccr;
 80039ac:	4b26      	ldr	r3, [pc, #152]	; (8003a48 <Line_Track_Task+0x2a0>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4b28      	ldr	r3, [pc, #160]	; (8003a54 <Line_Track_Task+0x2ac>)
 80039b2:	641a      	str	r2, [r3, #64]	; 0x40
 80039b4:	e1ee      	b.n	8003d94 <Line_Track_Task+0x5ec>
		}
		else if(orientation==REVERSE)//TOLATS
 80039b6:	4b18      	ldr	r3, [pc, #96]	; (8003a18 <Line_Track_Task+0x270>)
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	f040 81ea 	bne.w	8003d94 <Line_Track_Task+0x5ec>
		{
			if(G0_Read_Skill(huart_stm, huart_debugg, CMD_READ_SKILL_REVERSE))return;
 80039c0:	2291      	movs	r2, #145	; 0x91
 80039c2:	68b9      	ldr	r1, [r7, #8]
 80039c4:	68f8      	ldr	r0, [r7, #12]
 80039c6:	f7ff feb5 	bl	8003734 <G0_Read_Skill>
 80039ca:	4603      	mov	r3, r0
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	f040 81ed 	bne.w	8003dac <Line_Track_Task+0x604>

			uint8_t tmp=Lane_Changer(tick);
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	f000 fea2 	bl	800471c <Lane_Changer>
 80039d8:	4603      	mov	r3, r0
 80039da:	75fb      	strb	r3, [r7, #23]
			if(v_control==NORMAL_VEL)v_ref=-1100;
 80039dc:	4b0f      	ldr	r3, [pc, #60]	; (8003a1c <Line_Track_Task+0x274>)
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	2b02      	cmp	r3, #2
 80039e2:	d103      	bne.n	80039ec <Line_Track_Task+0x244>
 80039e4:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <Line_Track_Task+0x278>)
 80039e6:	4a1c      	ldr	r2, [pc, #112]	; (8003a58 <Line_Track_Task+0x2b0>)
 80039e8:	601a      	str	r2, [r3, #0]
 80039ea:	e040      	b.n	8003a6e <Line_Track_Task+0x2c6>
			else if(v_control==SLOW_DOWN)v_ref=-600;
 80039ec:	4b0b      	ldr	r3, [pc, #44]	; (8003a1c <Line_Track_Task+0x274>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d135      	bne.n	8003a60 <Line_Track_Task+0x2b8>
 80039f4:	4b0a      	ldr	r3, [pc, #40]	; (8003a20 <Line_Track_Task+0x278>)
 80039f6:	4a19      	ldr	r2, [pc, #100]	; (8003a5c <Line_Track_Task+0x2b4>)
 80039f8:	601a      	str	r2, [r3, #0]
 80039fa:	e038      	b.n	8003a6e <Line_Track_Task+0x2c6>
 80039fc:	f3af 8000 	nop.w
 8003a00:	c4830201 	.word	0xc4830201
 8003a04:	3fe73a26 	.word	0x3fe73a26
 8003a08:	a3f47e90 	.word	0xa3f47e90
 8003a0c:	3fe8fd1f 	.word	0x3fe8fd1f
 8003a10:	20000030 	.word	0x20000030
 8003a14:	2000029e 	.word	0x2000029e
 8003a18:	200002a8 	.word	0x200002a8
 8003a1c:	200002ad 	.word	0x200002ad
 8003a20:	200002a0 	.word	0x200002a0
 8003a24:	44898000 	.word	0x44898000
 8003a28:	44160000 	.word	0x44160000
 8003a2c:	42c80000 	.word	0x42c80000
 8003a30:	20000630 	.word	0x20000630
 8003a34:	3b83126f 	.word	0x3b83126f
 8003a38:	2000063c 	.word	0x2000063c
 8003a3c:	20000640 	.word	0x20000640
 8003a40:	44af0000 	.word	0x44af0000
 8003a44:	442d0000 	.word	0x442d0000
 8003a48:	20000034 	.word	0x20000034
 8003a4c:	40080000 	.word	0x40080000
 8003a50:	441c8000 	.word	0x441c8000
 8003a54:	40010000 	.word	0x40010000
 8003a58:	c4898000 	.word	0xc4898000
 8003a5c:	c4160000 	.word	0xc4160000
			else if(v_control==STOP)v_ref=-100;
 8003a60:	4bab      	ldr	r3, [pc, #684]	; (8003d10 <Line_Track_Task+0x568>)
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d102      	bne.n	8003a6e <Line_Track_Task+0x2c6>
 8003a68:	4baa      	ldr	r3, [pc, #680]	; (8003d14 <Line_Track_Task+0x56c>)
 8003a6a:	4aab      	ldr	r2, [pc, #684]	; (8003d18 <Line_Track_Task+0x570>)
 8003a6c:	601a      	str	r2, [r3, #0]

			if(tmp)return;
 8003a6e:	7dfb      	ldrb	r3, [r7, #23]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	f040 819d 	bne.w	8003db0 <Line_Track_Task+0x608>

			Detect_Node4(huart_debugg, tick);
 8003a76:	6879      	ldr	r1, [r7, #4]
 8003a78:	68b8      	ldr	r0, [r7, #8]
 8003a7a:	f000 fdcd 	bl	8004618 <Detect_Node4>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8003a7e:	4ba7      	ldr	r3, [pc, #668]	; (8003d1c <Line_Track_Task+0x574>)
 8003a80:	785b      	ldrb	r3, [r3, #1]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 8196 	beq.w	8003db4 <Line_Track_Task+0x60c>
 8003a88:	4ba4      	ldr	r3, [pc, #656]	; (8003d1c <Line_Track_Task+0x574>)
 8003a8a:	785b      	ldrb	r3, [r3, #1]
 8003a8c:	2b04      	cmp	r3, #4
 8003a8e:	f200 8191 	bhi.w	8003db4 <Line_Track_Task+0x60c>
			gamma = Skill_Mode(huart_debugg, 0.003, 0.032, tick);
 8003a92:	6879      	ldr	r1, [r7, #4]
 8003a94:	eddf 0aa2 	vldr	s1, [pc, #648]	; 8003d20 <Line_Track_Task+0x578>
 8003a98:	ed9f 0aa2 	vldr	s0, [pc, #648]	; 8003d24 <Line_Track_Task+0x57c>
 8003a9c:	68b8      	ldr	r0, [r7, #8]
 8003a9e:	f000 fc17 	bl	80042d0 <Skill_Mode>
 8003aa2:	eef0 7a40 	vmov.f32	s15, s0
 8003aa6:	4ba0      	ldr	r3, [pc, #640]	; (8003d28 <Line_Track_Task+0x580>)
 8003aa8:	edc3 7a00 	vstr	s15, [r3]

			//HTS SZERV HTRAMENETBEN
			PHI = atan((L/(L+D_REAR))*tan(gamma));////////////////////kiszmolni kzzel
 8003aac:	4b9e      	ldr	r3, [pc, #632]	; (8003d28 <Line_Track_Task+0x580>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f7fc fd69 	bl	8000588 <__aeabi_f2d>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	460b      	mov	r3, r1
 8003aba:	ec43 2b10 	vmov	d0, r2, r3
 8003abe:	f00b f9cf 	bl	800ee60 <tan>
 8003ac2:	ec51 0b10 	vmov	r0, r1, d0
 8003ac6:	a38e      	add	r3, pc, #568	; (adr r3, 8003d00 <Line_Track_Task+0x558>)
 8003ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003acc:	f7fc fdb4 	bl	8000638 <__aeabi_dmul>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	ec43 2b17 	vmov	d7, r2, r3
 8003ad8:	eeb0 0a47 	vmov.f32	s0, s14
 8003adc:	eef0 0a67 	vmov.f32	s1, s15
 8003ae0:	f00b f812 	bl	800eb08 <atan>
 8003ae4:	ec53 2b10 	vmov	r2, r3, d0
 8003ae8:	4610      	mov	r0, r2
 8003aea:	4619      	mov	r1, r3
 8003aec:	f7fd f87c 	bl	8000be8 <__aeabi_d2f>
 8003af0:	4603      	mov	r3, r0
 8003af2:	4a8e      	ldr	r2, [pc, #568]	; (8003d2c <Line_Track_Task+0x584>)
 8003af4:	6013      	str	r3, [r2, #0]
			ccr = (uint16_t)(SERVO_M * PHI + SERVO_REAR_CCR_MIDDLE);
 8003af6:	4b8d      	ldr	r3, [pc, #564]	; (8003d2c <Line_Track_Task+0x584>)
 8003af8:	edd3 7a00 	vldr	s15, [r3]
 8003afc:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 8003d30 <Line_Track_Task+0x588>
 8003b00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b04:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8003d34 <Line_Track_Task+0x58c>
 8003b08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003b0c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b10:	ee17 3a90 	vmov	r3, s15
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b87      	ldr	r3, [pc, #540]	; (8003d38 <Line_Track_Task+0x590>)
 8003b1a:	601a      	str	r2, [r3, #0]
			if(ccr > CCR_REAR_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 8003b1c:	4b86      	ldr	r3, [pc, #536]	; (8003d38 <Line_Track_Task+0x590>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f5b3 7f5c 	cmp.w	r3, #880	; 0x370
 8003b24:	dd04      	ble.n	8003b30 <Line_Track_Task+0x388>
			{
				ccr = CCR_REAR_MAX;
 8003b26:	4b84      	ldr	r3, [pc, #528]	; (8003d38 <Line_Track_Task+0x590>)
 8003b28:	f44f 725c 	mov.w	r2, #880	; 0x370
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e008      	b.n	8003b42 <Line_Track_Task+0x39a>
			}
			else if(ccr < CCR_REAR_MIN)//egyik irnyba se
 8003b30:	4b81      	ldr	r3, [pc, #516]	; (8003d38 <Line_Track_Task+0x590>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8003b38:	da03      	bge.n	8003b42 <Line_Track_Task+0x39a>
			{
				ccr = CCR_REAR_MIN;
 8003b3a:	4b7f      	ldr	r3, [pc, #508]	; (8003d38 <Line_Track_Task+0x590>)
 8003b3c:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8003b40:	601a      	str	r2, [r3, #0]
			}
			TIM1->CCR4 = ccr;
 8003b42:	4b7d      	ldr	r3, [pc, #500]	; (8003d38 <Line_Track_Task+0x590>)
 8003b44:	681a      	ldr	r2, [r3, #0]
 8003b46:	4b7d      	ldr	r3, [pc, #500]	; (8003d3c <Line_Track_Task+0x594>)
 8003b48:	641a      	str	r2, [r3, #64]	; 0x40
			//ELSSZERV HTRAMENETBEN
			PHI = atan((L/(L+D_FRONT))*tan(gamma))/3;
 8003b4a:	4b77      	ldr	r3, [pc, #476]	; (8003d28 <Line_Track_Task+0x580>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f7fc fd1a 	bl	8000588 <__aeabi_f2d>
 8003b54:	4602      	mov	r2, r0
 8003b56:	460b      	mov	r3, r1
 8003b58:	ec43 2b10 	vmov	d0, r2, r3
 8003b5c:	f00b f980 	bl	800ee60 <tan>
 8003b60:	ec51 0b10 	vmov	r0, r1, d0
 8003b64:	a368      	add	r3, pc, #416	; (adr r3, 8003d08 <Line_Track_Task+0x560>)
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f7fc fd65 	bl	8000638 <__aeabi_dmul>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	460b      	mov	r3, r1
 8003b72:	ec43 2b17 	vmov	d7, r2, r3
 8003b76:	eeb0 0a47 	vmov.f32	s0, s14
 8003b7a:	eef0 0a67 	vmov.f32	s1, s15
 8003b7e:	f00a ffc3 	bl	800eb08 <atan>
 8003b82:	ec51 0b10 	vmov	r0, r1, d0
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	4b6d      	ldr	r3, [pc, #436]	; (8003d40 <Line_Track_Task+0x598>)
 8003b8c:	f7fc fe7e 	bl	800088c <__aeabi_ddiv>
 8003b90:	4602      	mov	r2, r0
 8003b92:	460b      	mov	r3, r1
 8003b94:	4610      	mov	r0, r2
 8003b96:	4619      	mov	r1, r3
 8003b98:	f7fd f826 	bl	8000be8 <__aeabi_d2f>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	4a63      	ldr	r2, [pc, #396]	; (8003d2c <Line_Track_Task+0x584>)
 8003ba0:	6013      	str	r3, [r2, #0]
			ccr = (uint16_t)(SERVO_M * PHI + SERVO_FRONT_CCR_MIDDLE);//balra kanyarods
 8003ba2:	4b62      	ldr	r3, [pc, #392]	; (8003d2c <Line_Track_Task+0x584>)
 8003ba4:	edd3 7a00 	vldr	s15, [r3]
 8003ba8:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8003d30 <Line_Track_Task+0x588>
 8003bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bb0:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003d44 <Line_Track_Task+0x59c>
 8003bb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003bb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bbc:	ee17 3a90 	vmov	r3, s15
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	4b5c      	ldr	r3, [pc, #368]	; (8003d38 <Line_Track_Task+0x590>)
 8003bc6:	601a      	str	r2, [r3, #0]
			if(ccr > CCR_FRONT_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 8003bc8:	4b5b      	ldr	r3, [pc, #364]	; (8003d38 <Line_Track_Task+0x590>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003bd0:	dd04      	ble.n	8003bdc <Line_Track_Task+0x434>
			{
				ccr = CCR_FRONT_MAX;
 8003bd2:	4b59      	ldr	r3, [pc, #356]	; (8003d38 <Line_Track_Task+0x590>)
 8003bd4:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003bd8:	601a      	str	r2, [r3, #0]
 8003bda:	e008      	b.n	8003bee <Line_Track_Task+0x446>
			}
			else if(ccr < CCR_FRONT_MIN)//egyik irnyba se
 8003bdc:	4b56      	ldr	r3, [pc, #344]	; (8003d38 <Line_Track_Task+0x590>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8003be4:	da03      	bge.n	8003bee <Line_Track_Task+0x446>
			{
				ccr = CCR_FRONT_MIN;
 8003be6:	4b54      	ldr	r3, [pc, #336]	; (8003d38 <Line_Track_Task+0x590>)
 8003be8:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003bec:	601a      	str	r2, [r3, #0]
			}
			TIM2->CCR1 = ccr;
 8003bee:	4b52      	ldr	r3, [pc, #328]	; (8003d38 <Line_Track_Task+0x590>)
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bf6:	635a      	str	r2, [r3, #52]	; 0x34
 8003bf8:	e0cc      	b.n	8003d94 <Line_Track_Task+0x5ec>
		}

	}
	/*****Gyorsasgi plya zemmd******/
	else if(mode == FAST)
 8003bfa:	4b53      	ldr	r3, [pc, #332]	; (8003d48 <Line_Track_Task+0x5a0>)
 8003bfc:	781b      	ldrb	r3, [r3, #0]
 8003bfe:	2b3f      	cmp	r3, #63	; 0x3f
 8003c00:	f040 80c8 	bne.w	8003d94 <Line_Track_Task+0x5ec>
	{
		if(G0_Read_Fast(huart_stm, huart_debugg)) return; //ha sikertelen az olvass a G0 bl akkor nincs rtelme az egsznek
 8003c04:	68b9      	ldr	r1, [r7, #8]
 8003c06:	68f8      	ldr	r0, [r7, #12]
 8003c08:	f7ff fd60 	bl	80036cc <G0_Read_Fast>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f040 80d2 	bne.w	8003db8 <Line_Track_Task+0x610>
		if (LINE_CNT<1 || LINE_CNT > 3) return;//ha nincs vonal a kocsi alatt
 8003c14:	4b41      	ldr	r3, [pc, #260]	; (8003d1c <Line_Track_Task+0x574>)
 8003c16:	785b      	ldrb	r3, [r3, #1]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 80cf 	beq.w	8003dbc <Line_Track_Task+0x614>
 8003c1e:	4b3f      	ldr	r3, [pc, #252]	; (8003d1c <Line_Track_Task+0x574>)
 8003c20:	785b      	ldrb	r3, [r3, #1]
 8003c22:	2b03      	cmp	r3, #3
 8003c24:	f200 80ca 	bhi.w	8003dbc <Line_Track_Task+0x614>
		gamma = Fast_Mode(huart_debugg,tick);
 8003c28:	6879      	ldr	r1, [r7, #4]
 8003c2a:	68b8      	ldr	r0, [r7, #8]
 8003c2c:	f000 f8d4 	bl	8003dd8 <Fast_Mode>
 8003c30:	eef0 7a40 	vmov.f32	s15, s0
 8003c34:	4b3c      	ldr	r3, [pc, #240]	; (8003d28 <Line_Track_Task+0x580>)
 8003c36:	edc3 7a00 	vstr	s15, [r3]
		PHI = atan((L/(L+D_FRONT))*tan(gamma));
 8003c3a:	4b3b      	ldr	r3, [pc, #236]	; (8003d28 <Line_Track_Task+0x580>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fc fca2 	bl	8000588 <__aeabi_f2d>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	ec43 2b10 	vmov	d0, r2, r3
 8003c4c:	f00b f908 	bl	800ee60 <tan>
 8003c50:	ec51 0b10 	vmov	r0, r1, d0
 8003c54:	a32c      	add	r3, pc, #176	; (adr r3, 8003d08 <Line_Track_Task+0x560>)
 8003c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5a:	f7fc fced 	bl	8000638 <__aeabi_dmul>
 8003c5e:	4602      	mov	r2, r0
 8003c60:	460b      	mov	r3, r1
 8003c62:	ec43 2b17 	vmov	d7, r2, r3
 8003c66:	eeb0 0a47 	vmov.f32	s0, s14
 8003c6a:	eef0 0a67 	vmov.f32	s1, s15
 8003c6e:	f00a ff4b 	bl	800eb08 <atan>
 8003c72:	ec53 2b10 	vmov	r2, r3, d0
 8003c76:	4610      	mov	r0, r2
 8003c78:	4619      	mov	r1, r3
 8003c7a:	f7fc ffb5 	bl	8000be8 <__aeabi_d2f>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	4a2a      	ldr	r2, [pc, #168]	; (8003d2c <Line_Track_Task+0x584>)
 8003c82:	6013      	str	r3, [r2, #0]
		if(v>2000) ccr = (uint16_t)(-SERVO_M_STRAIGHT * PHI + SERVO_FRONT_CCR_MIDDLE);
 8003c84:	4b31      	ldr	r3, [pc, #196]	; (8003d4c <Line_Track_Task+0x5a4>)
 8003c86:	edd3 7a00 	vldr	s15, [r3]
 8003c8a:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8003d50 <Line_Track_Task+0x5a8>
 8003c8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c96:	dd13      	ble.n	8003cc0 <Line_Track_Task+0x518>
 8003c98:	4b24      	ldr	r3, [pc, #144]	; (8003d2c <Line_Track_Task+0x584>)
 8003c9a:	edd3 7a00 	vldr	s15, [r3]
 8003c9e:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8003d54 <Line_Track_Task+0x5ac>
 8003ca2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ca6:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8003d44 <Line_Track_Task+0x59c>
 8003caa:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cb2:	ee17 3a90 	vmov	r3, s15
 8003cb6:	b29b      	uxth	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4b1f      	ldr	r3, [pc, #124]	; (8003d38 <Line_Track_Task+0x590>)
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e012      	b.n	8003ce6 <Line_Track_Task+0x53e>
		else ccr =(uint16_t)(-SERVO_M_CORNER * PHI + SERVO_FRONT_CCR_MIDDLE);
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	; (8003d2c <Line_Track_Task+0x584>)
 8003cc2:	edd3 7a00 	vldr	s15, [r3]
 8003cc6:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8003d58 <Line_Track_Task+0x5b0>
 8003cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cce:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8003d44 <Line_Track_Task+0x59c>
 8003cd2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003cd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003cda:	ee17 3a90 	vmov	r3, s15
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	4b15      	ldr	r3, [pc, #84]	; (8003d38 <Line_Track_Task+0x590>)
 8003ce4:	601a      	str	r2, [r3, #0]
		if(ccr > CCR_FRONT_MAX)//ne fesztsk neki a mechanikai hatrnak a szervt
 8003ce6:	4b14      	ldr	r3, [pc, #80]	; (8003d38 <Line_Track_Task+0x590>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8003cee:	dd35      	ble.n	8003d5c <Line_Track_Task+0x5b4>
		{
			ccr = CCR_FRONT_MAX;
 8003cf0:	4b11      	ldr	r3, [pc, #68]	; (8003d38 <Line_Track_Task+0x590>)
 8003cf2:	f44f 7261 	mov.w	r2, #900	; 0x384
 8003cf6:	601a      	str	r2, [r3, #0]
 8003cf8:	e039      	b.n	8003d6e <Line_Track_Task+0x5c6>
 8003cfa:	bf00      	nop
 8003cfc:	f3af 8000 	nop.w
 8003d00:	a3f47e90 	.word	0xa3f47e90
 8003d04:	3fe8fd1f 	.word	0x3fe8fd1f
 8003d08:	c4830201 	.word	0xc4830201
 8003d0c:	3fe73a26 	.word	0x3fe73a26
 8003d10:	200002ad 	.word	0x200002ad
 8003d14:	200002a0 	.word	0x200002a0
 8003d18:	c2c80000 	.word	0xc2c80000
 8003d1c:	20000630 	.word	0x20000630
 8003d20:	3d03126f 	.word	0x3d03126f
 8003d24:	3b449ba6 	.word	0x3b449ba6
 8003d28:	2000063c 	.word	0x2000063c
 8003d2c:	20000640 	.word	0x20000640
 8003d30:	44af0000 	.word	0x44af0000
 8003d34:	441c8000 	.word	0x441c8000
 8003d38:	20000034 	.word	0x20000034
 8003d3c:	40010000 	.word	0x40010000
 8003d40:	40080000 	.word	0x40080000
 8003d44:	442d0000 	.word	0x442d0000
 8003d48:	2000029e 	.word	0x2000029e
 8003d4c:	20000618 	.word	0x20000618
 8003d50:	44fa0000 	.word	0x44fa0000
 8003d54:	c4610000 	.word	0xc4610000
 8003d58:	c4c1c000 	.word	0xc4c1c000
		}
		else if(ccr < CCR_FRONT_MIN)//egyik irnyba se
 8003d5c:	4b19      	ldr	r3, [pc, #100]	; (8003dc4 <Line_Track_Task+0x61c>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8003d64:	da03      	bge.n	8003d6e <Line_Track_Task+0x5c6>
		{
			ccr = CCR_FRONT_MIN;
 8003d66:	4b17      	ldr	r3, [pc, #92]	; (8003dc4 <Line_Track_Task+0x61c>)
 8003d68:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8003d6c:	601a      	str	r2, [r3, #0]
		}
		TIM2->CCR1 = ccr;
 8003d6e:	4b15      	ldr	r3, [pc, #84]	; (8003dc4 <Line_Track_Task+0x61c>)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003d76:	635a      	str	r2, [r3, #52]	; 0x34
		if(ccr_rear_prev!=SERVO_REAR_CCR_MIDDLE) TIM1->CCR4 = SERVO_REAR_CCR_MIDDLE;
 8003d78:	4b13      	ldr	r3, [pc, #76]	; (8003dc8 <Line_Track_Task+0x620>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f240 2272 	movw	r2, #626	; 0x272
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d003      	beq.n	8003d8c <Line_Track_Task+0x5e4>
 8003d84:	4b11      	ldr	r3, [pc, #68]	; (8003dcc <Line_Track_Task+0x624>)
 8003d86:	f240 2272 	movw	r2, #626	; 0x272
 8003d8a:	641a      	str	r2, [r3, #64]	; 0x40
		ccr_rear_prev=SERVO_REAR_CCR_MIDDLE;
 8003d8c:	4b0e      	ldr	r3, [pc, #56]	; (8003dc8 <Line_Track_Task+0x620>)
 8003d8e:	f240 2272 	movw	r2, #626	; 0x272
 8003d92:	601a      	str	r2, [r3, #0]
	}

	tick_prev=tick;
 8003d94:	4a0e      	ldr	r2, [pc, #56]	; (8003dd0 <Line_Track_Task+0x628>)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	e010      	b.n	8003dbe <Line_Track_Task+0x616>
	if(line_track_task_tick>tick) return;
 8003d9c:	bf00      	nop
 8003d9e:	e00e      	b.n	8003dbe <Line_Track_Task+0x616>
			if(G0_Read_Skill(huart_stm, huart_debugg, CMD_READ_SKILL_FORWARD))return;
 8003da0:	bf00      	nop
 8003da2:	e00c      	b.n	8003dbe <Line_Track_Task+0x616>
			if(tmp)return;
 8003da4:	bf00      	nop
 8003da6:	e00a      	b.n	8003dbe <Line_Track_Task+0x616>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8003da8:	bf00      	nop
 8003daa:	e008      	b.n	8003dbe <Line_Track_Task+0x616>
			if(G0_Read_Skill(huart_stm, huart_debugg, CMD_READ_SKILL_REVERSE))return;
 8003dac:	bf00      	nop
 8003dae:	e006      	b.n	8003dbe <Line_Track_Task+0x616>
			if(tmp)return;
 8003db0:	bf00      	nop
 8003db2:	e004      	b.n	8003dbe <Line_Track_Task+0x616>
			if (LINE_CNT<1 || LINE_CNT > 4) return;//ha nincs vonal a kocsi alatt
 8003db4:	bf00      	nop
 8003db6:	e002      	b.n	8003dbe <Line_Track_Task+0x616>
		if(G0_Read_Fast(huart_stm, huart_debugg)) return; //ha sikertelen az olvass a G0 bl akkor nincs rtelme az egsznek
 8003db8:	bf00      	nop
 8003dba:	e000      	b.n	8003dbe <Line_Track_Task+0x616>
		if (LINE_CNT<1 || LINE_CNT > 3) return;//ha nincs vonal a kocsi alatt
 8003dbc:	bf00      	nop
}
 8003dbe:	3718      	adds	r7, #24
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd80      	pop	{r7, pc}
 8003dc4:	20000034 	.word	0x20000034
 8003dc8:	20000644 	.word	0x20000644
 8003dcc:	40010000 	.word	0x40010000
 8003dd0:	20000648 	.word	0x20000648
 8003dd4:	00000000 	.word	0x00000000

08003dd8 <Fast_Mode>:

float Fast_Mode(UART_HandleTypeDef *huart_debugg, uint32_t t)
{
 8003dd8:	b5b0      	push	{r4, r5, r7, lr}
 8003dda:	b084      	sub	sp, #16
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
 8003de0:	6039      	str	r1, [r7, #0]
	static float delta;
	static float gamma;

	static float kD=K_D;

	uint32_t sum=0;
 8003de2:	2300      	movs	r3, #0
 8003de4:	60fb      	str	r3, [r7, #12]
	uint32_t dist=0;
 8003de6:	2300      	movs	r3, #0
 8003de8:	60bb      	str	r3, [r7, #8]


	if(swState[0] == FREERUN_MODE)
 8003dea:	4b50      	ldr	r3, [pc, #320]	; (8003f2c <Fast_Mode+0x154>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	f040 8084 	bne.w	8003efc <Fast_Mode+0x124>
	{
		/*****Gyorst jells figyelse (szaggatott 3 vonal)*****/
		if(LINE_CNT != lineCnt_prev && (!Free_Run_State || Free_Run_State==2) && (LINE_CNT==1 || LINE_CNT==3)) //ha vltozik az alattunk lv vonalak szma
 8003df4:	4b4e      	ldr	r3, [pc, #312]	; (8003f30 <Fast_Mode+0x158>)
 8003df6:	785a      	ldrb	r2, [r3, #1]
 8003df8:	4b4e      	ldr	r3, [pc, #312]	; (8003f34 <Fast_Mode+0x15c>)
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d056      	beq.n	8003eae <Fast_Mode+0xd6>
 8003e00:	4b4d      	ldr	r3, [pc, #308]	; (8003f38 <Fast_Mode+0x160>)
 8003e02:	781b      	ldrb	r3, [r3, #0]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d003      	beq.n	8003e10 <Fast_Mode+0x38>
 8003e08:	4b4b      	ldr	r3, [pc, #300]	; (8003f38 <Fast_Mode+0x160>)
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d14e      	bne.n	8003eae <Fast_Mode+0xd6>
 8003e10:	4b47      	ldr	r3, [pc, #284]	; (8003f30 <Fast_Mode+0x158>)
 8003e12:	785b      	ldrb	r3, [r3, #1]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d003      	beq.n	8003e20 <Fast_Mode+0x48>
 8003e18:	4b45      	ldr	r3, [pc, #276]	; (8003f30 <Fast_Mode+0x158>)
 8003e1a:	785b      	ldrb	r3, [r3, #1]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d146      	bne.n	8003eae <Fast_Mode+0xd6>
		{
			dt[index] = t - t_prev;
 8003e20:	4b46      	ldr	r3, [pc, #280]	; (8003f3c <Fast_Mode+0x164>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4a46      	ldr	r2, [pc, #280]	; (8003f40 <Fast_Mode+0x168>)
 8003e26:	7812      	ldrb	r2, [r2, #0]
 8003e28:	4611      	mov	r1, r2
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	4a45      	ldr	r2, [pc, #276]	; (8003f44 <Fast_Mode+0x16c>)
 8003e30:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			sum=dt[0] + dt[1] + dt[2] + dt[3]+ dt[4]+dt[5] + dt[6] + dt[7];
 8003e34:	4b43      	ldr	r3, [pc, #268]	; (8003f44 <Fast_Mode+0x16c>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	4b42      	ldr	r3, [pc, #264]	; (8003f44 <Fast_Mode+0x16c>)
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	441a      	add	r2, r3
 8003e3e:	4b41      	ldr	r3, [pc, #260]	; (8003f44 <Fast_Mode+0x16c>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	441a      	add	r2, r3
 8003e44:	4b3f      	ldr	r3, [pc, #252]	; (8003f44 <Fast_Mode+0x16c>)
 8003e46:	68db      	ldr	r3, [r3, #12]
 8003e48:	441a      	add	r2, r3
 8003e4a:	4b3e      	ldr	r3, [pc, #248]	; (8003f44 <Fast_Mode+0x16c>)
 8003e4c:	691b      	ldr	r3, [r3, #16]
 8003e4e:	441a      	add	r2, r3
 8003e50:	4b3c      	ldr	r3, [pc, #240]	; (8003f44 <Fast_Mode+0x16c>)
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	441a      	add	r2, r3
 8003e56:	4b3b      	ldr	r3, [pc, #236]	; (8003f44 <Fast_Mode+0x16c>)
 8003e58:	699b      	ldr	r3, [r3, #24]
 8003e5a:	441a      	add	r2, r3
 8003e5c:	4b39      	ldr	r3, [pc, #228]	; (8003f44 <Fast_Mode+0x16c>)
 8003e5e:	69db      	ldr	r3, [r3, #28]
 8003e60:	4413      	add	r3, r2
 8003e62:	60fb      	str	r3, [r7, #12]
			if((sum > 400) && (sum < 1100))
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8003e6a:	d910      	bls.n	8003e8e <Fast_Mode+0xb6>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f240 424b 	movw	r2, #1099	; 0x44b
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d80b      	bhi.n	8003e8e <Fast_Mode+0xb6>
			{
				v_ref=5500;
 8003e76:	4b34      	ldr	r3, [pc, #208]	; (8003f48 <Fast_Mode+0x170>)
 8003e78:	4a34      	ldr	r2, [pc, #208]	; (8003f4c <Fast_Mode+0x174>)
 8003e7a:	601a      	str	r2, [r3, #0]
				LED_B(1);
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003e82:	4833      	ldr	r0, [pc, #204]	; (8003f50 <Fast_Mode+0x178>)
 8003e84:	f004 f90a 	bl	800809c <HAL_GPIO_WritePin>
				Free_Run_State=1;
 8003e88:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <Fast_Mode+0x160>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	701a      	strb	r2, [r3, #0]
			}
			index++;
 8003e8e:	4b2c      	ldr	r3, [pc, #176]	; (8003f40 <Fast_Mode+0x168>)
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	3301      	adds	r3, #1
 8003e94:	b2da      	uxtb	r2, r3
 8003e96:	4b2a      	ldr	r3, [pc, #168]	; (8003f40 <Fast_Mode+0x168>)
 8003e98:	701a      	strb	r2, [r3, #0]
			if(index>7) index=0;
 8003e9a:	4b29      	ldr	r3, [pc, #164]	; (8003f40 <Fast_Mode+0x168>)
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	2b07      	cmp	r3, #7
 8003ea0:	d902      	bls.n	8003ea8 <Fast_Mode+0xd0>
 8003ea2:	4b27      	ldr	r3, [pc, #156]	; (8003f40 <Fast_Mode+0x168>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	701a      	strb	r2, [r3, #0]
			t_prev = t;
 8003ea8:	4a24      	ldr	r2, [pc, #144]	; (8003f3c <Fast_Mode+0x164>)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	6013      	str	r3, [r2, #0]
		}
		/* A memriajelleg statikus vltozk segtsgvel vizsgljuk a szaggatott vonalat*/
		lineCnt_prev = LINE_CNT; //az elz rtket a jelenlegihez hangoljuk
 8003eae:	4b20      	ldr	r3, [pc, #128]	; (8003f30 <Fast_Mode+0x158>)
 8003eb0:	785a      	ldrb	r2, [r3, #1]
 8003eb2:	4b20      	ldr	r3, [pc, #128]	; (8003f34 <Fast_Mode+0x15c>)
 8003eb4:	701a      	strb	r2, [r3, #0]

		/*****Lasst jells figyelse (folytonos 3 vonal)*****/
		if(LINE_CNT > 1 && (!Free_Run_State || Free_Run_State==1)) //ha 3 vonalat rzkelnk
 8003eb6:	4b1e      	ldr	r3, [pc, #120]	; (8003f30 <Fast_Mode+0x158>)
 8003eb8:	785b      	ldrb	r3, [r3, #1]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d91a      	bls.n	8003ef4 <Fast_Mode+0x11c>
 8003ebe:	4b1e      	ldr	r3, [pc, #120]	; (8003f38 <Fast_Mode+0x160>)
 8003ec0:	781b      	ldrb	r3, [r3, #0]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <Fast_Mode+0xf6>
 8003ec6:	4b1c      	ldr	r3, [pc, #112]	; (8003f38 <Fast_Mode+0x160>)
 8003ec8:	781b      	ldrb	r3, [r3, #0]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d112      	bne.n	8003ef4 <Fast_Mode+0x11c>
		{
			if(t > (start3time + BREAK_TIME_MS)) //ha mr legalbb BREAK_TIME_MS -id ta folyamatosan 3 vonal van alattunk
 8003ece:	4b21      	ldr	r3, [pc, #132]	; (8003f54 <Fast_Mode+0x17c>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	3350      	adds	r3, #80	; 0x50
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	429a      	cmp	r2, r3
 8003ed8:	d952      	bls.n	8003f80 <Fast_Mode+0x1a8>
			{
				v_ref = 1600;
 8003eda:	4b1b      	ldr	r3, [pc, #108]	; (8003f48 <Fast_Mode+0x170>)
 8003edc:	4a1e      	ldr	r2, [pc, #120]	; (8003f58 <Fast_Mode+0x180>)
 8003ede:	601a      	str	r2, [r3, #0]
				Free_Run_State=2;
 8003ee0:	4b15      	ldr	r3, [pc, #84]	; (8003f38 <Fast_Mode+0x160>)
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	701a      	strb	r2, [r3, #0]
				LED_B(0);
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003eec:	4818      	ldr	r0, [pc, #96]	; (8003f50 <Fast_Mode+0x178>)
 8003eee:	f004 f8d5 	bl	800809c <HAL_GPIO_WritePin>
			if(t > (start3time + BREAK_TIME_MS)) //ha mr legalbb BREAK_TIME_MS -id ta folyamatosan 3 vonal van alattunk
 8003ef2:	e045      	b.n	8003f80 <Fast_Mode+0x1a8>
			}
		}
		else //ha 1 vonalat rzkelnk
		{
			start3time = t;
 8003ef4:	4a17      	ldr	r2, [pc, #92]	; (8003f54 <Fast_Mode+0x17c>)
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e041      	b.n	8003f80 <Fast_Mode+0x1a8>
		}
		/*****FKEZS NEGATV PWM-EL*******/
	}

	/*****SC zemmd******/
	else if(swState[0]==SC_MODE)
 8003efc:	4b0b      	ldr	r3, [pc, #44]	; (8003f2c <Fast_Mode+0x154>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d13d      	bne.n	8003f80 <Fast_Mode+0x1a8>
	{
		dist=(((uint16_t)rxBuf[5])<<8) | ((uint16_t)rxBuf[6]);
 8003f04:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <Fast_Mode+0x158>)
 8003f06:	795b      	ldrb	r3, [r3, #5]
 8003f08:	021b      	lsls	r3, r3, #8
 8003f0a:	4a09      	ldr	r2, [pc, #36]	; (8003f30 <Fast_Mode+0x158>)
 8003f0c:	7992      	ldrb	r2, [r2, #6]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	60bb      	str	r3, [r7, #8]
		if(dist>1000 || rxBuf[4]) v_ref=1500; //ha tul messze vana  SC vagy rvnytelen az olvass
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003f18:	d803      	bhi.n	8003f22 <Fast_Mode+0x14a>
 8003f1a:	4b05      	ldr	r3, [pc, #20]	; (8003f30 <Fast_Mode+0x158>)
 8003f1c:	791b      	ldrb	r3, [r3, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d020      	beq.n	8003f64 <Fast_Mode+0x18c>
 8003f22:	4b09      	ldr	r3, [pc, #36]	; (8003f48 <Fast_Mode+0x170>)
 8003f24:	4a0d      	ldr	r2, [pc, #52]	; (8003f5c <Fast_Mode+0x184>)
 8003f26:	601a      	str	r2, [r3, #0]
 8003f28:	e02a      	b.n	8003f80 <Fast_Mode+0x1a8>
 8003f2a:	bf00      	nop
 8003f2c:	20000294 	.word	0x20000294
 8003f30:	20000630 	.word	0x20000630
 8003f34:	20000038 	.word	0x20000038
 8003f38:	2000064c 	.word	0x2000064c
 8003f3c:	20000650 	.word	0x20000650
 8003f40:	20000654 	.word	0x20000654
 8003f44:	2000003c 	.word	0x2000003c
 8003f48:	200002a0 	.word	0x200002a0
 8003f4c:	45abe000 	.word	0x45abe000
 8003f50:	40020400 	.word	0x40020400
 8003f54:	20000658 	.word	0x20000658
 8003f58:	44c80000 	.word	0x44c80000
 8003f5c:	44bb8000 	.word	0x44bb8000
 8003f60:	43fa0000 	.word	0x43fa0000
		else v_ref = 2*(float)dist-500;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	ee07 3a90 	vmov	s15, r3
 8003f6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f6e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003f72:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8003f60 <Fast_Mode+0x188>
 8003f76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f7a:	4bc1      	ldr	r3, [pc, #772]	; (8004280 <Fast_Mode+0x4a8>)
 8003f7c:	edc3 7a00 	vstr	s15, [r3]
	}

	x_elso=(float)rxBuf[2]*204/255.0-102;//248
 8003f80:	4bc0      	ldr	r3, [pc, #768]	; (8004284 <Fast_Mode+0x4ac>)
 8003f82:	789b      	ldrb	r3, [r3, #2]
 8003f84:	ee07 3a90 	vmov	s15, r3
 8003f88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f8c:	ed9f 7abe 	vldr	s14, [pc, #760]	; 8004288 <Fast_Mode+0x4b0>
 8003f90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f94:	ee17 0a90 	vmov	r0, s15
 8003f98:	f7fc faf6 	bl	8000588 <__aeabi_f2d>
 8003f9c:	a3b0      	add	r3, pc, #704	; (adr r3, 8004260 <Fast_Mode+0x488>)
 8003f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fa2:	f7fc fc73 	bl	800088c <__aeabi_ddiv>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	460b      	mov	r3, r1
 8003faa:	4610      	mov	r0, r2
 8003fac:	4619      	mov	r1, r3
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	4bb6      	ldr	r3, [pc, #728]	; (800428c <Fast_Mode+0x4b4>)
 8003fb4:	f7fc f988 	bl	80002c8 <__aeabi_dsub>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4610      	mov	r0, r2
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	f7fc fe12 	bl	8000be8 <__aeabi_d2f>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	4ab2      	ldr	r2, [pc, #712]	; (8004290 <Fast_Mode+0x4b8>)
 8003fc8:	6013      	str	r3, [r2, #0]
	x_hatso=(float)rxBuf[3]*204/255.0-102; //244
 8003fca:	4bae      	ldr	r3, [pc, #696]	; (8004284 <Fast_Mode+0x4ac>)
 8003fcc:	78db      	ldrb	r3, [r3, #3]
 8003fce:	ee07 3a90 	vmov	s15, r3
 8003fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003fd6:	ed9f 7aac 	vldr	s14, [pc, #688]	; 8004288 <Fast_Mode+0x4b0>
 8003fda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fde:	ee17 0a90 	vmov	r0, s15
 8003fe2:	f7fc fad1 	bl	8000588 <__aeabi_f2d>
 8003fe6:	a39e      	add	r3, pc, #632	; (adr r3, 8004260 <Fast_Mode+0x488>)
 8003fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fec:	f7fc fc4e 	bl	800088c <__aeabi_ddiv>
 8003ff0:	4602      	mov	r2, r0
 8003ff2:	460b      	mov	r3, r1
 8003ff4:	4610      	mov	r0, r2
 8003ff6:	4619      	mov	r1, r3
 8003ff8:	f04f 0200 	mov.w	r2, #0
 8003ffc:	4ba3      	ldr	r3, [pc, #652]	; (800428c <Fast_Mode+0x4b4>)
 8003ffe:	f7fc f963 	bl	80002c8 <__aeabi_dsub>
 8004002:	4602      	mov	r2, r0
 8004004:	460b      	mov	r3, r1
 8004006:	4610      	mov	r0, r2
 8004008:	4619      	mov	r1, r3
 800400a:	f7fc fded 	bl	8000be8 <__aeabi_d2f>
 800400e:	4603      	mov	r3, r0
 8004010:	4aa0      	ldr	r2, [pc, #640]	; (8004294 <Fast_Mode+0x4bc>)
 8004012:	6013      	str	r3, [r2, #0]
	delta=atan((float)(x_elso-x_hatso)/L_SENSOR);
 8004014:	4b9e      	ldr	r3, [pc, #632]	; (8004290 <Fast_Mode+0x4b8>)
 8004016:	ed93 7a00 	vldr	s14, [r3]
 800401a:	4b9e      	ldr	r3, [pc, #632]	; (8004294 <Fast_Mode+0x4bc>)
 800401c:	edd3 7a00 	vldr	s15, [r3]
 8004020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004024:	ee17 0a90 	vmov	r0, s15
 8004028:	f7fc faae 	bl	8000588 <__aeabi_f2d>
 800402c:	f04f 0200 	mov.w	r2, #0
 8004030:	4b99      	ldr	r3, [pc, #612]	; (8004298 <Fast_Mode+0x4c0>)
 8004032:	f7fc fc2b 	bl	800088c <__aeabi_ddiv>
 8004036:	4602      	mov	r2, r0
 8004038:	460b      	mov	r3, r1
 800403a:	ec43 2b17 	vmov	d7, r2, r3
 800403e:	eeb0 0a47 	vmov.f32	s0, s14
 8004042:	eef0 0a67 	vmov.f32	s1, s15
 8004046:	f00a fd5f 	bl	800eb08 <atan>
 800404a:	ec53 2b10 	vmov	r2, r3, d0
 800404e:	4610      	mov	r0, r2
 8004050:	4619      	mov	r1, r3
 8004052:	f7fc fdc9 	bl	8000be8 <__aeabi_d2f>
 8004056:	4603      	mov	r3, r0
 8004058:	4a90      	ldr	r2, [pc, #576]	; (800429c <Fast_Mode+0x4c4>)
 800405a:	6013      	str	r3, [r2, #0]
	/**/
	//szablyozparamterek ujraszmolsa az aktulis sebessg alapjn
	if(v>100 || v<-100)
 800405c:	4b90      	ldr	r3, [pc, #576]	; (80042a0 <Fast_Mode+0x4c8>)
 800405e:	edd3 7a00 	vldr	s15, [r3]
 8004062:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80042a4 <Fast_Mode+0x4cc>
 8004066:	eef4 7ac7 	vcmpe.f32	s15, s14
 800406a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800406e:	dc0a      	bgt.n	8004086 <Fast_Mode+0x2ae>
 8004070:	4b8b      	ldr	r3, [pc, #556]	; (80042a0 <Fast_Mode+0x4c8>)
 8004072:	edd3 7a00 	vldr	s15, [r3]
 8004076:	ed9f 7a8c 	vldr	s14, [pc, #560]	; 80042a8 <Fast_Mode+0x4d0>
 800407a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800407e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004082:	f140 80b9 	bpl.w	80041f8 <Fast_Mode+0x420>
	{
		if(v<2400)
 8004086:	4b86      	ldr	r3, [pc, #536]	; (80042a0 <Fast_Mode+0x4c8>)
 8004088:	edd3 7a00 	vldr	s15, [r3]
 800408c:	ed9f 7a87 	vldr	s14, [pc, #540]	; 80042ac <Fast_Mode+0x4d4>
 8004090:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004098:	d557      	bpl.n	800414a <Fast_Mode+0x372>
		{
			k_p = -L/(v*v)*S1MULTS2_SLOW;
 800409a:	4b81      	ldr	r3, [pc, #516]	; (80042a0 <Fast_Mode+0x4c8>)
 800409c:	ed93 7a00 	vldr	s14, [r3]
 80040a0:	4b7f      	ldr	r3, [pc, #508]	; (80042a0 <Fast_Mode+0x4c8>)
 80040a2:	edd3 7a00 	vldr	s15, [r3]
 80040a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040aa:	ee17 0a90 	vmov	r0, s15
 80040ae:	f7fc fa6b 	bl	8000588 <__aeabi_f2d>
 80040b2:	4602      	mov	r2, r0
 80040b4:	460b      	mov	r3, r1
 80040b6:	a16c      	add	r1, pc, #432	; (adr r1, 8004268 <Fast_Mode+0x490>)
 80040b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040bc:	f7fc fbe6 	bl	800088c <__aeabi_ddiv>
 80040c0:	4602      	mov	r2, r0
 80040c2:	460b      	mov	r3, r1
 80040c4:	4610      	mov	r0, r2
 80040c6:	4619      	mov	r1, r3
 80040c8:	a369      	add	r3, pc, #420	; (adr r3, 8004270 <Fast_Mode+0x498>)
 80040ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ce:	f7fc fab3 	bl	8000638 <__aeabi_dmul>
 80040d2:	4602      	mov	r2, r0
 80040d4:	460b      	mov	r3, r1
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	f7fc fd85 	bl	8000be8 <__aeabi_d2f>
 80040de:	4603      	mov	r3, r0
 80040e0:	4a73      	ldr	r2, [pc, #460]	; (80042b0 <Fast_Mode+0x4d8>)
 80040e2:	6013      	str	r3, [r2, #0]
			k_delta = L/v*(S1ADDS2_SLOW-v*k_p);
 80040e4:	4b6e      	ldr	r3, [pc, #440]	; (80042a0 <Fast_Mode+0x4c8>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7fc fa4d 	bl	8000588 <__aeabi_f2d>
 80040ee:	4602      	mov	r2, r0
 80040f0:	460b      	mov	r3, r1
 80040f2:	a161      	add	r1, pc, #388	; (adr r1, 8004278 <Fast_Mode+0x4a0>)
 80040f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040f8:	f7fc fbc8 	bl	800088c <__aeabi_ddiv>
 80040fc:	4602      	mov	r2, r0
 80040fe:	460b      	mov	r3, r1
 8004100:	4614      	mov	r4, r2
 8004102:	461d      	mov	r5, r3
 8004104:	4b66      	ldr	r3, [pc, #408]	; (80042a0 <Fast_Mode+0x4c8>)
 8004106:	ed93 7a00 	vldr	s14, [r3]
 800410a:	4b69      	ldr	r3, [pc, #420]	; (80042b0 <Fast_Mode+0x4d8>)
 800410c:	edd3 7a00 	vldr	s15, [r3]
 8004110:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004114:	eeb9 7a08 	vmov.f32	s14, #152	; 0xc0c00000 -6.0
 8004118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800411c:	ee17 0a90 	vmov	r0, s15
 8004120:	f7fc fa32 	bl	8000588 <__aeabi_f2d>
 8004124:	4602      	mov	r2, r0
 8004126:	460b      	mov	r3, r1
 8004128:	4620      	mov	r0, r4
 800412a:	4629      	mov	r1, r5
 800412c:	f7fc fa84 	bl	8000638 <__aeabi_dmul>
 8004130:	4602      	mov	r2, r0
 8004132:	460b      	mov	r3, r1
 8004134:	4610      	mov	r0, r2
 8004136:	4619      	mov	r1, r3
 8004138:	f7fc fd56 	bl	8000be8 <__aeabi_d2f>
 800413c:	4603      	mov	r3, r0
 800413e:	4a5d      	ldr	r2, [pc, #372]	; (80042b4 <Fast_Mode+0x4dc>)
 8004140:	6013      	str	r3, [r2, #0]
			kD=-0.06;
 8004142:	4b5d      	ldr	r3, [pc, #372]	; (80042b8 <Fast_Mode+0x4e0>)
 8004144:	4a5d      	ldr	r2, [pc, #372]	; (80042bc <Fast_Mode+0x4e4>)
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	e056      	b.n	80041f8 <Fast_Mode+0x420>
			//kD=0;
		}
		else
		{
			k_p = -L/(v*v)*S1MULTS2_SLOW;
 800414a:	4b55      	ldr	r3, [pc, #340]	; (80042a0 <Fast_Mode+0x4c8>)
 800414c:	ed93 7a00 	vldr	s14, [r3]
 8004150:	4b53      	ldr	r3, [pc, #332]	; (80042a0 <Fast_Mode+0x4c8>)
 8004152:	edd3 7a00 	vldr	s15, [r3]
 8004156:	ee67 7a27 	vmul.f32	s15, s14, s15
 800415a:	ee17 0a90 	vmov	r0, s15
 800415e:	f7fc fa13 	bl	8000588 <__aeabi_f2d>
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	a140      	add	r1, pc, #256	; (adr r1, 8004268 <Fast_Mode+0x490>)
 8004168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800416c:	f7fc fb8e 	bl	800088c <__aeabi_ddiv>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4610      	mov	r0, r2
 8004176:	4619      	mov	r1, r3
 8004178:	a33d      	add	r3, pc, #244	; (adr r3, 8004270 <Fast_Mode+0x498>)
 800417a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800417e:	f7fc fa5b 	bl	8000638 <__aeabi_dmul>
 8004182:	4602      	mov	r2, r0
 8004184:	460b      	mov	r3, r1
 8004186:	4610      	mov	r0, r2
 8004188:	4619      	mov	r1, r3
 800418a:	f7fc fd2d 	bl	8000be8 <__aeabi_d2f>
 800418e:	4603      	mov	r3, r0
 8004190:	4a47      	ldr	r2, [pc, #284]	; (80042b0 <Fast_Mode+0x4d8>)
 8004192:	6013      	str	r3, [r2, #0]
			k_delta = L/v*(S1ADDS2_SLOW-v*k_p);
 8004194:	4b42      	ldr	r3, [pc, #264]	; (80042a0 <Fast_Mode+0x4c8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f7fc f9f5 	bl	8000588 <__aeabi_f2d>
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	a135      	add	r1, pc, #212	; (adr r1, 8004278 <Fast_Mode+0x4a0>)
 80041a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80041a8:	f7fc fb70 	bl	800088c <__aeabi_ddiv>
 80041ac:	4602      	mov	r2, r0
 80041ae:	460b      	mov	r3, r1
 80041b0:	4614      	mov	r4, r2
 80041b2:	461d      	mov	r5, r3
 80041b4:	4b3a      	ldr	r3, [pc, #232]	; (80042a0 <Fast_Mode+0x4c8>)
 80041b6:	ed93 7a00 	vldr	s14, [r3]
 80041ba:	4b3d      	ldr	r3, [pc, #244]	; (80042b0 <Fast_Mode+0x4d8>)
 80041bc:	edd3 7a00 	vldr	s15, [r3]
 80041c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c4:	eeb9 7a08 	vmov.f32	s14, #152	; 0xc0c00000 -6.0
 80041c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041cc:	ee17 0a90 	vmov	r0, s15
 80041d0:	f7fc f9da 	bl	8000588 <__aeabi_f2d>
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	4620      	mov	r0, r4
 80041da:	4629      	mov	r1, r5
 80041dc:	f7fc fa2c 	bl	8000638 <__aeabi_dmul>
 80041e0:	4602      	mov	r2, r0
 80041e2:	460b      	mov	r3, r1
 80041e4:	4610      	mov	r0, r2
 80041e6:	4619      	mov	r1, r3
 80041e8:	f7fc fcfe 	bl	8000be8 <__aeabi_d2f>
 80041ec:	4603      	mov	r3, r0
 80041ee:	4a31      	ldr	r2, [pc, #196]	; (80042b4 <Fast_Mode+0x4dc>)
 80041f0:	6013      	str	r3, [r2, #0]
			kD=-0.05;
 80041f2:	4b31      	ldr	r3, [pc, #196]	; (80042b8 <Fast_Mode+0x4e0>)
 80041f4:	4a32      	ldr	r2, [pc, #200]	; (80042c0 <Fast_Mode+0x4e8>)
 80041f6:	601a      	str	r2, [r3, #0]
		}
	}

	gamma = -k_p * x_elso -k_delta * delta - kD * (x_elso-x_elso_prev);
 80041f8:	4b2d      	ldr	r3, [pc, #180]	; (80042b0 <Fast_Mode+0x4d8>)
 80041fa:	edd3 7a00 	vldr	s15, [r3]
 80041fe:	eeb1 7a67 	vneg.f32	s14, s15
 8004202:	4b23      	ldr	r3, [pc, #140]	; (8004290 <Fast_Mode+0x4b8>)
 8004204:	edd3 7a00 	vldr	s15, [r3]
 8004208:	ee27 7a27 	vmul.f32	s14, s14, s15
 800420c:	4b29      	ldr	r3, [pc, #164]	; (80042b4 <Fast_Mode+0x4dc>)
 800420e:	edd3 6a00 	vldr	s13, [r3]
 8004212:	4b22      	ldr	r3, [pc, #136]	; (800429c <Fast_Mode+0x4c4>)
 8004214:	edd3 7a00 	vldr	s15, [r3]
 8004218:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800421c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004220:	4b1b      	ldr	r3, [pc, #108]	; (8004290 <Fast_Mode+0x4b8>)
 8004222:	edd3 6a00 	vldr	s13, [r3]
 8004226:	4b27      	ldr	r3, [pc, #156]	; (80042c4 <Fast_Mode+0x4ec>)
 8004228:	edd3 7a00 	vldr	s15, [r3]
 800422c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004230:	4b21      	ldr	r3, [pc, #132]	; (80042b8 <Fast_Mode+0x4e0>)
 8004232:	edd3 7a00 	vldr	s15, [r3]
 8004236:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800423a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800423e:	4b22      	ldr	r3, [pc, #136]	; (80042c8 <Fast_Mode+0x4f0>)
 8004240:	edc3 7a00 	vstr	s15, [r3]
	x_elso_prev = x_elso;
 8004244:	4b12      	ldr	r3, [pc, #72]	; (8004290 <Fast_Mode+0x4b8>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a1e      	ldr	r2, [pc, #120]	; (80042c4 <Fast_Mode+0x4ec>)
 800424a:	6013      	str	r3, [r2, #0]

	return gamma;
 800424c:	4b1e      	ldr	r3, [pc, #120]	; (80042c8 <Fast_Mode+0x4f0>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	ee07 3a90 	vmov	s15, r3
}
 8004254:	eeb0 0a67 	vmov.f32	s0, s15
 8004258:	3710      	adds	r7, #16
 800425a:	46bd      	mov	sp, r7
 800425c:	bdb0      	pop	{r4, r5, r7, pc}
 800425e:	bf00      	nop
 8004260:	00000000 	.word	0x00000000
 8004264:	406fe000 	.word	0x406fe000
 8004268:	00000000 	.word	0x00000000
 800426c:	c0716000 	.word	0xc0716000
 8004270:	fd21ff2e 	.word	0xfd21ff2e
 8004274:	402275f6 	.word	0x402275f6
 8004278:	00000000 	.word	0x00000000
 800427c:	40716000 	.word	0x40716000
 8004280:	200002a0 	.word	0x200002a0
 8004284:	20000630 	.word	0x20000630
 8004288:	434c0000 	.word	0x434c0000
 800428c:	40598000 	.word	0x40598000
 8004290:	2000065c 	.word	0x2000065c
 8004294:	20000660 	.word	0x20000660
 8004298:	407c4000 	.word	0x407c4000
 800429c:	20000664 	.word	0x20000664
 80042a0:	20000618 	.word	0x20000618
 80042a4:	42c80000 	.word	0x42c80000
 80042a8:	c2c80000 	.word	0xc2c80000
 80042ac:	45160000 	.word	0x45160000
 80042b0:	2000005c 	.word	0x2000005c
 80042b4:	20000060 	.word	0x20000060
 80042b8:	20000064 	.word	0x20000064
 80042bc:	bd75c28f 	.word	0xbd75c28f
 80042c0:	bd4ccccd 	.word	0xbd4ccccd
 80042c4:	20000668 	.word	0x20000668
 80042c8:	2000066c 	.word	0x2000066c
 80042cc:	00000000 	.word	0x00000000

080042d0 <Skill_Mode>:

float Skill_Mode(UART_HandleTypeDef *huart_debugg, float kP, float kD, uint32_t t)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	60f8      	str	r0, [r7, #12]
 80042d8:	ed87 0a02 	vstr	s0, [r7, #8]
 80042dc:	edc7 0a01 	vstr	s1, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
	static uint32_t t_prev=0;
	int byte=0;
 80042e2:	2300      	movs	r3, #0
 80042e4:	61fb      	str	r3, [r7, #28]
	static int byte_prev=0;
	uint8_t delta_byte;
	float p=0;
 80042e6:	f04f 0300 	mov.w	r3, #0
 80042ea:	617b      	str	r3, [r7, #20]
/*	uint8_t str[40];
	sprintf(str,"%d,  %d,  %d,  %d,  %d\n\r",rxBuf[1],rxBuf[2],rxBuf[3],rxBuf[4],rxBuf[5]);
	HAL_UART_Transmit(huart_debugg, str, strlen(str), 10);
*/

	if(LINE_CNT>3 || ignore)//ha ppen node-on vagyunk, akkor az tlagot kvetjk
 80042ec:	4b8f      	ldr	r3, [pc, #572]	; (800452c <Skill_Mode+0x25c>)
 80042ee:	785b      	ldrb	r3, [r3, #1]
 80042f0:	2b03      	cmp	r3, #3
 80042f2:	d803      	bhi.n	80042fc <Skill_Mode+0x2c>
 80042f4:	4b8e      	ldr	r3, [pc, #568]	; (8004530 <Skill_Mode+0x260>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d022      	beq.n	8004342 <Skill_Mode+0x72>
	{
		byte=0;
 80042fc:	2300      	movs	r3, #0
 80042fe:	61fb      	str	r3, [r7, #28]
		for(i=0;i<LINE_CNT;i++)
 8004300:	2300      	movs	r3, #0
 8004302:	61bb      	str	r3, [r7, #24]
 8004304:	e00a      	b.n	800431c <Skill_Mode+0x4c>
		{
			byte += rxBuf[i+2];
 8004306:	69bb      	ldr	r3, [r7, #24]
 8004308:	3302      	adds	r3, #2
 800430a:	4a88      	ldr	r2, [pc, #544]	; (800452c <Skill_Mode+0x25c>)
 800430c:	5cd3      	ldrb	r3, [r2, r3]
 800430e:	461a      	mov	r2, r3
 8004310:	69fb      	ldr	r3, [r7, #28]
 8004312:	4413      	add	r3, r2
 8004314:	61fb      	str	r3, [r7, #28]
		for(i=0;i<LINE_CNT;i++)
 8004316:	69bb      	ldr	r3, [r7, #24]
 8004318:	3301      	adds	r3, #1
 800431a:	61bb      	str	r3, [r7, #24]
 800431c:	4b83      	ldr	r3, [pc, #524]	; (800452c <Skill_Mode+0x25c>)
 800431e:	785b      	ldrb	r3, [r3, #1]
 8004320:	461a      	mov	r2, r3
 8004322:	69bb      	ldr	r3, [r7, #24]
 8004324:	4293      	cmp	r3, r2
 8004326:	dbee      	blt.n	8004306 <Skill_Mode+0x36>
		}

		if(LINE_CNT) byte /= LINE_CNT;
 8004328:	4b80      	ldr	r3, [pc, #512]	; (800452c <Skill_Mode+0x25c>)
 800432a:	785b      	ldrb	r3, [r3, #1]
 800432c:	2b00      	cmp	r3, #0
 800432e:	f000 8112 	beq.w	8004556 <Skill_Mode+0x286>
 8004332:	4b7e      	ldr	r3, [pc, #504]	; (800452c <Skill_Mode+0x25c>)
 8004334:	785b      	ldrb	r3, [r3, #1]
 8004336:	461a      	mov	r2, r3
 8004338:	69fb      	ldr	r3, [r7, #28]
 800433a:	fb93 f3f2 	sdiv	r3, r3, r2
 800433e:	61fb      	str	r3, [r7, #28]
 8004340:	e109      	b.n	8004556 <Skill_Mode+0x286>
	}
	else if((path==LEFT && orientation==FORWARD) || (path==RIGHT && orientation==REVERSE))
 8004342:	4b7c      	ldr	r3, [pc, #496]	; (8004534 <Skill_Mode+0x264>)
 8004344:	781b      	ldrb	r3, [r3, #0]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d103      	bne.n	8004352 <Skill_Mode+0x82>
 800434a:	4b7b      	ldr	r3, [pc, #492]	; (8004538 <Skill_Mode+0x268>)
 800434c:	781b      	ldrb	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d007      	beq.n	8004362 <Skill_Mode+0x92>
 8004352:	4b78      	ldr	r3, [pc, #480]	; (8004534 <Skill_Mode+0x264>)
 8004354:	781b      	ldrb	r3, [r3, #0]
 8004356:	2b02      	cmp	r3, #2
 8004358:	d152      	bne.n	8004400 <Skill_Mode+0x130>
 800435a:	4b77      	ldr	r3, [pc, #476]	; (8004538 <Skill_Mode+0x268>)
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b01      	cmp	r3, #1
 8004360:	d14e      	bne.n	8004400 <Skill_Mode+0x130>
	{
		byte = LINE1; //az els vonalt kell kvetni
 8004362:	4b72      	ldr	r3, [pc, #456]	; (800452c <Skill_Mode+0x25c>)
 8004364:	789b      	ldrb	r3, [r3, #2]
 8004366:	61fb      	str	r3, [r7, #28]
		delta_byte=abs((int)byte-byte_prev);
 8004368:	4b74      	ldr	r3, [pc, #464]	; (800453c <Skill_Mode+0x26c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	69fa      	ldr	r2, [r7, #28]
 800436e:	1ad3      	subs	r3, r2, r3
 8004370:	2b00      	cmp	r3, #0
 8004372:	bfb8      	it	lt
 8004374:	425b      	neglt	r3, r3
 8004376:	74fb      	strb	r3, [r7, #19]
		/**/
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 8004378:	7cfb      	ldrb	r3, [r7, #19]
 800437a:	2b46      	cmp	r3, #70	; 0x46
 800437c:	d903      	bls.n	8004386 <Skill_Mode+0xb6>
 800437e:	4b70      	ldr	r3, [pc, #448]	; (8004540 <Skill_Mode+0x270>)
 8004380:	781b      	ldrb	r3, [r3, #0]
 8004382:	2b00      	cmp	r3, #0
 8004384:	d103      	bne.n	800438e <Skill_Mode+0xbe>
 8004386:	4b6e      	ldr	r3, [pc, #440]	; (8004540 <Skill_Mode+0x270>)
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	2b02      	cmp	r3, #2
 800438c:	d125      	bne.n	80043da <Skill_Mode+0x10a>
		{

			if(estuary==ESTUARY_MODE_OFF)t_prev=t;//ha most kapcsoltuk be a torkolatkompenzlst, akkor mostantl mrjk az eltelt idt
 800438e:	4b6c      	ldr	r3, [pc, #432]	; (8004540 <Skill_Mode+0x270>)
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	2b01      	cmp	r3, #1
 8004394:	d102      	bne.n	800439c <Skill_Mode+0xcc>
 8004396:	4a6b      	ldr	r2, [pc, #428]	; (8004544 <Skill_Mode+0x274>)
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	6013      	str	r3, [r2, #0]
			if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 800439c:	4b69      	ldr	r3, [pc, #420]	; (8004544 <Skill_Mode+0x274>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	683a      	ldr	r2, [r7, #0]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80043a8:	d908      	bls.n	80043bc <Skill_Mode+0xec>
			{
				estuary=ESTUARY_MODE_OFF; //ha letelt a timeout kilpnk a kompenzlsbl
 80043aa:	4b65      	ldr	r3, [pc, #404]	; (8004540 <Skill_Mode+0x270>)
 80043ac:	2201      	movs	r2, #1
 80043ae:	701a      	strb	r2, [r3, #0]
				LED_G(0);
 80043b0:	2201      	movs	r2, #1
 80043b2:	2102      	movs	r1, #2
 80043b4:	4864      	ldr	r0, [pc, #400]	; (8004548 <Skill_Mode+0x278>)
 80043b6:	f003 fe71 	bl	800809c <HAL_GPIO_WritePin>
			if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 80043ba:	e020      	b.n	80043fe <Skill_Mode+0x12e>
			}
			else //ha mg nem telt le az timout id
			{
				byte = rxBuf[1+LINE_CNT]; //ilyenkor az utols vonalat nzzk az els helyett
 80043bc:	4b5b      	ldr	r3, [pc, #364]	; (800452c <Skill_Mode+0x25c>)
 80043be:	785b      	ldrb	r3, [r3, #1]
 80043c0:	3301      	adds	r3, #1
 80043c2:	4a5a      	ldr	r2, [pc, #360]	; (800452c <Skill_Mode+0x25c>)
 80043c4:	5cd3      	ldrb	r3, [r2, r3]
 80043c6:	61fb      	str	r3, [r7, #28]
				estuary=ESTUARY_MODE_ON; //ntarts
 80043c8:	4b5d      	ldr	r3, [pc, #372]	; (8004540 <Skill_Mode+0x270>)
 80043ca:	2202      	movs	r2, #2
 80043cc:	701a      	strb	r2, [r3, #0]
				LED_G(1);
 80043ce:	2200      	movs	r2, #0
 80043d0:	2102      	movs	r1, #2
 80043d2:	485d      	ldr	r0, [pc, #372]	; (8004548 <Skill_Mode+0x278>)
 80043d4:	f003 fe62 	bl	800809c <HAL_GPIO_WritePin>
			if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 80043d8:	e011      	b.n	80043fe <Skill_Mode+0x12e>
			}
		}
		else if(delta_byte<ESTUARY_EXIT && estuary==ESTUARY_MODE_ON) //ha mr elgg sszeszklt a torkolat, akkor nem kell kompenzlni
 80043da:	7cfb      	ldrb	r3, [r7, #19]
 80043dc:	2b2c      	cmp	r3, #44	; 0x2c
 80043de:	f200 80a2 	bhi.w	8004526 <Skill_Mode+0x256>
 80043e2:	4b57      	ldr	r3, [pc, #348]	; (8004540 <Skill_Mode+0x270>)
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	f040 809d 	bne.w	8004526 <Skill_Mode+0x256>
		{
			estuary=ESTUARY_MODE_OFF;
 80043ec:	4b54      	ldr	r3, [pc, #336]	; (8004540 <Skill_Mode+0x270>)
 80043ee:	2201      	movs	r2, #1
 80043f0:	701a      	strb	r2, [r3, #0]
			LED_G(0);
 80043f2:	2201      	movs	r2, #1
 80043f4:	2102      	movs	r1, #2
 80043f6:	4854      	ldr	r0, [pc, #336]	; (8004548 <Skill_Mode+0x278>)
 80043f8:	f003 fe50 	bl	800809c <HAL_GPIO_WritePin>
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 80043fc:	e093      	b.n	8004526 <Skill_Mode+0x256>
 80043fe:	e092      	b.n	8004526 <Skill_Mode+0x256>
		}

	}
	else if((path==RIGHT && orientation==FORWARD) || (path==LEFT && orientation==REVERSE))
 8004400:	4b4c      	ldr	r3, [pc, #304]	; (8004534 <Skill_Mode+0x264>)
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	2b02      	cmp	r3, #2
 8004406:	d103      	bne.n	8004410 <Skill_Mode+0x140>
 8004408:	4b4b      	ldr	r3, [pc, #300]	; (8004538 <Skill_Mode+0x268>)
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d007      	beq.n	8004420 <Skill_Mode+0x150>
 8004410:	4b48      	ldr	r3, [pc, #288]	; (8004534 <Skill_Mode+0x264>)
 8004412:	781b      	ldrb	r3, [r3, #0]
 8004414:	2b00      	cmp	r3, #0
 8004416:	d150      	bne.n	80044ba <Skill_Mode+0x1ea>
 8004418:	4b47      	ldr	r3, [pc, #284]	; (8004538 <Skill_Mode+0x268>)
 800441a:	781b      	ldrb	r3, [r3, #0]
 800441c:	2b01      	cmp	r3, #1
 800441e:	d14c      	bne.n	80044ba <Skill_Mode+0x1ea>
	{
		byte = rxBuf[1+LINE_CNT];//az utols vonalat kell kvetni
 8004420:	4b42      	ldr	r3, [pc, #264]	; (800452c <Skill_Mode+0x25c>)
 8004422:	785b      	ldrb	r3, [r3, #1]
 8004424:	3301      	adds	r3, #1
 8004426:	4a41      	ldr	r2, [pc, #260]	; (800452c <Skill_Mode+0x25c>)
 8004428:	5cd3      	ldrb	r3, [r2, r3]
 800442a:	61fb      	str	r3, [r7, #28]
		delta_byte=abs((int)byte-byte_prev);
 800442c:	4b43      	ldr	r3, [pc, #268]	; (800453c <Skill_Mode+0x26c>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b00      	cmp	r3, #0
 8004436:	bfb8      	it	lt
 8004438:	425b      	neglt	r3, r3
 800443a:	74fb      	strb	r3, [r7, #19]
		/**/
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 800443c:	7cfb      	ldrb	r3, [r7, #19]
 800443e:	2b46      	cmp	r3, #70	; 0x46
 8004440:	d903      	bls.n	800444a <Skill_Mode+0x17a>
 8004442:	4b3f      	ldr	r3, [pc, #252]	; (8004540 <Skill_Mode+0x270>)
 8004444:	781b      	ldrb	r3, [r3, #0]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d103      	bne.n	8004452 <Skill_Mode+0x182>
 800444a:	4b3d      	ldr	r3, [pc, #244]	; (8004540 <Skill_Mode+0x270>)
 800444c:	781b      	ldrb	r3, [r3, #0]
 800444e:	2b02      	cmp	r3, #2
 8004450:	d122      	bne.n	8004498 <Skill_Mode+0x1c8>
		{
				if(estuary==ESTUARY_MODE_OFF)t_prev=t;//ha most kapcsoltuk be a torkolatkompenzlst, akkor mostantl mrjk az eltelt idt
 8004452:	4b3b      	ldr	r3, [pc, #236]	; (8004540 <Skill_Mode+0x270>)
 8004454:	781b      	ldrb	r3, [r3, #0]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d102      	bne.n	8004460 <Skill_Mode+0x190>
 800445a:	4a3a      	ldr	r2, [pc, #232]	; (8004544 <Skill_Mode+0x274>)
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	6013      	str	r3, [r2, #0]
				if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 8004460:	4b38      	ldr	r3, [pc, #224]	; (8004544 <Skill_Mode+0x274>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	683a      	ldr	r2, [r7, #0]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800446c:	d908      	bls.n	8004480 <Skill_Mode+0x1b0>
				{
					estuary=ESTUARY_MODE_OFF; //ha letelt a timeout kilpnk a kompenzlsbl
 800446e:	4b34      	ldr	r3, [pc, #208]	; (8004540 <Skill_Mode+0x270>)
 8004470:	2201      	movs	r2, #1
 8004472:	701a      	strb	r2, [r3, #0]
					LED_G(0);
 8004474:	2201      	movs	r2, #1
 8004476:	2102      	movs	r1, #2
 8004478:	4833      	ldr	r0, [pc, #204]	; (8004548 <Skill_Mode+0x278>)
 800447a:	f003 fe0f 	bl	800809c <HAL_GPIO_WritePin>
				if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 800447e:	e01b      	b.n	80044b8 <Skill_Mode+0x1e8>
				}
				else //ha mg nem telt le az id
				{
					byte = rxBuf[2]; //ilyenkor az els vonalat nzzk az utols helyett
 8004480:	4b2a      	ldr	r3, [pc, #168]	; (800452c <Skill_Mode+0x25c>)
 8004482:	789b      	ldrb	r3, [r3, #2]
 8004484:	61fb      	str	r3, [r7, #28]
					estuary=ESTUARY_MODE_ON; //ntarts
 8004486:	4b2e      	ldr	r3, [pc, #184]	; (8004540 <Skill_Mode+0x270>)
 8004488:	2202      	movs	r2, #2
 800448a:	701a      	strb	r2, [r3, #0]
					LED_G(1);
 800448c:	2200      	movs	r2, #0
 800448e:	2102      	movs	r1, #2
 8004490:	482d      	ldr	r0, [pc, #180]	; (8004548 <Skill_Mode+0x278>)
 8004492:	f003 fe03 	bl	800809c <HAL_GPIO_WritePin>
				if((t-t_prev)>ESTURAY_TIMEOUT)//400ms utn mindenkppen kilpnk a kompenzlsbl
 8004496:	e00f      	b.n	80044b8 <Skill_Mode+0x1e8>
				}
		}
		else if(delta_byte<ESTUARY_EXIT && estuary==ESTUARY_MODE_ON) //ha mr elgg sszeszklt a torkolat, akkor nem kell kompenzlni
 8004498:	7cfb      	ldrb	r3, [r7, #19]
 800449a:	2b2c      	cmp	r3, #44	; 0x2c
 800449c:	d85a      	bhi.n	8004554 <Skill_Mode+0x284>
 800449e:	4b28      	ldr	r3, [pc, #160]	; (8004540 <Skill_Mode+0x270>)
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	2b02      	cmp	r3, #2
 80044a4:	d156      	bne.n	8004554 <Skill_Mode+0x284>
		{
			estuary=ESTUARY_MODE_OFF;
 80044a6:	4b26      	ldr	r3, [pc, #152]	; (8004540 <Skill_Mode+0x270>)
 80044a8:	2201      	movs	r2, #1
 80044aa:	701a      	strb	r2, [r3, #0]
			LED_G(0);
 80044ac:	2201      	movs	r2, #1
 80044ae:	2102      	movs	r1, #2
 80044b0:	4825      	ldr	r0, [pc, #148]	; (8004548 <Skill_Mode+0x278>)
 80044b2:	f003 fdf3 	bl	800809c <HAL_GPIO_WritePin>
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 80044b6:	e04d      	b.n	8004554 <Skill_Mode+0x284>
 80044b8:	e04c      	b.n	8004554 <Skill_Mode+0x284>
		}

	}

	else if(path==MIDDLE)
 80044ba:	4b1e      	ldr	r3, [pc, #120]	; (8004534 <Skill_Mode+0x264>)
 80044bc:	781b      	ldrb	r3, [r3, #0]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d149      	bne.n	8004556 <Skill_Mode+0x286>
	{
		if(LINE_CNT==1)byte = LINE1;//ha csak 1 vonal van, akkor azt kvetjk
 80044c2:	4b1a      	ldr	r3, [pc, #104]	; (800452c <Skill_Mode+0x25c>)
 80044c4:	785b      	ldrb	r3, [r3, #1]
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d103      	bne.n	80044d2 <Skill_Mode+0x202>
 80044ca:	4b18      	ldr	r3, [pc, #96]	; (800452c <Skill_Mode+0x25c>)
 80044cc:	789b      	ldrb	r3, [r3, #2]
 80044ce:	61fb      	str	r3, [r7, #28]
 80044d0:	e041      	b.n	8004556 <Skill_Mode+0x286>
		else if(LINE_CNT==3)//ha 3 vonal van
 80044d2:	4b16      	ldr	r3, [pc, #88]	; (800452c <Skill_Mode+0x25c>)
 80044d4:	785b      	ldrb	r3, [r3, #1]
 80044d6:	2b03      	cmp	r3, #3
 80044d8:	d113      	bne.n	8004502 <Skill_Mode+0x232>
		{
			byte = rxBuf[3];//a kzpst kvetjk
 80044da:	4b14      	ldr	r3, [pc, #80]	; (800452c <Skill_Mode+0x25c>)
 80044dc:	78db      	ldrb	r3, [r3, #3]
 80044de:	61fb      	str	r3, [r7, #28]
			//folyamatosan nzzk, hogy az 1. s 3.vonal milyen messze van a vonalszenor kzpontjtl
			tmp1=abs((int)LINE1-123);
 80044e0:	4b12      	ldr	r3, [pc, #72]	; (800452c <Skill_Mode+0x25c>)
 80044e2:	789b      	ldrb	r3, [r3, #2]
 80044e4:	3b7b      	subs	r3, #123	; 0x7b
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	bfb8      	it	lt
 80044ea:	425b      	neglt	r3, r3
 80044ec:	4a17      	ldr	r2, [pc, #92]	; (800454c <Skill_Mode+0x27c>)
 80044ee:	6013      	str	r3, [r2, #0]
			tmp2=abs((int)LINE3-123);
 80044f0:	4b0e      	ldr	r3, [pc, #56]	; (800452c <Skill_Mode+0x25c>)
 80044f2:	791b      	ldrb	r3, [r3, #4]
 80044f4:	3b7b      	subs	r3, #123	; 0x7b
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	bfb8      	it	lt
 80044fa:	425b      	neglt	r3, r3
 80044fc:	4a14      	ldr	r2, [pc, #80]	; (8004550 <Skill_Mode+0x280>)
 80044fe:	6013      	str	r3, [r2, #0]
 8004500:	e029      	b.n	8004556 <Skill_Mode+0x286>
		}
		else if(LINE_CNT==2)//ha 2 vonal van, az azt jelenti, hogy az elgazs mr annyira sztgazott, hogy csak 2-t ltunk a 3 vonalbl
 8004502:	4b0a      	ldr	r3, [pc, #40]	; (800452c <Skill_Mode+0x25c>)
 8004504:	785b      	ldrb	r3, [r3, #1]
 8004506:	2b02      	cmp	r3, #2
 8004508:	d125      	bne.n	8004556 <Skill_Mode+0x286>
		{
			if(tmp1<tmp2) byte = LINE1; //ha a jobboldali vonalat vesztettk el
 800450a:	4b10      	ldr	r3, [pc, #64]	; (800454c <Skill_Mode+0x27c>)
 800450c:	681a      	ldr	r2, [r3, #0]
 800450e:	4b10      	ldr	r3, [pc, #64]	; (8004550 <Skill_Mode+0x280>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	429a      	cmp	r2, r3
 8004514:	da03      	bge.n	800451e <Skill_Mode+0x24e>
 8004516:	4b05      	ldr	r3, [pc, #20]	; (800452c <Skill_Mode+0x25c>)
 8004518:	789b      	ldrb	r3, [r3, #2]
 800451a:	61fb      	str	r3, [r7, #28]
 800451c:	e01b      	b.n	8004556 <Skill_Mode+0x286>
			else byte = LINE2; //ha a baloldali vonalat vesztettk el
 800451e:	4b03      	ldr	r3, [pc, #12]	; (800452c <Skill_Mode+0x25c>)
 8004520:	78db      	ldrb	r3, [r3, #3]
 8004522:	61fb      	str	r3, [r7, #28]
 8004524:	e017      	b.n	8004556 <Skill_Mode+0x286>
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 8004526:	bf00      	nop
 8004528:	e015      	b.n	8004556 <Skill_Mode+0x286>
 800452a:	bf00      	nop
 800452c:	20000630 	.word	0x20000630
 8004530:	2000063a 	.word	0x2000063a
 8004534:	200002aa 	.word	0x200002aa
 8004538:	200002a8 	.word	0x200002a8
 800453c:	20000670 	.word	0x20000670
 8004540:	20000674 	.word	0x20000674
 8004544:	20000678 	.word	0x20000678
 8004548:	40020400 	.word	0x40020400
 800454c:	2000067c 	.word	0x2000067c
 8004550:	20000680 	.word	0x20000680
		if((delta_byte>ESTUARY_TH && estuary!=ESTUARY_MODE_INIT)|| estuary==ESTUARY_MODE_ON) //torkolatkompenzls
 8004554:	bf00      	nop
		}
	}
	if(estuary==ESTUARY_MODE_INIT)estuary=ESTUARY_MODE_OFF;
 8004556:	4b2a      	ldr	r3, [pc, #168]	; (8004600 <Skill_Mode+0x330>)
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	2b00      	cmp	r3, #0
 800455c:	d102      	bne.n	8004564 <Skill_Mode+0x294>
 800455e:	4b28      	ldr	r3, [pc, #160]	; (8004600 <Skill_Mode+0x330>)
 8004560:	2201      	movs	r2, #1
 8004562:	701a      	strb	r2, [r3, #0]
	//p = (float)byte * 204/248.0-102;
	p = (float)byte * 204/255.0-102;
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	ee07 3a90 	vmov	s15, r3
 800456a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800456e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8004604 <Skill_Mode+0x334>
 8004572:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004576:	ee17 0a90 	vmov	r0, s15
 800457a:	f7fc f805 	bl	8000588 <__aeabi_f2d>
 800457e:	a31e      	add	r3, pc, #120	; (adr r3, 80045f8 <Skill_Mode+0x328>)
 8004580:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004584:	f7fc f982 	bl	800088c <__aeabi_ddiv>
 8004588:	4602      	mov	r2, r0
 800458a:	460b      	mov	r3, r1
 800458c:	4610      	mov	r0, r2
 800458e:	4619      	mov	r1, r3
 8004590:	f04f 0200 	mov.w	r2, #0
 8004594:	4b1c      	ldr	r3, [pc, #112]	; (8004608 <Skill_Mode+0x338>)
 8004596:	f7fb fe97 	bl	80002c8 <__aeabi_dsub>
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4610      	mov	r0, r2
 80045a0:	4619      	mov	r1, r3
 80045a2:	f7fc fb21 	bl	8000be8 <__aeabi_d2f>
 80045a6:	4603      	mov	r3, r0
 80045a8:	617b      	str	r3, [r7, #20]
	gamma = -kP * p  - kD*(p-p_prev);
 80045aa:	edd7 7a02 	vldr	s15, [r7, #8]
 80045ae:	eeb1 7a67 	vneg.f32	s14, s15
 80045b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80045b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80045ba:	4b14      	ldr	r3, [pc, #80]	; (800460c <Skill_Mode+0x33c>)
 80045bc:	edd3 7a00 	vldr	s15, [r3]
 80045c0:	edd7 6a05 	vldr	s13, [r7, #20]
 80045c4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80045c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80045cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80045d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80045d4:	4b0e      	ldr	r3, [pc, #56]	; (8004610 <Skill_Mode+0x340>)
 80045d6:	edc3 7a00 	vstr	s15, [r3]
	p_prev = p;
 80045da:	4a0c      	ldr	r2, [pc, #48]	; (800460c <Skill_Mode+0x33c>)
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	6013      	str	r3, [r2, #0]
	byte_prev=byte;
 80045e0:	4a0c      	ldr	r2, [pc, #48]	; (8004614 <Skill_Mode+0x344>)
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	6013      	str	r3, [r2, #0]

	return gamma;
 80045e6:	4b0a      	ldr	r3, [pc, #40]	; (8004610 <Skill_Mode+0x340>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	ee07 3a90 	vmov	s15, r3
}
 80045ee:	eeb0 0a67 	vmov.f32	s0, s15
 80045f2:	3720      	adds	r7, #32
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	00000000 	.word	0x00000000
 80045fc:	406fe000 	.word	0x406fe000
 8004600:	20000674 	.word	0x20000674
 8004604:	434c0000 	.word	0x434c0000
 8004608:	40598000 	.word	0x40598000
 800460c:	20000684 	.word	0x20000684
 8004610:	20000688 	.word	0x20000688
 8004614:	20000670 	.word	0x20000670

08004618 <Detect_Node4>:
		ignore=0;
	}
}

void Detect_Node4(UART_HandleTypeDef *huart_debugg, uint32_t t)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
	static uint32_t t_prev=0;
	static uint32_t t_stamp=0;
	static uint8_t detect_node_state=0;
	static float s=0;

	if(LINE_CNT==4 && !detect_node_state)
 8004622:	4b34      	ldr	r3, [pc, #208]	; (80046f4 <Detect_Node4+0xdc>)
 8004624:	785b      	ldrb	r3, [r3, #1]
 8004626:	2b04      	cmp	r3, #4
 8004628:	d111      	bne.n	800464e <Detect_Node4+0x36>
 800462a:	4b33      	ldr	r3, [pc, #204]	; (80046f8 <Detect_Node4+0xe0>)
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d10d      	bne.n	800464e <Detect_Node4+0x36>
	{
		s=0;
 8004632:	4b32      	ldr	r3, [pc, #200]	; (80046fc <Detect_Node4+0xe4>)
 8004634:	f04f 0200 	mov.w	r2, #0
 8004638:	601a      	str	r2, [r3, #0]
		detect_node_state=1;//innentl mrnk
 800463a:	4b2f      	ldr	r3, [pc, #188]	; (80046f8 <Detect_Node4+0xe0>)
 800463c:	2201      	movs	r2, #1
 800463e:	701a      	strb	r2, [r3, #0]
		ignore=1;
 8004640:	4b2f      	ldr	r3, [pc, #188]	; (8004700 <Detect_Node4+0xe8>)
 8004642:	2201      	movs	r2, #1
 8004644:	701a      	strb	r2, [r3, #0]
		t_stamp=t;
 8004646:	4a2f      	ldr	r2, [pc, #188]	; (8004704 <Detect_Node4+0xec>)
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	6013      	str	r3, [r2, #0]
 800464c:	e02b      	b.n	80046a6 <Detect_Node4+0x8e>

	}
	else if(LINE_CNT==4 && detect_node_state)
 800464e:	4b29      	ldr	r3, [pc, #164]	; (80046f4 <Detect_Node4+0xdc>)
 8004650:	785b      	ldrb	r3, [r3, #1]
 8004652:	2b04      	cmp	r3, #4
 8004654:	d127      	bne.n	80046a6 <Detect_Node4+0x8e>
 8004656:	4b28      	ldr	r3, [pc, #160]	; (80046f8 <Detect_Node4+0xe0>)
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d023      	beq.n	80046a6 <Detect_Node4+0x8e>
	{
		s+=(float)abs(v)*(t-t_prev)/1000;
 800465e:	4b2a      	ldr	r3, [pc, #168]	; (8004708 <Detect_Node4+0xf0>)
 8004660:	edd3 7a00 	vldr	s15, [r3]
 8004664:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004668:	ee17 3a90 	vmov	r3, s15
 800466c:	2b00      	cmp	r3, #0
 800466e:	bfb8      	it	lt
 8004670:	425b      	neglt	r3, r3
 8004672:	ee07 3a90 	vmov	s15, r3
 8004676:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800467a:	4b24      	ldr	r3, [pc, #144]	; (800470c <Detect_Node4+0xf4>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	683a      	ldr	r2, [r7, #0]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	ee07 3a90 	vmov	s15, r3
 8004686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800468a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468e:	eddf 6a20 	vldr	s13, [pc, #128]	; 8004710 <Detect_Node4+0xf8>
 8004692:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004696:	4b19      	ldr	r3, [pc, #100]	; (80046fc <Detect_Node4+0xe4>)
 8004698:	edd3 7a00 	vldr	s15, [r3]
 800469c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046a0:	4b16      	ldr	r3, [pc, #88]	; (80046fc <Detect_Node4+0xe4>)
 80046a2:	edc3 7a00 	vstr	s15, [r3]
	}
	if((t-t_stamp)>230 && detect_node_state)
 80046a6:	4b17      	ldr	r3, [pc, #92]	; (8004704 <Detect_Node4+0xec>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	683a      	ldr	r2, [r7, #0]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2be6      	cmp	r3, #230	; 0xe6
 80046b0:	d916      	bls.n	80046e0 <Detect_Node4+0xc8>
 80046b2:	4b11      	ldr	r3, [pc, #68]	; (80046f8 <Detect_Node4+0xe0>)
 80046b4:	781b      	ldrb	r3, [r3, #0]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d012      	beq.n	80046e0 <Detect_Node4+0xc8>
	{
		detect_node_state=0;
 80046ba:	4b0f      	ldr	r3, [pc, #60]	; (80046f8 <Detect_Node4+0xe0>)
 80046bc:	2200      	movs	r2, #0
 80046be:	701a      	strb	r2, [r3, #0]
		ignore=0;
 80046c0:	4b0f      	ldr	r3, [pc, #60]	; (8004700 <Detect_Node4+0xe8>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	701a      	strb	r2, [r3, #0]
		if(s>140)//vertical node
		{
			nodeDetected=1; //horizont node

		}
		else*/ if(s>50)//horizontal node
 80046c6:	4b0d      	ldr	r3, [pc, #52]	; (80046fc <Detect_Node4+0xe4>)
 80046c8:	edd3 7a00 	vldr	s15, [r3]
 80046cc:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8004714 <Detect_Node4+0xfc>
 80046d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046d8:	dd02      	ble.n	80046e0 <Detect_Node4+0xc8>
		{
			nodeDetected=1; //horizont node
 80046da:	4b0f      	ldr	r3, [pc, #60]	; (8004718 <Detect_Node4+0x100>)
 80046dc:	2201      	movs	r2, #1
 80046de:	701a      	strb	r2, [r3, #0]
		}
	}
	t_prev=t;
 80046e0:	4a0a      	ldr	r2, [pc, #40]	; (800470c <Detect_Node4+0xf4>)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	6013      	str	r3, [r2, #0]
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	20000630 	.word	0x20000630
 80046f8:	2000068c 	.word	0x2000068c
 80046fc:	20000690 	.word	0x20000690
 8004700:	2000063a 	.word	0x2000063a
 8004704:	20000694 	.word	0x20000694
 8004708:	20000618 	.word	0x20000618
 800470c:	20000698 	.word	0x20000698
 8004710:	447a0000 	.word	0x447a0000
 8004714:	42480000 	.word	0x42480000
 8004718:	200002a9 	.word	0x200002a9

0800471c <Lane_Changer>:

uint8_t Lane_Changer(uint32_t t)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
	static uint8_t lineCnt_prev=1;
	static float s=0;
	static int i=0;
	static uint32_t dt[8]={1000,1000,1000,1000,1000,1000,1000,1000};

	if(laneChange<2)return 0;
 8004724:	4b72      	ldr	r3, [pc, #456]	; (80048f0 <Lane_Changer+0x1d4>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	d801      	bhi.n	8004730 <Lane_Changer+0x14>
 800472c:	2300      	movs	r3, #0
 800472e:	e0db      	b.n	80048e8 <Lane_Changer+0x1cc>
	if(LINE_CNT != lineCnt_prev && (LINE_CNT==1 || LINE_CNT==2) && laneChange==2) //ha vltozik az alattunk lv vonalak szma
 8004730:	4b70      	ldr	r3, [pc, #448]	; (80048f4 <Lane_Changer+0x1d8>)
 8004732:	785a      	ldrb	r2, [r3, #1]
 8004734:	4b70      	ldr	r3, [pc, #448]	; (80048f8 <Lane_Changer+0x1dc>)
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	429a      	cmp	r2, r3
 800473a:	d04c      	beq.n	80047d6 <Lane_Changer+0xba>
 800473c:	4b6d      	ldr	r3, [pc, #436]	; (80048f4 <Lane_Changer+0x1d8>)
 800473e:	785b      	ldrb	r3, [r3, #1]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d003      	beq.n	800474c <Lane_Changer+0x30>
 8004744:	4b6b      	ldr	r3, [pc, #428]	; (80048f4 <Lane_Changer+0x1d8>)
 8004746:	785b      	ldrb	r3, [r3, #1]
 8004748:	2b02      	cmp	r3, #2
 800474a:	d144      	bne.n	80047d6 <Lane_Changer+0xba>
 800474c:	4b68      	ldr	r3, [pc, #416]	; (80048f0 <Lane_Changer+0x1d4>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d140      	bne.n	80047d6 <Lane_Changer+0xba>
	{
		dt[i] = t - t_stamp;
 8004754:	4b69      	ldr	r3, [pc, #420]	; (80048fc <Lane_Changer+0x1e0>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4b69      	ldr	r3, [pc, #420]	; (8004900 <Lane_Changer+0x1e4>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6879      	ldr	r1, [r7, #4]
 800475e:	1a8a      	subs	r2, r1, r2
 8004760:	4968      	ldr	r1, [pc, #416]	; (8004904 <Lane_Changer+0x1e8>)
 8004762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		uint32_t sum=dt[0] + dt[1] + dt[2] + dt[3]+ dt[4]+dt[5] + dt[6] + dt[7];
 8004766:	4b67      	ldr	r3, [pc, #412]	; (8004904 <Lane_Changer+0x1e8>)
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	4b66      	ldr	r3, [pc, #408]	; (8004904 <Lane_Changer+0x1e8>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	441a      	add	r2, r3
 8004770:	4b64      	ldr	r3, [pc, #400]	; (8004904 <Lane_Changer+0x1e8>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	441a      	add	r2, r3
 8004776:	4b63      	ldr	r3, [pc, #396]	; (8004904 <Lane_Changer+0x1e8>)
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	441a      	add	r2, r3
 800477c:	4b61      	ldr	r3, [pc, #388]	; (8004904 <Lane_Changer+0x1e8>)
 800477e:	691b      	ldr	r3, [r3, #16]
 8004780:	441a      	add	r2, r3
 8004782:	4b60      	ldr	r3, [pc, #384]	; (8004904 <Lane_Changer+0x1e8>)
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	441a      	add	r2, r3
 8004788:	4b5e      	ldr	r3, [pc, #376]	; (8004904 <Lane_Changer+0x1e8>)
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	441a      	add	r2, r3
 800478e:	4b5d      	ldr	r3, [pc, #372]	; (8004904 <Lane_Changer+0x1e8>)
 8004790:	69db      	ldr	r3, [r3, #28]
 8004792:	4413      	add	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]
		if((sum > 400) && (sum < 1500))//ha msfl msodpercen bell van8 vlts
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800479c:	d90b      	bls.n	80047b6 <Lane_Changer+0x9a>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f240 52db 	movw	r2, #1499	; 0x5db
 80047a4:	4293      	cmp	r3, r2
 80047a6:	d806      	bhi.n	80047b6 <Lane_Changer+0x9a>
		{
			s=0;
 80047a8:	4b57      	ldr	r3, [pc, #348]	; (8004908 <Lane_Changer+0x1ec>)
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
			laneChange=3;
 80047b0:	4b4f      	ldr	r3, [pc, #316]	; (80048f0 <Lane_Changer+0x1d4>)
 80047b2:	2203      	movs	r2, #3
 80047b4:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80047b6:	4b52      	ldr	r3, [pc, #328]	; (8004900 <Lane_Changer+0x1e4>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	3301      	adds	r3, #1
 80047bc:	4a50      	ldr	r2, [pc, #320]	; (8004900 <Lane_Changer+0x1e4>)
 80047be:	6013      	str	r3, [r2, #0]
		if(i>7) i=0;
 80047c0:	4b4f      	ldr	r3, [pc, #316]	; (8004900 <Lane_Changer+0x1e4>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b07      	cmp	r3, #7
 80047c6:	dd02      	ble.n	80047ce <Lane_Changer+0xb2>
 80047c8:	4b4d      	ldr	r3, [pc, #308]	; (8004900 <Lane_Changer+0x1e4>)
 80047ca:	2200      	movs	r2, #0
 80047cc:	601a      	str	r2, [r3, #0]
		t_stamp = t;
 80047ce:	4a4b      	ldr	r2, [pc, #300]	; (80048fc <Lane_Changer+0x1e0>)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6013      	str	r3, [r2, #0]
	{
 80047d4:	e080      	b.n	80048d8 <Lane_Changer+0x1bc>
	}
	else if(laneChange==3)
 80047d6:	4b46      	ldr	r3, [pc, #280]	; (80048f0 <Lane_Changer+0x1d4>)
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	2b03      	cmp	r3, #3
 80047dc:	d15f      	bne.n	800489e <Lane_Changer+0x182>
	{
		s+=(float)abs(v)*(t-t_prev)/1000;
 80047de:	4b4b      	ldr	r3, [pc, #300]	; (800490c <Lane_Changer+0x1f0>)
 80047e0:	edd3 7a00 	vldr	s15, [r3]
 80047e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047e8:	ee17 3a90 	vmov	r3, s15
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	bfb8      	it	lt
 80047f0:	425b      	neglt	r3, r3
 80047f2:	ee07 3a90 	vmov	s15, r3
 80047f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047fa:	4b45      	ldr	r3, [pc, #276]	; (8004910 <Lane_Changer+0x1f4>)
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	687a      	ldr	r2, [r7, #4]
 8004800:	1ad3      	subs	r3, r2, r3
 8004802:	ee07 3a90 	vmov	s15, r3
 8004806:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800480a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800480e:	eddf 6a41 	vldr	s13, [pc, #260]	; 8004914 <Lane_Changer+0x1f8>
 8004812:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8004816:	4b3c      	ldr	r3, [pc, #240]	; (8004908 <Lane_Changer+0x1ec>)
 8004818:	edd3 7a00 	vldr	s15, [r3]
 800481c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004820:	4b39      	ldr	r3, [pc, #228]	; (8004908 <Lane_Changer+0x1ec>)
 8004822:	edc3 7a00 	vstr	s15, [r3]
		if(orientation==FORWARD)
 8004826:	4b3c      	ldr	r3, [pc, #240]	; (8004918 <Lane_Changer+0x1fc>)
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d114      	bne.n	8004858 <Lane_Changer+0x13c>
		{
			TIM2->CCR1=CCR_FRONT_MAX-40;
 800482e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004832:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8004836:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR4=CCR_REAR_MIN;
 8004838:	4b38      	ldr	r3, [pc, #224]	; (800491c <Lane_Changer+0x200>)
 800483a:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 800483e:	641a      	str	r2, [r3, #64]	; 0x40
			timeout=1000;
 8004840:	4b37      	ldr	r3, [pc, #220]	; (8004920 <Lane_Changer+0x204>)
 8004842:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004846:	601a      	str	r2, [r3, #0]
			laneChange=4;
 8004848:	4b29      	ldr	r3, [pc, #164]	; (80048f0 <Lane_Changer+0x1d4>)
 800484a:	2204      	movs	r2, #4
 800484c:	701a      	strb	r2, [r3, #0]
			t_stamp=t;
 800484e:	4a2b      	ldr	r2, [pc, #172]	; (80048fc <Lane_Changer+0x1e0>)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6013      	str	r3, [r2, #0]
			return 1;
 8004854:	2301      	movs	r3, #1
 8004856:	e047      	b.n	80048e8 <Lane_Changer+0x1cc>
		}
		else if(orientation==REVERSE && s>1700)
 8004858:	4b2f      	ldr	r3, [pc, #188]	; (8004918 <Lane_Changer+0x1fc>)
 800485a:	781b      	ldrb	r3, [r3, #0]
 800485c:	2b01      	cmp	r3, #1
 800485e:	d13b      	bne.n	80048d8 <Lane_Changer+0x1bc>
 8004860:	4b29      	ldr	r3, [pc, #164]	; (8004908 <Lane_Changer+0x1ec>)
 8004862:	edd3 7a00 	vldr	s15, [r3]
 8004866:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8004924 <Lane_Changer+0x208>
 800486a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800486e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004872:	dd31      	ble.n	80048d8 <Lane_Changer+0x1bc>
		{
			TIM2->CCR1=CCR_FRONT_MIN;
 8004874:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004878:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800487c:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR4=CCR_REAR_MIN;
 800487e:	4b27      	ldr	r3, [pc, #156]	; (800491c <Lane_Changer+0x200>)
 8004880:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8004884:	641a      	str	r2, [r3, #64]	; 0x40
			timeout=3000;
 8004886:	4b26      	ldr	r3, [pc, #152]	; (8004920 <Lane_Changer+0x204>)
 8004888:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800488c:	601a      	str	r2, [r3, #0]
			laneChange=4;
 800488e:	4b18      	ldr	r3, [pc, #96]	; (80048f0 <Lane_Changer+0x1d4>)
 8004890:	2204      	movs	r2, #4
 8004892:	701a      	strb	r2, [r3, #0]
			t_stamp=t;
 8004894:	4a19      	ldr	r2, [pc, #100]	; (80048fc <Lane_Changer+0x1e0>)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6013      	str	r3, [r2, #0]
			return 1;
 800489a:	2301      	movs	r3, #1
 800489c:	e024      	b.n	80048e8 <Lane_Changer+0x1cc>
		}
	}
	else if(laneChange==4)
 800489e:	4b14      	ldr	r3, [pc, #80]	; (80048f0 <Lane_Changer+0x1d4>)
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b04      	cmp	r3, #4
 80048a4:	d118      	bne.n	80048d8 <Lane_Changer+0x1bc>
	{
		LED_Y(0);
 80048a6:	2201      	movs	r2, #1
 80048a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048ac:	481e      	ldr	r0, [pc, #120]	; (8004928 <Lane_Changer+0x20c>)
 80048ae:	f003 fbf5 	bl	800809c <HAL_GPIO_WritePin>
		v_control=SLOW_DOWN;
 80048b2:	4b1e      	ldr	r3, [pc, #120]	; (800492c <Lane_Changer+0x210>)
 80048b4:	2201      	movs	r2, #1
 80048b6:	701a      	strb	r2, [r3, #0]
		if((t-t_stamp)>timeout && LINE_CNT==1)return 0;
 80048b8:	4b10      	ldr	r3, [pc, #64]	; (80048fc <Lane_Changer+0x1e0>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	1ad2      	subs	r2, r2, r3
 80048c0:	4b17      	ldr	r3, [pc, #92]	; (8004920 <Lane_Changer+0x204>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	429a      	cmp	r2, r3
 80048c6:	d905      	bls.n	80048d4 <Lane_Changer+0x1b8>
 80048c8:	4b0a      	ldr	r3, [pc, #40]	; (80048f4 <Lane_Changer+0x1d8>)
 80048ca:	785b      	ldrb	r3, [r3, #1]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <Lane_Changer+0x1b8>
 80048d0:	2300      	movs	r3, #0
 80048d2:	e009      	b.n	80048e8 <Lane_Changer+0x1cc>
		else return 1;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e007      	b.n	80048e8 <Lane_Changer+0x1cc>
	}
	lineCnt_prev=LINE_CNT;
 80048d8:	4b06      	ldr	r3, [pc, #24]	; (80048f4 <Lane_Changer+0x1d8>)
 80048da:	785a      	ldrb	r2, [r3, #1]
 80048dc:	4b06      	ldr	r3, [pc, #24]	; (80048f8 <Lane_Changer+0x1dc>)
 80048de:	701a      	strb	r2, [r3, #0]
	t_prev=t;
 80048e0:	4a0b      	ldr	r2, [pc, #44]	; (8004910 <Lane_Changer+0x1f4>)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6013      	str	r3, [r2, #0]
	return 0;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	3710      	adds	r7, #16
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bd80      	pop	{r7, pc}
 80048f0:	200002ac 	.word	0x200002ac
 80048f4:	20000630 	.word	0x20000630
 80048f8:	20000068 	.word	0x20000068
 80048fc:	2000069c 	.word	0x2000069c
 8004900:	200006a0 	.word	0x200006a0
 8004904:	2000006c 	.word	0x2000006c
 8004908:	200006a4 	.word	0x200006a4
 800490c:	20000618 	.word	0x20000618
 8004910:	200006a8 	.word	0x200006a8
 8004914:	447a0000 	.word	0x447a0000
 8004918:	200002a8 	.word	0x200002a8
 800491c:	40010000 	.word	0x40010000
 8004920:	200006ac 	.word	0x200006ac
 8004924:	44d48000 	.word	0x44d48000
 8004928:	40020400 	.word	0x40020400
 800492c:	200002ad 	.word	0x200002ad

08004930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004936:	f001 fca5 	bl	8006284 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800493a:	f000 f88f 	bl	8004a5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800493e:	f000 fdad 	bl	800549c <MX_GPIO_Init>
  MX_DMA_Init();
 8004942:	f000 fd8b 	bl	800545c <MX_DMA_Init>
  MX_TIM2_Init();
 8004946:	f000 fa7f 	bl	8004e48 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800494a:	f000 fd09 	bl	8005360 <MX_USART1_UART_Init>
  MX_TIM4_Init();
 800494e:	f000 fb73 	bl	8005038 <MX_TIM4_Init>
  MX_ADC2_Init();
 8004952:	f000 f987 	bl	8004c64 <MX_ADC2_Init>
  MX_TIM3_Init();
 8004956:	f000 faed 	bl	8004f34 <MX_TIM3_Init>
  MX_UART5_Init();
 800495a:	f000 fcd7 	bl	800530c <MX_UART5_Init>
  MX_USART2_UART_Init();
 800495e:	f000 fd29 	bl	80053b4 <MX_USART2_UART_Init>
  MX_TIM8_Init();
 8004962:	f000 fc33 	bl	80051cc <MX_TIM8_Init>
  MX_ADC1_Init();
 8004966:	f000 f8eb 	bl	8004b40 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800496a:	f000 fd4d 	bl	8005408 <MX_USART3_UART_Init>
  MX_TIM5_Init();
 800496e:	f000 fbdf 	bl	8005130 <MX_TIM5_Init>
  MX_TIM1_Init();
 8004972:	f000 f9c9 	bl	8004d08 <MX_TIM1_Init>
  MX_TIM14_Init();
 8004976:	f000 fca5 	bl	80052c4 <MX_TIM14_Init>
  MX_TIM13_Init();
 800497a:	f000 fc7f 	bl	800527c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  F4_Basic_Init(&huart1, &htim5, &htim3, &htim2, &htim1, &htim8,&htim13,&htim14);
 800497e:	4b2a      	ldr	r3, [pc, #168]	; (8004a28 <main+0xf8>)
 8004980:	9303      	str	r3, [sp, #12]
 8004982:	4b2a      	ldr	r3, [pc, #168]	; (8004a2c <main+0xfc>)
 8004984:	9302      	str	r3, [sp, #8]
 8004986:	4b2a      	ldr	r3, [pc, #168]	; (8004a30 <main+0x100>)
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	4b2a      	ldr	r3, [pc, #168]	; (8004a34 <main+0x104>)
 800498c:	9300      	str	r3, [sp, #0]
 800498e:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <main+0x108>)
 8004990:	4a2a      	ldr	r2, [pc, #168]	; (8004a3c <main+0x10c>)
 8004992:	492b      	ldr	r1, [pc, #172]	; (8004a40 <main+0x110>)
 8004994:	482b      	ldr	r0, [pc, #172]	; (8004a44 <main+0x114>)
 8004996:	f7fc fb0f 	bl	8000fb8 <F4_Basic_Init>
  Remote_Control_Init(&htim4, TIM_CHANNEL_3);
 800499a:	2108      	movs	r1, #8
 800499c:	482a      	ldr	r0, [pc, #168]	; (8004a48 <main+0x118>)
 800499e:	f000 feaf 	bl	8005700 <Remote_Control_Init>
  Battery_Voltage_Compensate(&hadc2, &hadc1, &huart1);
 80049a2:	4a28      	ldr	r2, [pc, #160]	; (8004a44 <main+0x114>)
 80049a4:	4929      	ldr	r1, [pc, #164]	; (8004a4c <main+0x11c>)
 80049a6:	482a      	ldr	r0, [pc, #168]	; (8004a50 <main+0x120>)
 80049a8:	f7fe fb9a 	bl	80030e0 <Battery_Voltage_Compensate>

  Mode_Selector(&huart1, &huart5);
 80049ac:	4929      	ldr	r1, [pc, #164]	; (8004a54 <main+0x124>)
 80049ae:	4825      	ldr	r0, [pc, #148]	; (8004a44 <main+0x114>)
 80049b0:	f7fe f806 	bl	80029c0 <Mode_Selector>
  Create_Nodes(&huart1);
 80049b4:	4823      	ldr	r0, [pc, #140]	; (8004a44 <main+0x114>)
 80049b6:	f7fc fd57 	bl	8001468 <Create_Nodes>
  Wait_For_Start_Sigal(&huart3,&huart1);
 80049ba:	4922      	ldr	r1, [pc, #136]	; (8004a44 <main+0x114>)
 80049bc:	4826      	ldr	r0, [pc, #152]	; (8004a58 <main+0x128>)
 80049be:	f7fe f8cf 	bl	8002b60 <Wait_For_Start_Sigal>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Measure_Velocity_Task(&htim8,TICK, 4);
 80049c2:	4b1f      	ldr	r3, [pc, #124]	; (8004a40 <main+0x110>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	2204      	movs	r2, #4
 80049ca:	4619      	mov	r1, r3
 80049cc:	4818      	ldr	r0, [pc, #96]	; (8004a30 <main+0x100>)
 80049ce:	f7fe fcb3 	bl	8003338 <Measure_Velocity_Task>
	  Motor_Drive_Task(&htim3, &huart1, TICK, 10);
 80049d2:	4b1b      	ldr	r3, [pc, #108]	; (8004a40 <main+0x110>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049d8:	230a      	movs	r3, #10
 80049da:	491a      	ldr	r1, [pc, #104]	; (8004a44 <main+0x114>)
 80049dc:	4817      	ldr	r0, [pc, #92]	; (8004a3c <main+0x10c>)
 80049de:	f7fe fd27 	bl	8003430 <Motor_Drive_Task>
	  Line_Track_Task(&huart5, &huart1, TICK, 4);
 80049e2:	4b17      	ldr	r3, [pc, #92]	; (8004a40 <main+0x110>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049e8:	2304      	movs	r3, #4
 80049ea:	4916      	ldr	r1, [pc, #88]	; (8004a44 <main+0x114>)
 80049ec:	4819      	ldr	r0, [pc, #100]	; (8004a54 <main+0x124>)
 80049ee:	f7fe fedb 	bl	80037a8 <Line_Track_Task>
	  Remote_Control_Task(&htim4, TIM_CHANNEL_3, &huart1, TICK, 43);
 80049f2:	4b13      	ldr	r3, [pc, #76]	; (8004a40 <main+0x110>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f8:	222b      	movs	r2, #43	; 0x2b
 80049fa:	9200      	str	r2, [sp, #0]
 80049fc:	4a11      	ldr	r2, [pc, #68]	; (8004a44 <main+0x114>)
 80049fe:	2108      	movs	r1, #8
 8004a00:	4811      	ldr	r0, [pc, #68]	; (8004a48 <main+0x118>)
 8004a02:	f000 fe99 	bl	8005738 <Remote_Control_Task>
	  HDI_Read_Task(&huart1,&htim2,TICK, 200);
 8004a06:	4b0e      	ldr	r3, [pc, #56]	; (8004a40 <main+0x110>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a0c:	23c8      	movs	r3, #200	; 0xc8
 8004a0e:	490a      	ldr	r1, [pc, #40]	; (8004a38 <main+0x108>)
 8004a10:	480c      	ldr	r0, [pc, #48]	; (8004a44 <main+0x114>)
 8004a12:	f7fc fb9b 	bl	800114c <HDI_Read_Task>
	  Control_Task(&huart1,&htim14,TICK, 29);
 8004a16:	4b0a      	ldr	r3, [pc, #40]	; (8004a40 <main+0x110>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a1c:	231d      	movs	r3, #29
 8004a1e:	4902      	ldr	r1, [pc, #8]	; (8004a28 <main+0xf8>)
 8004a20:	4808      	ldr	r0, [pc, #32]	; (8004a44 <main+0x114>)
 8004a22:	f7fd fc89 	bl	8002338 <Control_Task>
	  Measure_Velocity_Task(&htim8,TICK, 4);
 8004a26:	e7cc      	b.n	80049c2 <main+0x92>
 8004a28:	20000938 	.word	0x20000938
 8004a2c:	200008f0 	.word	0x200008f0
 8004a30:	200008a8 	.word	0x200008a8
 8004a34:	20000740 	.word	0x20000740
 8004a38:	20000788 	.word	0x20000788
 8004a3c:	200007d0 	.word	0x200007d0
 8004a40:	20000860 	.word	0x20000860
 8004a44:	20000a24 	.word	0x20000a24
 8004a48:	20000818 	.word	0x20000818
 8004a4c:	200006b0 	.word	0x200006b0
 8004a50:	200006f8 	.word	0x200006f8
 8004a54:	200009e0 	.word	0x200009e0
 8004a58:	20000aac 	.word	0x20000aac

08004a5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b094      	sub	sp, #80	; 0x50
 8004a60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004a62:	f107 031c 	add.w	r3, r7, #28
 8004a66:	2234      	movs	r2, #52	; 0x34
 8004a68:	2100      	movs	r1, #0
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f007 f960 	bl	800bd30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004a70:	f107 0308 	add.w	r3, r7, #8
 8004a74:	2200      	movs	r2, #0
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	605a      	str	r2, [r3, #4]
 8004a7a:	609a      	str	r2, [r3, #8]
 8004a7c:	60da      	str	r2, [r3, #12]
 8004a7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004a80:	2300      	movs	r3, #0
 8004a82:	607b      	str	r3, [r7, #4]
 8004a84:	4b2c      	ldr	r3, [pc, #176]	; (8004b38 <SystemClock_Config+0xdc>)
 8004a86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a88:	4a2b      	ldr	r2, [pc, #172]	; (8004b38 <SystemClock_Config+0xdc>)
 8004a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004a8e:	6413      	str	r3, [r2, #64]	; 0x40
 8004a90:	4b29      	ldr	r3, [pc, #164]	; (8004b38 <SystemClock_Config+0xdc>)
 8004a92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a98:	607b      	str	r3, [r7, #4]
 8004a9a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004a9c:	2300      	movs	r3, #0
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	4b26      	ldr	r3, [pc, #152]	; (8004b3c <SystemClock_Config+0xe0>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4a25      	ldr	r2, [pc, #148]	; (8004b3c <SystemClock_Config+0xe0>)
 8004aa6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004aaa:	6013      	str	r3, [r2, #0]
 8004aac:	4b23      	ldr	r3, [pc, #140]	; (8004b3c <SystemClock_Config+0xe0>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004ab4:	603b      	str	r3, [r7, #0]
 8004ab6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004abc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ac0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ac2:	2302      	movs	r3, #2
 8004ac4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004ac6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004aca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004acc:	2304      	movs	r3, #4
 8004ace:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004ad0:	23b4      	movs	r3, #180	; 0xb4
 8004ad2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004ad4:	2302      	movs	r3, #2
 8004ad6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004ad8:	2302      	movs	r3, #2
 8004ada:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004adc:	2302      	movs	r3, #2
 8004ade:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ae0:	f107 031c 	add.w	r3, r7, #28
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f003 febf 	bl	8008868 <HAL_RCC_OscConfig>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d001      	beq.n	8004af4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8004af0:	f000 fe00 	bl	80056f4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004af4:	f003 fb1e 	bl	8008134 <HAL_PWREx_EnableOverDrive>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8004afe:	f000 fdf9 	bl	80056f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004b02:	230f      	movs	r3, #15
 8004b04:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004b06:	2302      	movs	r3, #2
 8004b08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8004b0e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8004b12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004b14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b18:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004b1a:	f107 0308 	add.w	r3, r7, #8
 8004b1e:	2105      	movs	r1, #5
 8004b20:	4618      	mov	r0, r3
 8004b22:	f003 fb57 	bl	80081d4 <HAL_RCC_ClockConfig>
 8004b26:	4603      	mov	r3, r0
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8004b2c:	f000 fde2 	bl	80056f4 <Error_Handler>
  }
}
 8004b30:	bf00      	nop
 8004b32:	3750      	adds	r7, #80	; 0x50
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40023800 	.word	0x40023800
 8004b3c:	40007000 	.word	0x40007000

08004b40 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08c      	sub	sp, #48	; 0x30
 8004b44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004b46:	f107 0320 	add.w	r3, r7, #32
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	601a      	str	r2, [r3, #0]
 8004b4e:	605a      	str	r2, [r3, #4]
 8004b50:	609a      	str	r2, [r3, #8]
 8004b52:	60da      	str	r2, [r3, #12]
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8004b54:	463b      	mov	r3, r7
 8004b56:	2220      	movs	r2, #32
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f007 f8e8 	bl	800bd30 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8004b60:	4b3c      	ldr	r3, [pc, #240]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b62:	4a3d      	ldr	r2, [pc, #244]	; (8004c58 <MX_ADC1_Init+0x118>)
 8004b64:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8004b66:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b68:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004b6c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004b6e:	4b39      	ldr	r3, [pc, #228]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b70:	2200      	movs	r2, #0
 8004b72:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8004b74:	4b37      	ldr	r3, [pc, #220]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8004b7a:	4b36      	ldr	r3, [pc, #216]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004b80:	4b34      	ldr	r3, [pc, #208]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004b88:	4b32      	ldr	r3, [pc, #200]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004b8e:	4b31      	ldr	r3, [pc, #196]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b90:	4a32      	ldr	r2, [pc, #200]	; (8004c5c <MX_ADC1_Init+0x11c>)
 8004b92:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004b94:	4b2f      	ldr	r3, [pc, #188]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8004b9a:	4b2e      	ldr	r3, [pc, #184]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004b9c:	2203      	movs	r2, #3
 8004b9e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8004ba0:	4b2c      	ldr	r3, [pc, #176]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004ba8:	4b2a      	ldr	r3, [pc, #168]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004baa:	2201      	movs	r2, #1
 8004bac:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004bae:	4829      	ldr	r0, [pc, #164]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004bb0:	f001 fbfe 	bl	80063b0 <HAL_ADC_Init>
 8004bb4:	4603      	mov	r3, r0
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d001      	beq.n	8004bbe <MX_ADC1_Init+0x7e>
  {
    Error_Handler();
 8004bba:	f000 fd9b 	bl	80056f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8004bbe:	2308      	movs	r3, #8
 8004bc0:	623b      	str	r3, [r7, #32]
  sConfig.Rank = 1;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004bc6:	2307      	movs	r3, #7
 8004bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004bca:	f107 0320 	add.w	r3, r7, #32
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4820      	ldr	r0, [pc, #128]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004bd2:	f001 fd9b 	bl	800670c <HAL_ADC_ConfigChannel>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d001      	beq.n	8004be0 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8004bdc:	f000 fd8a 	bl	80056f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 2;
 8004be0:	2302      	movs	r3, #2
 8004be2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004be4:	f107 0320 	add.w	r3, r7, #32
 8004be8:	4619      	mov	r1, r3
 8004bea:	481a      	ldr	r0, [pc, #104]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004bec:	f001 fd8e 	bl	800670c <HAL_ADC_ConfigChannel>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d001      	beq.n	8004bfa <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8004bf6:	f000 fd7d 	bl	80056f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Rank = 3;
 8004bfa:	2303      	movs	r3, #3
 8004bfc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004bfe:	f107 0320 	add.w	r3, r7, #32
 8004c02:	4619      	mov	r1, r3
 8004c04:	4813      	ldr	r0, [pc, #76]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004c06:	f001 fd81 	bl	800670c <HAL_ADC_ConfigChannel>
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d001      	beq.n	8004c14 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8004c10:	f000 fd70 	bl	80056f4 <Error_Handler>
  }

  /** Configures for the selected ADC injected channel its corresponding rank in the sequencer and its sample time
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_8;
 8004c14:	2308      	movs	r3, #8
 8004c16:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = 1;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedNbrOfConversion = 1;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_3CYCLES;
 8004c20:	2300      	movs	r3, #0
 8004c22:	60bb      	str	r3, [r7, #8]
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONVEDGE_NONE;
 8004c24:	2300      	movs	r3, #0
 8004c26:	61fb      	str	r3, [r7, #28]
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8004c28:	4b0d      	ldr	r3, [pc, #52]	; (8004c60 <MX_ADC1_Init+0x120>)
 8004c2a:	61bb      	str	r3, [r7, #24]
  sConfigInjected.AutoInjectedConv = DISABLE;
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	757b      	strb	r3, [r7, #21]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8004c30:	2300      	movs	r3, #0
 8004c32:	753b      	strb	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8004c38:	463b      	mov	r3, r7
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	4805      	ldr	r0, [pc, #20]	; (8004c54 <MX_ADC1_Init+0x114>)
 8004c3e:	f001 ff93 	bl	8006b68 <HAL_ADCEx_InjectedConfigChannel>
 8004c42:	4603      	mov	r3, r0
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8004c48:	f000 fd54 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004c4c:	bf00      	nop
 8004c4e:	3730      	adds	r7, #48	; 0x30
 8004c50:	46bd      	mov	sp, r7
 8004c52:	bd80      	pop	{r7, pc}
 8004c54:	200006b0 	.word	0x200006b0
 8004c58:	40012000 	.word	0x40012000
 8004c5c:	0f000001 	.word	0x0f000001
 8004c60:	000f0001 	.word	0x000f0001

08004c64 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8004c64:	b580      	push	{r7, lr}
 8004c66:	b084      	sub	sp, #16
 8004c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004c6a:	463b      	mov	r3, r7
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	601a      	str	r2, [r3, #0]
 8004c70:	605a      	str	r2, [r3, #4]
 8004c72:	609a      	str	r2, [r3, #8]
 8004c74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8004c76:	4b21      	ldr	r3, [pc, #132]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c78:	4a21      	ldr	r2, [pc, #132]	; (8004d00 <MX_ADC2_Init+0x9c>)
 8004c7a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 8004c7c:	4b1f      	ldr	r3, [pc, #124]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c7e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004c82:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8004c84:	4b1d      	ldr	r3, [pc, #116]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c86:	2200      	movs	r2, #0
 8004c88:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8004c8a:	4b1c      	ldr	r3, [pc, #112]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8004c90:	4b1a      	ldr	r3, [pc, #104]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8004c96:	4b19      	ldr	r3, [pc, #100]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004c9e:	4b17      	ldr	r3, [pc, #92]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004ca4:	4b15      	ldr	r3, [pc, #84]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004ca6:	4a17      	ldr	r2, [pc, #92]	; (8004d04 <MX_ADC2_Init+0xa0>)
 8004ca8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004caa:	4b14      	ldr	r3, [pc, #80]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8004cb0:	4b12      	ldr	r3, [pc, #72]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8004cb6:	4b11      	ldr	r3, [pc, #68]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004cbe:	4b0f      	ldr	r3, [pc, #60]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8004cc4:	480d      	ldr	r0, [pc, #52]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004cc6:	f001 fb73 	bl	80063b0 <HAL_ADC_Init>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8004cd0:	f000 fd10 	bl	80056f4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8004cd4:	230d      	movs	r3, #13
 8004cd6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004cdc:	2307      	movs	r3, #7
 8004cde:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004ce0:	463b      	mov	r3, r7
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	4805      	ldr	r0, [pc, #20]	; (8004cfc <MX_ADC2_Init+0x98>)
 8004ce6:	f001 fd11 	bl	800670c <HAL_ADC_ConfigChannel>
 8004cea:	4603      	mov	r3, r0
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d001      	beq.n	8004cf4 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004cf0:	f000 fd00 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004cf4:	bf00      	nop
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	200006f8 	.word	0x200006f8
 8004d00:	40012100 	.word	0x40012100
 8004d04:	0f000001 	.word	0x0f000001

08004d08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b096      	sub	sp, #88	; 0x58
 8004d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004d0e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004d12:	2200      	movs	r2, #0
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	605a      	str	r2, [r3, #4]
 8004d18:	609a      	str	r2, [r3, #8]
 8004d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004d1c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004d20:	2200      	movs	r2, #0
 8004d22:	601a      	str	r2, [r3, #0]
 8004d24:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	605a      	str	r2, [r3, #4]
 8004d30:	609a      	str	r2, [r3, #8]
 8004d32:	60da      	str	r2, [r3, #12]
 8004d34:	611a      	str	r2, [r3, #16]
 8004d36:	615a      	str	r2, [r3, #20]
 8004d38:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004d3a:	1d3b      	adds	r3, r7, #4
 8004d3c:	2220      	movs	r2, #32
 8004d3e:	2100      	movs	r1, #0
 8004d40:	4618      	mov	r0, r3
 8004d42:	f006 fff5 	bl	800bd30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004d46:	4b3e      	ldr	r3, [pc, #248]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d48:	4a3e      	ldr	r2, [pc, #248]	; (8004e44 <MX_TIM1_Init+0x13c>)
 8004d4a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 360-1;
 8004d4c:	4b3c      	ldr	r3, [pc, #240]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d4e:	f240 1267 	movw	r2, #359	; 0x167
 8004d52:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d54:	4b3a      	ldr	r3, [pc, #232]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d56:	2200      	movs	r2, #0
 8004d58:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000-1;
 8004d5a:	4b39      	ldr	r3, [pc, #228]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d5c:	f242 720f 	movw	r2, #9999	; 0x270f
 8004d60:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d62:	4b37      	ldr	r3, [pc, #220]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004d68:	4b35      	ldr	r3, [pc, #212]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004d6e:	4b34      	ldr	r3, [pc, #208]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d70:	2280      	movs	r2, #128	; 0x80
 8004d72:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004d74:	4832      	ldr	r0, [pc, #200]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d76:	f004 f815 	bl	8008da4 <HAL_TIM_Base_Init>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d001      	beq.n	8004d84 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8004d80:	f000 fcb8 	bl	80056f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004d84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004d88:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004d8a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004d8e:	4619      	mov	r1, r3
 8004d90:	482b      	ldr	r0, [pc, #172]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004d92:	f004 ff7f 	bl	8009c94 <HAL_TIM_ConfigClockSource>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d001      	beq.n	8004da0 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8004d9c:	f000 fcaa 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004da0:	4827      	ldr	r0, [pc, #156]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004da2:	f004 f8b7 	bl	8008f14 <HAL_TIM_PWM_Init>
 8004da6:	4603      	mov	r3, r0
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8004dac:	f000 fca2 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004db0:	2300      	movs	r3, #0
 8004db2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004db4:	2300      	movs	r3, #0
 8004db6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004db8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004dbc:	4619      	mov	r1, r3
 8004dbe:	4820      	ldr	r0, [pc, #128]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004dc0:	f005 fd90 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d001      	beq.n	8004dce <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8004dca:	f000 fc93 	bl	80056f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004dce:	2360      	movs	r3, #96	; 0x60
 8004dd0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 750-1;
 8004dd2:	f240 23ed 	movw	r3, #749	; 0x2ed
 8004dd6:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004dd8:	2300      	movs	r3, #0
 8004dda:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004de0:	2300      	movs	r3, #0
 8004de2:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004de4:	2300      	movs	r3, #0
 8004de6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004de8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004dec:	220c      	movs	r2, #12
 8004dee:	4619      	mov	r1, r3
 8004df0:	4813      	ldr	r0, [pc, #76]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004df2:	f004 fe8d 	bl	8009b10 <HAL_TIM_PWM_ConfigChannel>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d001      	beq.n	8004e00 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004dfc:	f000 fc7a 	bl	80056f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004e00:	2300      	movs	r3, #0
 8004e02:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004e04:	2300      	movs	r3, #0
 8004e06:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004e10:	2300      	movs	r3, #0
 8004e12:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004e14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e18:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004e1e:	1d3b      	adds	r3, r7, #4
 8004e20:	4619      	mov	r1, r3
 8004e22:	4807      	ldr	r0, [pc, #28]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004e24:	f005 fdda 	bl	800a9dc <HAL_TIMEx_ConfigBreakDeadTime>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d001      	beq.n	8004e32 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8004e2e:	f000 fc61 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004e32:	4803      	ldr	r0, [pc, #12]	; (8004e40 <MX_TIM1_Init+0x138>)
 8004e34:	f000 ff24 	bl	8005c80 <HAL_TIM_MspPostInit>

}
 8004e38:	bf00      	nop
 8004e3a:	3758      	adds	r7, #88	; 0x58
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}
 8004e40:	20000740 	.word	0x20000740
 8004e44:	40010000 	.word	0x40010000

08004e48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b08e      	sub	sp, #56	; 0x38
 8004e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004e4e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]
 8004e56:	605a      	str	r2, [r3, #4]
 8004e58:	609a      	str	r2, [r3, #8]
 8004e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e5c:	f107 0320 	add.w	r3, r7, #32
 8004e60:	2200      	movs	r2, #0
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e66:	1d3b      	adds	r3, r7, #4
 8004e68:	2200      	movs	r2, #0
 8004e6a:	601a      	str	r2, [r3, #0]
 8004e6c:	605a      	str	r2, [r3, #4]
 8004e6e:	609a      	str	r2, [r3, #8]
 8004e70:	60da      	str	r2, [r3, #12]
 8004e72:	611a      	str	r2, [r3, #16]
 8004e74:	615a      	str	r2, [r3, #20]
 8004e76:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004e78:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e7a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004e7e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8004e80:	4b2b      	ldr	r3, [pc, #172]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e82:	2259      	movs	r2, #89	; 0x59
 8004e84:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e86:	4b2a      	ldr	r3, [pc, #168]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8004e8c:	4b28      	ldr	r3, [pc, #160]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e8e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004e92:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e94:	4b26      	ldr	r3, [pc, #152]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e96:	2200      	movs	r2, #0
 8004e98:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004e9a:	4b25      	ldr	r3, [pc, #148]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004e9c:	2280      	movs	r2, #128	; 0x80
 8004e9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004ea0:	4823      	ldr	r0, [pc, #140]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004ea2:	f003 ff7f 	bl	8008da4 <HAL_TIM_Base_Init>
 8004ea6:	4603      	mov	r3, r0
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d001      	beq.n	8004eb0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8004eac:	f000 fc22 	bl	80056f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004eb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004eb4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004eb6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004eba:	4619      	mov	r1, r3
 8004ebc:	481c      	ldr	r0, [pc, #112]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004ebe:	f004 fee9 	bl	8009c94 <HAL_TIM_ConfigClockSource>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d001      	beq.n	8004ecc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8004ec8:	f000 fc14 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004ecc:	4818      	ldr	r0, [pc, #96]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004ece:	f004 f821 	bl	8008f14 <HAL_TIM_PWM_Init>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8004ed8:	f000 fc0c 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004edc:	2300      	movs	r3, #0
 8004ede:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ee4:	f107 0320 	add.w	r3, r7, #32
 8004ee8:	4619      	mov	r1, r3
 8004eea:	4811      	ldr	r0, [pc, #68]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004eec:	f005 fcfa 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8004ef6:	f000 fbfd 	bl	80056f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004efa:	2360      	movs	r3, #96	; 0x60
 8004efc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 750-1;
 8004efe:	f240 23ed 	movw	r3, #749	; 0x2ed
 8004f02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f04:	2300      	movs	r3, #0
 8004f06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004f0c:	1d3b      	adds	r3, r7, #4
 8004f0e:	2200      	movs	r2, #0
 8004f10:	4619      	mov	r1, r3
 8004f12:	4807      	ldr	r0, [pc, #28]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004f14:	f004 fdfc 	bl	8009b10 <HAL_TIM_PWM_ConfigChannel>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d001      	beq.n	8004f22 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8004f1e:	f000 fbe9 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004f22:	4803      	ldr	r0, [pc, #12]	; (8004f30 <MX_TIM2_Init+0xe8>)
 8004f24:	f000 feac 	bl	8005c80 <HAL_TIM_MspPostInit>

}
 8004f28:	bf00      	nop
 8004f2a:	3738      	adds	r7, #56	; 0x38
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	20000788 	.word	0x20000788

08004f34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b08e      	sub	sp, #56	; 0x38
 8004f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004f3a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004f3e:	2200      	movs	r2, #0
 8004f40:	601a      	str	r2, [r3, #0]
 8004f42:	605a      	str	r2, [r3, #4]
 8004f44:	609a      	str	r2, [r3, #8]
 8004f46:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f48:	f107 0320 	add.w	r3, r7, #32
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	601a      	str	r2, [r3, #0]
 8004f50:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004f52:	1d3b      	adds	r3, r7, #4
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]
 8004f58:	605a      	str	r2, [r3, #4]
 8004f5a:	609a      	str	r2, [r3, #8]
 8004f5c:	60da      	str	r2, [r3, #12]
 8004f5e:	611a      	str	r2, [r3, #16]
 8004f60:	615a      	str	r2, [r3, #20]
 8004f62:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004f64:	4b32      	ldr	r3, [pc, #200]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f66:	4a33      	ldr	r2, [pc, #204]	; (8005034 <MX_TIM3_Init+0x100>)
 8004f68:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2-1;
 8004f6a:	4b31      	ldr	r3, [pc, #196]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f6c:	2201      	movs	r2, #1
 8004f6e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8004f70:	4b2f      	ldr	r3, [pc, #188]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f72:	2260      	movs	r2, #96	; 0x60
 8004f74:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8004f76:	4b2e      	ldr	r3, [pc, #184]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f78:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f7c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f7e:	4b2c      	ldr	r3, [pc, #176]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f80:	2200      	movs	r2, #0
 8004f82:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f84:	4b2a      	ldr	r3, [pc, #168]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004f8a:	4829      	ldr	r0, [pc, #164]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004f8c:	f003 ff0a 	bl	8008da4 <HAL_TIM_Base_Init>
 8004f90:	4603      	mov	r3, r0
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d001      	beq.n	8004f9a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8004f96:	f000 fbad 	bl	80056f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f9e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004fa0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004fa4:	4619      	mov	r1, r3
 8004fa6:	4822      	ldr	r0, [pc, #136]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004fa8:	f004 fe74 	bl	8009c94 <HAL_TIM_ConfigClockSource>
 8004fac:	4603      	mov	r3, r0
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d001      	beq.n	8004fb6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8004fb2:	f000 fb9f 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004fb6:	481e      	ldr	r0, [pc, #120]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004fb8:	f003 ffac 	bl	8008f14 <HAL_TIM_PWM_Init>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d001      	beq.n	8004fc6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8004fc2:	f000 fb97 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004fce:	f107 0320 	add.w	r3, r7, #32
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	4816      	ldr	r0, [pc, #88]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004fd6:	f005 fc85 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8004fda:	4603      	mov	r3, r0
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d001      	beq.n	8004fe4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8004fe0:	f000 fb88 	bl	80056f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004fe4:	2360      	movs	r3, #96	; 0x60
 8004fe6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004fec:	2300      	movs	r3, #0
 8004fee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ff4:	1d3b      	adds	r3, r7, #4
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	4619      	mov	r1, r3
 8004ffa:	480d      	ldr	r0, [pc, #52]	; (8005030 <MX_TIM3_Init+0xfc>)
 8004ffc:	f004 fd88 	bl	8009b10 <HAL_TIM_PWM_ConfigChannel>
 8005000:	4603      	mov	r3, r0
 8005002:	2b00      	cmp	r3, #0
 8005004:	d001      	beq.n	800500a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8005006:	f000 fb75 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800500a:	1d3b      	adds	r3, r7, #4
 800500c:	2204      	movs	r2, #4
 800500e:	4619      	mov	r1, r3
 8005010:	4807      	ldr	r0, [pc, #28]	; (8005030 <MX_TIM3_Init+0xfc>)
 8005012:	f004 fd7d 	bl	8009b10 <HAL_TIM_PWM_ConfigChannel>
 8005016:	4603      	mov	r3, r0
 8005018:	2b00      	cmp	r3, #0
 800501a:	d001      	beq.n	8005020 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800501c:	f000 fb6a 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8005020:	4803      	ldr	r0, [pc, #12]	; (8005030 <MX_TIM3_Init+0xfc>)
 8005022:	f000 fe2d 	bl	8005c80 <HAL_TIM_MspPostInit>

}
 8005026:	bf00      	nop
 8005028:	3738      	adds	r7, #56	; 0x38
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	200007d0 	.word	0x200007d0
 8005034:	40000400 	.word	0x40000400

08005038 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b08a      	sub	sp, #40	; 0x28
 800503c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800503e:	f107 0318 	add.w	r3, r7, #24
 8005042:	2200      	movs	r2, #0
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	605a      	str	r2, [r3, #4]
 8005048:	609a      	str	r2, [r3, #8]
 800504a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800504c:	f107 0310 	add.w	r3, r7, #16
 8005050:	2200      	movs	r2, #0
 8005052:	601a      	str	r2, [r3, #0]
 8005054:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8005056:	463b      	mov	r3, r7
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]
 800505c:	605a      	str	r2, [r3, #4]
 800505e:	609a      	str	r2, [r3, #8]
 8005060:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8005062:	4b31      	ldr	r3, [pc, #196]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005064:	4a31      	ldr	r2, [pc, #196]	; (800512c <MX_TIM4_Init+0xf4>)
 8005066:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 800-1;
 8005068:	4b2f      	ldr	r3, [pc, #188]	; (8005128 <MX_TIM4_Init+0xf0>)
 800506a:	f240 321f 	movw	r2, #799	; 0x31f
 800506e:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005070:	4b2d      	ldr	r3, [pc, #180]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005072:	2200      	movs	r2, #0
 8005074:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65536-1;
 8005076:	4b2c      	ldr	r3, [pc, #176]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800507c:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800507e:	4b2a      	ldr	r3, [pc, #168]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005080:	2200      	movs	r2, #0
 8005082:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005084:	4b28      	ldr	r3, [pc, #160]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005086:	2280      	movs	r2, #128	; 0x80
 8005088:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800508a:	4827      	ldr	r0, [pc, #156]	; (8005128 <MX_TIM4_Init+0xf0>)
 800508c:	f003 fe8a 	bl	8008da4 <HAL_TIM_Base_Init>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <MX_TIM4_Init+0x62>
  {
    Error_Handler();
 8005096:	f000 fb2d 	bl	80056f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800509a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800509e:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80050a0:	f107 0318 	add.w	r3, r7, #24
 80050a4:	4619      	mov	r1, r3
 80050a6:	4820      	ldr	r0, [pc, #128]	; (8005128 <MX_TIM4_Init+0xf0>)
 80050a8:	f004 fdf4 	bl	8009c94 <HAL_TIM_ConfigClockSource>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d001      	beq.n	80050b6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80050b2:	f000 fb1f 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80050b6:	481c      	ldr	r0, [pc, #112]	; (8005128 <MX_TIM4_Init+0xf0>)
 80050b8:	f004 f84e 	bl	8009158 <HAL_TIM_IC_Init>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d001      	beq.n	80050c6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80050c2:	f000 fb17 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050c6:	2300      	movs	r3, #0
 80050c8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050ca:	2300      	movs	r3, #0
 80050cc:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80050ce:	f107 0310 	add.w	r3, r7, #16
 80050d2:	4619      	mov	r1, r3
 80050d4:	4814      	ldr	r0, [pc, #80]	; (8005128 <MX_TIM4_Init+0xf0>)
 80050d6:	f005 fc05 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <MX_TIM4_Init+0xac>
  {
    Error_Handler();
 80050e0:	f000 fb08 	bl	80056f4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80050e4:	230a      	movs	r3, #10
 80050e6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80050e8:	2301      	movs	r3, #1
 80050ea:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80050ec:	2300      	movs	r3, #0
 80050ee:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80050f0:	2300      	movs	r3, #0
 80050f2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 80050f4:	463b      	mov	r3, r7
 80050f6:	2208      	movs	r2, #8
 80050f8:	4619      	mov	r1, r3
 80050fa:	480b      	ldr	r0, [pc, #44]	; (8005128 <MX_TIM4_Init+0xf0>)
 80050fc:	f004 fc6c 	bl	80099d8 <HAL_TIM_IC_ConfigChannel>
 8005100:	4603      	mov	r3, r0
 8005102:	2b00      	cmp	r3, #0
 8005104:	d001      	beq.n	800510a <MX_TIM4_Init+0xd2>
  {
    Error_Handler();
 8005106:	f000 faf5 	bl	80056f4 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800510a:	463b      	mov	r3, r7
 800510c:	220c      	movs	r2, #12
 800510e:	4619      	mov	r1, r3
 8005110:	4805      	ldr	r0, [pc, #20]	; (8005128 <MX_TIM4_Init+0xf0>)
 8005112:	f004 fc61 	bl	80099d8 <HAL_TIM_IC_ConfigChannel>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <MX_TIM4_Init+0xe8>
  {
    Error_Handler();
 800511c:	f000 faea 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8005120:	bf00      	nop
 8005122:	3728      	adds	r7, #40	; 0x28
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	20000818 	.word	0x20000818
 800512c:	40000800 	.word	0x40000800

08005130 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005136:	f107 0308 	add.w	r3, r7, #8
 800513a:	2200      	movs	r2, #0
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	605a      	str	r2, [r3, #4]
 8005140:	609a      	str	r2, [r3, #8]
 8005142:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005144:	463b      	mov	r3, r7
 8005146:	2200      	movs	r2, #0
 8005148:	601a      	str	r2, [r3, #0]
 800514a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800514c:	4b1d      	ldr	r3, [pc, #116]	; (80051c4 <MX_TIM5_Init+0x94>)
 800514e:	4a1e      	ldr	r2, [pc, #120]	; (80051c8 <MX_TIM5_Init+0x98>)
 8005150:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 45000-1;
 8005152:	4b1c      	ldr	r3, [pc, #112]	; (80051c4 <MX_TIM5_Init+0x94>)
 8005154:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 8005158:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800515a:	4b1a      	ldr	r3, [pc, #104]	; (80051c4 <MX_TIM5_Init+0x94>)
 800515c:	2200      	movs	r2, #0
 800515e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8005160:	4b18      	ldr	r3, [pc, #96]	; (80051c4 <MX_TIM5_Init+0x94>)
 8005162:	f04f 32ff 	mov.w	r2, #4294967295
 8005166:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005168:	4b16      	ldr	r3, [pc, #88]	; (80051c4 <MX_TIM5_Init+0x94>)
 800516a:	2200      	movs	r2, #0
 800516c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800516e:	4b15      	ldr	r3, [pc, #84]	; (80051c4 <MX_TIM5_Init+0x94>)
 8005170:	2280      	movs	r2, #128	; 0x80
 8005172:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8005174:	4813      	ldr	r0, [pc, #76]	; (80051c4 <MX_TIM5_Init+0x94>)
 8005176:	f003 fe15 	bl	8008da4 <HAL_TIM_Base_Init>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d001      	beq.n	8005184 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8005180:	f000 fab8 	bl	80056f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005184:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005188:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800518a:	f107 0308 	add.w	r3, r7, #8
 800518e:	4619      	mov	r1, r3
 8005190:	480c      	ldr	r0, [pc, #48]	; (80051c4 <MX_TIM5_Init+0x94>)
 8005192:	f004 fd7f 	bl	8009c94 <HAL_TIM_ConfigClockSource>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d001      	beq.n	80051a0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800519c:	f000 faaa 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80051a0:	2300      	movs	r3, #0
 80051a2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80051a4:	2300      	movs	r3, #0
 80051a6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80051a8:	463b      	mov	r3, r7
 80051aa:	4619      	mov	r1, r3
 80051ac:	4805      	ldr	r0, [pc, #20]	; (80051c4 <MX_TIM5_Init+0x94>)
 80051ae:	f005 fb99 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80051b8:	f000 fa9c 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80051bc:	bf00      	nop
 80051be:	3718      	adds	r7, #24
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	20000860 	.word	0x20000860
 80051c8:	40000c00 	.word	0x40000c00

080051cc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b08c      	sub	sp, #48	; 0x30
 80051d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80051d2:	f107 030c 	add.w	r3, r7, #12
 80051d6:	2224      	movs	r2, #36	; 0x24
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f006 fda8 	bl	800bd30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80051e0:	1d3b      	adds	r3, r7, #4
 80051e2:	2200      	movs	r2, #0
 80051e4:	601a      	str	r2, [r3, #0]
 80051e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80051e8:	4b22      	ldr	r3, [pc, #136]	; (8005274 <MX_TIM8_Init+0xa8>)
 80051ea:	4a23      	ldr	r2, [pc, #140]	; (8005278 <MX_TIM8_Init+0xac>)
 80051ec:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80051ee:	4b21      	ldr	r3, [pc, #132]	; (8005274 <MX_TIM8_Init+0xa8>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051f4:	4b1f      	ldr	r3, [pc, #124]	; (8005274 <MX_TIM8_Init+0xa8>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80051fa:	4b1e      	ldr	r3, [pc, #120]	; (8005274 <MX_TIM8_Init+0xa8>)
 80051fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005200:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005202:	4b1c      	ldr	r3, [pc, #112]	; (8005274 <MX_TIM8_Init+0xa8>)
 8005204:	2200      	movs	r2, #0
 8005206:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8005208:	4b1a      	ldr	r3, [pc, #104]	; (8005274 <MX_TIM8_Init+0xa8>)
 800520a:	2200      	movs	r2, #0
 800520c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800520e:	4b19      	ldr	r3, [pc, #100]	; (8005274 <MX_TIM8_Init+0xa8>)
 8005210:	2280      	movs	r2, #128	; 0x80
 8005212:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8005214:	2303      	movs	r3, #3
 8005216:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005218:	2300      	movs	r3, #0
 800521a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800521c:	2301      	movs	r3, #1
 800521e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005220:	2300      	movs	r3, #0
 8005222:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 12;
 8005224:	230c      	movs	r3, #12
 8005226:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005228:	2300      	movs	r3, #0
 800522a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800522c:	2301      	movs	r3, #1
 800522e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005230:	2300      	movs	r3, #0
 8005232:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 12;
 8005234:	230c      	movs	r3, #12
 8005236:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8005238:	f107 030c 	add.w	r3, r7, #12
 800523c:	4619      	mov	r1, r3
 800523e:	480d      	ldr	r0, [pc, #52]	; (8005274 <MX_TIM8_Init+0xa8>)
 8005240:	f004 f98e 	bl	8009560 <HAL_TIM_Encoder_Init>
 8005244:	4603      	mov	r3, r0
 8005246:	2b00      	cmp	r3, #0
 8005248:	d001      	beq.n	800524e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 800524a:	f000 fa53 	bl	80056f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800524e:	2300      	movs	r3, #0
 8005250:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005252:	2300      	movs	r3, #0
 8005254:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8005256:	1d3b      	adds	r3, r7, #4
 8005258:	4619      	mov	r1, r3
 800525a:	4806      	ldr	r0, [pc, #24]	; (8005274 <MX_TIM8_Init+0xa8>)
 800525c:	f005 fb42 	bl	800a8e4 <HAL_TIMEx_MasterConfigSynchronization>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <MX_TIM8_Init+0x9e>
  {
    Error_Handler();
 8005266:	f000 fa45 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800526a:	bf00      	nop
 800526c:	3730      	adds	r7, #48	; 0x30
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}
 8005272:	bf00      	nop
 8005274:	200008a8 	.word	0x200008a8
 8005278:	40010400 	.word	0x40010400

0800527c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8005280:	4b0e      	ldr	r3, [pc, #56]	; (80052bc <MX_TIM13_Init+0x40>)
 8005282:	4a0f      	ldr	r2, [pc, #60]	; (80052c0 <MX_TIM13_Init+0x44>)
 8005284:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 45000-1;
 8005286:	4b0d      	ldr	r3, [pc, #52]	; (80052bc <MX_TIM13_Init+0x40>)
 8005288:	f64a 72c7 	movw	r2, #44999	; 0xafc7
 800528c:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800528e:	4b0b      	ldr	r3, [pc, #44]	; (80052bc <MX_TIM13_Init+0x40>)
 8005290:	2200      	movs	r2, #0
 8005292:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8005294:	4b09      	ldr	r3, [pc, #36]	; (80052bc <MX_TIM13_Init+0x40>)
 8005296:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800529a:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800529c:	4b07      	ldr	r3, [pc, #28]	; (80052bc <MX_TIM13_Init+0x40>)
 800529e:	2200      	movs	r2, #0
 80052a0:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80052a2:	4b06      	ldr	r3, [pc, #24]	; (80052bc <MX_TIM13_Init+0x40>)
 80052a4:	2280      	movs	r2, #128	; 0x80
 80052a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 80052a8:	4804      	ldr	r0, [pc, #16]	; (80052bc <MX_TIM13_Init+0x40>)
 80052aa:	f003 fd7b 	bl	8008da4 <HAL_TIM_Base_Init>
 80052ae:	4603      	mov	r3, r0
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d001      	beq.n	80052b8 <MX_TIM13_Init+0x3c>
  {
    Error_Handler();
 80052b4:	f000 fa1e 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80052b8:	bf00      	nop
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	200008f0 	.word	0x200008f0
 80052c0:	40001c00 	.word	0x40001c00

080052c4 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 80052c8:	4b0e      	ldr	r3, [pc, #56]	; (8005304 <MX_TIM14_Init+0x40>)
 80052ca:	4a0f      	ldr	r2, [pc, #60]	; (8005308 <MX_TIM14_Init+0x44>)
 80052cc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 0;
 80052ce:	4b0d      	ldr	r3, [pc, #52]	; (8005304 <MX_TIM14_Init+0x40>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052d4:	4b0b      	ldr	r3, [pc, #44]	; (8005304 <MX_TIM14_Init+0x40>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 80052da:	4b0a      	ldr	r3, [pc, #40]	; (8005304 <MX_TIM14_Init+0x40>)
 80052dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80052e0:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052e2:	4b08      	ldr	r3, [pc, #32]	; (8005304 <MX_TIM14_Init+0x40>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80052e8:	4b06      	ldr	r3, [pc, #24]	; (8005304 <MX_TIM14_Init+0x40>)
 80052ea:	2280      	movs	r2, #128	; 0x80
 80052ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 80052ee:	4805      	ldr	r0, [pc, #20]	; (8005304 <MX_TIM14_Init+0x40>)
 80052f0:	f003 fd58 	bl	8008da4 <HAL_TIM_Base_Init>
 80052f4:	4603      	mov	r3, r0
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d001      	beq.n	80052fe <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 80052fa:	f000 f9fb 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80052fe:	bf00      	nop
 8005300:	bd80      	pop	{r7, pc}
 8005302:	bf00      	nop
 8005304:	20000938 	.word	0x20000938
 8005308:	40002000 	.word	0x40002000

0800530c <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8005310:	4b11      	ldr	r3, [pc, #68]	; (8005358 <MX_UART5_Init+0x4c>)
 8005312:	4a12      	ldr	r2, [pc, #72]	; (800535c <MX_UART5_Init+0x50>)
 8005314:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 460800;
 8005316:	4b10      	ldr	r3, [pc, #64]	; (8005358 <MX_UART5_Init+0x4c>)
 8005318:	f44f 22e1 	mov.w	r2, #460800	; 0x70800
 800531c:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800531e:	4b0e      	ldr	r3, [pc, #56]	; (8005358 <MX_UART5_Init+0x4c>)
 8005320:	2200      	movs	r2, #0
 8005322:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8005324:	4b0c      	ldr	r3, [pc, #48]	; (8005358 <MX_UART5_Init+0x4c>)
 8005326:	2200      	movs	r2, #0
 8005328:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 800532a:	4b0b      	ldr	r3, [pc, #44]	; (8005358 <MX_UART5_Init+0x4c>)
 800532c:	2200      	movs	r2, #0
 800532e:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8005330:	4b09      	ldr	r3, [pc, #36]	; (8005358 <MX_UART5_Init+0x4c>)
 8005332:	220c      	movs	r2, #12
 8005334:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005336:	4b08      	ldr	r3, [pc, #32]	; (8005358 <MX_UART5_Init+0x4c>)
 8005338:	2200      	movs	r2, #0
 800533a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800533c:	4b06      	ldr	r3, [pc, #24]	; (8005358 <MX_UART5_Init+0x4c>)
 800533e:	2200      	movs	r2, #0
 8005340:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8005342:	4805      	ldr	r0, [pc, #20]	; (8005358 <MX_UART5_Init+0x4c>)
 8005344:	f005 fbb0 	bl	800aaa8 <HAL_UART_Init>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800534e:	f000 f9d1 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8005352:	bf00      	nop
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	200009e0 	.word	0x200009e0
 800535c:	40005000 	.word	0x40005000

08005360 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005364:	4b11      	ldr	r3, [pc, #68]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005366:	4a12      	ldr	r2, [pc, #72]	; (80053b0 <MX_USART1_UART_Init+0x50>)
 8005368:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800536a:	4b10      	ldr	r3, [pc, #64]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 800536c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005370:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005372:	4b0e      	ldr	r3, [pc, #56]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005374:	2200      	movs	r2, #0
 8005376:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005378:	4b0c      	ldr	r3, [pc, #48]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 800537a:	2200      	movs	r2, #0
 800537c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800537e:	4b0b      	ldr	r3, [pc, #44]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005380:	2200      	movs	r2, #0
 8005382:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005384:	4b09      	ldr	r3, [pc, #36]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005386:	220c      	movs	r2, #12
 8005388:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800538a:	4b08      	ldr	r3, [pc, #32]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 800538c:	2200      	movs	r2, #0
 800538e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005390:	4b06      	ldr	r3, [pc, #24]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005392:	2200      	movs	r2, #0
 8005394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005396:	4805      	ldr	r0, [pc, #20]	; (80053ac <MX_USART1_UART_Init+0x4c>)
 8005398:	f005 fb86 	bl	800aaa8 <HAL_UART_Init>
 800539c:	4603      	mov	r3, r0
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d001      	beq.n	80053a6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80053a2:	f000 f9a7 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80053a6:	bf00      	nop
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	20000a24 	.word	0x20000a24
 80053b0:	40011000 	.word	0x40011000

080053b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80053b8:	4b11      	ldr	r3, [pc, #68]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053ba:	4a12      	ldr	r2, [pc, #72]	; (8005404 <MX_USART2_UART_Init+0x50>)
 80053bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80053be:	4b10      	ldr	r3, [pc, #64]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80053c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80053c6:	4b0e      	ldr	r3, [pc, #56]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053c8:	2200      	movs	r2, #0
 80053ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80053cc:	4b0c      	ldr	r3, [pc, #48]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80053d2:	4b0b      	ldr	r3, [pc, #44]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053d4:	2200      	movs	r2, #0
 80053d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80053d8:	4b09      	ldr	r3, [pc, #36]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053da:	220c      	movs	r2, #12
 80053dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80053de:	4b08      	ldr	r3, [pc, #32]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80053e4:	4b06      	ldr	r3, [pc, #24]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80053ea:	4805      	ldr	r0, [pc, #20]	; (8005400 <MX_USART2_UART_Init+0x4c>)
 80053ec:	f005 fb5c 	bl	800aaa8 <HAL_UART_Init>
 80053f0:	4603      	mov	r3, r0
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d001      	beq.n	80053fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80053f6:	f000 f97d 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80053fa:	bf00      	nop
 80053fc:	bd80      	pop	{r7, pc}
 80053fe:	bf00      	nop
 8005400:	20000a68 	.word	0x20000a68
 8005404:	40004400 	.word	0x40004400

08005408 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800540c:	4b11      	ldr	r3, [pc, #68]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 800540e:	4a12      	ldr	r2, [pc, #72]	; (8005458 <MX_USART3_UART_Init+0x50>)
 8005410:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8005412:	4b10      	ldr	r3, [pc, #64]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 8005414:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005418:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800541a:	4b0e      	ldr	r3, [pc, #56]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 800541c:	2200      	movs	r2, #0
 800541e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005420:	4b0c      	ldr	r3, [pc, #48]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 8005422:	2200      	movs	r2, #0
 8005424:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005426:	4b0b      	ldr	r3, [pc, #44]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 8005428:	2200      	movs	r2, #0
 800542a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800542c:	4b09      	ldr	r3, [pc, #36]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 800542e:	220c      	movs	r2, #12
 8005430:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005432:	4b08      	ldr	r3, [pc, #32]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 8005434:	2200      	movs	r2, #0
 8005436:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005438:	4b06      	ldr	r3, [pc, #24]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 800543a:	2200      	movs	r2, #0
 800543c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800543e:	4805      	ldr	r0, [pc, #20]	; (8005454 <MX_USART3_UART_Init+0x4c>)
 8005440:	f005 fb32 	bl	800aaa8 <HAL_UART_Init>
 8005444:	4603      	mov	r3, r0
 8005446:	2b00      	cmp	r3, #0
 8005448:	d001      	beq.n	800544e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800544a:	f000 f953 	bl	80056f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800544e:	bf00      	nop
 8005450:	bd80      	pop	{r7, pc}
 8005452:	bf00      	nop
 8005454:	20000aac 	.word	0x20000aac
 8005458:	40004800 	.word	0x40004800

0800545c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b082      	sub	sp, #8
 8005460:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005462:	2300      	movs	r3, #0
 8005464:	607b      	str	r3, [r7, #4]
 8005466:	4b0c      	ldr	r3, [pc, #48]	; (8005498 <MX_DMA_Init+0x3c>)
 8005468:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546a:	4a0b      	ldr	r2, [pc, #44]	; (8005498 <MX_DMA_Init+0x3c>)
 800546c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005470:	6313      	str	r3, [r2, #48]	; 0x30
 8005472:	4b09      	ldr	r3, [pc, #36]	; (8005498 <MX_DMA_Init+0x3c>)
 8005474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005476:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800547a:	607b      	str	r3, [r7, #4]
 800547c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 800547e:	2200      	movs	r2, #0
 8005480:	2100      	movs	r1, #0
 8005482:	202f      	movs	r0, #47	; 0x2f
 8005484:	f001 fe09 	bl	800709a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8005488:	202f      	movs	r0, #47	; 0x2f
 800548a:	f001 fe22 	bl	80070d2 <HAL_NVIC_EnableIRQ>

}
 800548e:	bf00      	nop
 8005490:	3708      	adds	r7, #8
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	40023800 	.word	0x40023800

0800549c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b08a      	sub	sp, #40	; 0x28
 80054a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054a2:	f107 0314 	add.w	r3, r7, #20
 80054a6:	2200      	movs	r2, #0
 80054a8:	601a      	str	r2, [r3, #0]
 80054aa:	605a      	str	r2, [r3, #4]
 80054ac:	609a      	str	r2, [r3, #8]
 80054ae:	60da      	str	r2, [r3, #12]
 80054b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80054b2:	2300      	movs	r3, #0
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	4b64      	ldr	r3, [pc, #400]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ba:	4a63      	ldr	r2, [pc, #396]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054bc:	f043 0304 	orr.w	r3, r3, #4
 80054c0:	6313      	str	r3, [r2, #48]	; 0x30
 80054c2:	4b61      	ldr	r3, [pc, #388]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c6:	f003 0304 	and.w	r3, r3, #4
 80054ca:	613b      	str	r3, [r7, #16]
 80054cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80054ce:	2300      	movs	r3, #0
 80054d0:	60fb      	str	r3, [r7, #12]
 80054d2:	4b5d      	ldr	r3, [pc, #372]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054d6:	4a5c      	ldr	r2, [pc, #368]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054dc:	6313      	str	r3, [r2, #48]	; 0x30
 80054de:	4b5a      	ldr	r3, [pc, #360]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054e6:	60fb      	str	r3, [r7, #12]
 80054e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80054ea:	2300      	movs	r3, #0
 80054ec:	60bb      	str	r3, [r7, #8]
 80054ee:	4b56      	ldr	r3, [pc, #344]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f2:	4a55      	ldr	r2, [pc, #340]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054f4:	f043 0301 	orr.w	r3, r3, #1
 80054f8:	6313      	str	r3, [r2, #48]	; 0x30
 80054fa:	4b53      	ldr	r3, [pc, #332]	; (8005648 <MX_GPIO_Init+0x1ac>)
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	60bb      	str	r3, [r7, #8]
 8005504:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005506:	2300      	movs	r3, #0
 8005508:	607b      	str	r3, [r7, #4]
 800550a:	4b4f      	ldr	r3, [pc, #316]	; (8005648 <MX_GPIO_Init+0x1ac>)
 800550c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800550e:	4a4e      	ldr	r2, [pc, #312]	; (8005648 <MX_GPIO_Init+0x1ac>)
 8005510:	f043 0302 	orr.w	r3, r3, #2
 8005514:	6313      	str	r3, [r2, #48]	; 0x30
 8005516:	4b4c      	ldr	r3, [pc, #304]	; (8005648 <MX_GPIO_Init+0x1ac>)
 8005518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800551a:	f003 0302 	and.w	r3, r3, #2
 800551e:	607b      	str	r3, [r7, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005522:	2300      	movs	r3, #0
 8005524:	603b      	str	r3, [r7, #0]
 8005526:	4b48      	ldr	r3, [pc, #288]	; (8005648 <MX_GPIO_Init+0x1ac>)
 8005528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800552a:	4a47      	ldr	r2, [pc, #284]	; (8005648 <MX_GPIO_Init+0x1ac>)
 800552c:	f043 0308 	orr.w	r3, r3, #8
 8005530:	6313      	str	r3, [r2, #48]	; 0x30
 8005532:	4b45      	ldr	r3, [pc, #276]	; (8005648 <MX_GPIO_Init+0x1ac>)
 8005534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005536:	f003 0308 	and.w	r3, r3, #8
 800553a:	603b      	str	r3, [r7, #0]
 800553c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEL_GPIO4_GPIO_Port, TEL_GPIO4_Pin, GPIO_PIN_RESET);
 800553e:	2200      	movs	r2, #0
 8005540:	2102      	movs	r1, #2
 8005542:	4842      	ldr	r0, [pc, #264]	; (800564c <MX_GPIO_Init+0x1b0>)
 8005544:	f002 fdaa 	bl	800809c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TEL_GPIO7_Pin|On_Board_LED_Pin, GPIO_PIN_RESET);
 8005548:	2200      	movs	r2, #0
 800554a:	2122      	movs	r1, #34	; 0x22
 800554c:	4840      	ldr	r0, [pc, #256]	; (8005650 <MX_GPIO_Init+0x1b4>)
 800554e:	f002 fda5 	bl	800809c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 8005552:	2200      	movs	r2, #0
 8005554:	f24e 0142 	movw	r1, #57410	; 0xe042
 8005558:	483e      	ldr	r0, [pc, #248]	; (8005654 <MX_GPIO_Init+0x1b8>)
 800555a:	f002 fd9f 	bl	800809c <HAL_GPIO_WritePin>
                          |Motor_EN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : On_Board_Button_Pin */
  GPIO_InitStruct.Pin = On_Board_Button_Pin;
 800555e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005564:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8005568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800556a:	2300      	movs	r3, #0
 800556c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(On_Board_Button_GPIO_Port, &GPIO_InitStruct);
 800556e:	f107 0314 	add.w	r3, r7, #20
 8005572:	4619      	mov	r1, r3
 8005574:	4835      	ldr	r0, [pc, #212]	; (800564c <MX_GPIO_Init+0x1b0>)
 8005576:	f002 fbe5 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : TEL_GPIO4_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO4_Pin;
 800557a:	2302      	movs	r3, #2
 800557c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800557e:	2301      	movs	r3, #1
 8005580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005582:	2300      	movs	r3, #0
 8005584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005586:	2300      	movs	r3, #0
 8005588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TEL_GPIO4_GPIO_Port, &GPIO_InitStruct);
 800558a:	f107 0314 	add.w	r3, r7, #20
 800558e:	4619      	mov	r1, r3
 8005590:	482e      	ldr	r0, [pc, #184]	; (800564c <MX_GPIO_Init+0x1b0>)
 8005592:	f002 fbd7 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : TEL_GPIO7_Pin On_Board_LED_Pin */
  GPIO_InitStruct.Pin = TEL_GPIO7_Pin|On_Board_LED_Pin;
 8005596:	2322      	movs	r3, #34	; 0x22
 8005598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800559a:	2301      	movs	r3, #1
 800559c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800559e:	2300      	movs	r3, #0
 80055a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055a2:	2300      	movs	r3, #0
 80055a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80055a6:	f107 0314 	add.w	r3, r7, #20
 80055aa:	4619      	mov	r1, r3
 80055ac:	4828      	ldr	r0, [pc, #160]	; (8005650 <MX_GPIO_Init+0x1b4>)
 80055ae:	f002 fbc9 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED1_Pin LED2_Pin LED3_Pin
                           Motor_EN_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED1_Pin|LED2_Pin|LED3_Pin
 80055b2:	f24e 0342 	movw	r3, #57410	; 0xe042
 80055b6:	617b      	str	r3, [r7, #20]
                          |Motor_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80055b8:	2301      	movs	r3, #1
 80055ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055bc:	2300      	movs	r3, #0
 80055be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055c0:	2300      	movs	r3, #0
 80055c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055c4:	f107 0314 	add.w	r3, r7, #20
 80055c8:	4619      	mov	r1, r3
 80055ca:	4822      	ldr	r0, [pc, #136]	; (8005654 <MX_GPIO_Init+0x1b8>)
 80055cc:	f002 fbba 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW2_Pin B2_Pin Motor_Feedback_Pin */
  GPIO_InitStruct.Pin = SW2_Pin|B2_Pin|Motor_Feedback_Pin;
 80055d0:	f44f 6394 	mov.w	r3, #1184	; 0x4a0
 80055d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055d6:	2300      	movs	r3, #0
 80055d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055da:	2300      	movs	r3, #0
 80055dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80055de:	f107 0314 	add.w	r3, r7, #20
 80055e2:	4619      	mov	r1, r3
 80055e4:	481b      	ldr	r0, [pc, #108]	; (8005654 <MX_GPIO_Init+0x1b8>)
 80055e6:	f002 fbad 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW1_Pin */
  GPIO_InitStruct.Pin = SW1_Pin;
 80055ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80055ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80055f0:	2300      	movs	r3, #0
 80055f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80055f4:	2300      	movs	r3, #0
 80055f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 80055f8:	f107 0314 	add.w	r3, r7, #20
 80055fc:	4619      	mov	r1, r3
 80055fe:	4814      	ldr	r0, [pc, #80]	; (8005650 <MX_GPIO_Init+0x1b4>)
 8005600:	f002 fba0 	bl	8007d44 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005604:	2310      	movs	r3, #16
 8005606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8005608:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800560c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800560e:	2300      	movs	r3, #0
 8005610:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005612:	f107 0314 	add.w	r3, r7, #20
 8005616:	4619      	mov	r1, r3
 8005618:	480e      	ldr	r0, [pc, #56]	; (8005654 <MX_GPIO_Init+0x1b8>)
 800561a:	f002 fb93 	bl	8007d44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800561e:	2200      	movs	r2, #0
 8005620:	2100      	movs	r1, #0
 8005622:	200a      	movs	r0, #10
 8005624:	f001 fd39 	bl	800709a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8005628:	200a      	movs	r0, #10
 800562a:	f001 fd52 	bl	80070d2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800562e:	2200      	movs	r2, #0
 8005630:	2100      	movs	r1, #0
 8005632:	2028      	movs	r0, #40	; 0x28
 8005634:	f001 fd31 	bl	800709a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005638:	2028      	movs	r0, #40	; 0x28
 800563a:	f001 fd4a 	bl	80070d2 <HAL_NVIC_EnableIRQ>

}
 800563e:	bf00      	nop
 8005640:	3728      	adds	r7, #40	; 0x28
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40023800 	.word	0x40023800
 800564c:	40020800 	.word	0x40020800
 8005650:	40020000 	.word	0x40020000
 8005654:	40020400 	.word	0x40020400

08005658 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	af00      	add	r7, sp, #0
 800565e:	4603      	mov	r3, r0
 8005660:	80fb      	strh	r3, [r7, #6]
	//ha meg lett nyomva a nucleon a kk gomb
	if(GPIO_Pin == On_Board_Button_Pin)B_NUCLEO_ISR(&huart1);
 8005662:	88fb      	ldrh	r3, [r7, #6]
 8005664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005668:	d102      	bne.n	8005670 <HAL_GPIO_EXTI_Callback+0x18>
 800566a:	4806      	ldr	r0, [pc, #24]	; (8005684 <HAL_GPIO_EXTI_Callback+0x2c>)
 800566c:	f7fb fe6a 	bl	8001344 <B_NUCLEO_ISR>
	if(GPIO_Pin == B1_Pin) B1_ISR(&huart1);
 8005670:	88fb      	ldrh	r3, [r7, #6]
 8005672:	2b10      	cmp	r3, #16
 8005674:	d102      	bne.n	800567c <HAL_GPIO_EXTI_Callback+0x24>
 8005676:	4803      	ldr	r0, [pc, #12]	; (8005684 <HAL_GPIO_EXTI_Callback+0x2c>)
 8005678:	f7fb fdf4 	bl	8001264 <B1_ISR>
}
 800567c:	bf00      	nop
 800567e:	3708      	adds	r7, #8
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	20000a24 	.word	0x20000a24

08005688 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)Uart_Receive_From_PC_ISR(&huart1);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	4a09      	ldr	r2, [pc, #36]	; (80056b8 <HAL_UART_RxCpltCallback+0x30>)
 8005694:	4293      	cmp	r3, r2
 8005696:	d103      	bne.n	80056a0 <HAL_UART_RxCpltCallback+0x18>
 8005698:	4807      	ldr	r0, [pc, #28]	; (80056b8 <HAL_UART_RxCpltCallback+0x30>)
 800569a:	f7fb fdbd 	bl	8001218 <Uart_Receive_From_PC_ISR>
	else if(huart==&huart3)Uart_Receive_Thunderboard_ISR(&huart3, &huart1);
}
 800569e:	e007      	b.n	80056b0 <HAL_UART_RxCpltCallback+0x28>
	else if(huart==&huart3)Uart_Receive_Thunderboard_ISR(&huart3, &huart1);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	4a06      	ldr	r2, [pc, #24]	; (80056bc <HAL_UART_RxCpltCallback+0x34>)
 80056a4:	4293      	cmp	r3, r2
 80056a6:	d103      	bne.n	80056b0 <HAL_UART_RxCpltCallback+0x28>
 80056a8:	4903      	ldr	r1, [pc, #12]	; (80056b8 <HAL_UART_RxCpltCallback+0x30>)
 80056aa:	4804      	ldr	r0, [pc, #16]	; (80056bc <HAL_UART_RxCpltCallback+0x34>)
 80056ac:	f7fd faca 	bl	8002c44 <Uart_Receive_Thunderboard_ISR>
}
 80056b0:	bf00      	nop
 80056b2:	3708      	adds	r7, #8
 80056b4:	46bd      	mov	sp, r7
 80056b6:	bd80      	pop	{r7, pc}
 80056b8:	20000a24 	.word	0x20000a24
 80056bc:	20000aac 	.word	0x20000aac

080056c0 <Delay>:

void Delay(uint16_t ms)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	80fb      	strh	r3, [r7, #6]
	TIM13->CNT=0;
 80056ca:	4b08      	ldr	r3, [pc, #32]	; (80056ec <Delay+0x2c>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	625a      	str	r2, [r3, #36]	; 0x24
	while(1)
	{
		if(__HAL_TIM_GET_COUNTER(&htim13)>ms)break;
 80056d0:	4b07      	ldr	r3, [pc, #28]	; (80056f0 <Delay+0x30>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056d6:	88fb      	ldrh	r3, [r7, #6]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d800      	bhi.n	80056de <Delay+0x1e>
 80056dc:	e7f8      	b.n	80056d0 <Delay+0x10>
 80056de:	bf00      	nop
	}

}
 80056e0:	bf00      	nop
 80056e2:	370c      	adds	r7, #12
 80056e4:	46bd      	mov	sp, r7
 80056e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ea:	4770      	bx	lr
 80056ec:	40001c00 	.word	0x40001c00
 80056f0:	200008f0 	.word	0x200008f0

080056f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80056f4:	b480      	push	{r7}
 80056f6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80056f8:	b672      	cpsid	i
}
 80056fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80056fc:	e7fe      	b.n	80056fc <Error_Handler+0x8>
	...

08005700 <Remote_Control_Init>:
#include <math.h>

uint32_t tEdge[3];

void Remote_Control_Init(TIM_HandleTypeDef *htim, uint32_t channel)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b082      	sub	sp, #8
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
 8005708:	6039      	str	r1, [r7, #0]
	tEdge[0] = 1000;
 800570a:	4b0a      	ldr	r3, [pc, #40]	; (8005734 <Remote_Control_Init+0x34>)
 800570c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005710:	601a      	str	r2, [r3, #0]
	tEdge[1] = 500;
 8005712:	4b08      	ldr	r3, [pc, #32]	; (8005734 <Remote_Control_Init+0x34>)
 8005714:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005718:	605a      	str	r2, [r3, #4]
	tEdge[2] = 0;
 800571a:	4b06      	ldr	r3, [pc, #24]	; (8005734 <Remote_Control_Init+0x34>)
 800571c:	2200      	movs	r2, #0
 800571e:	609a      	str	r2, [r3, #8]
	HAL_TIM_IC_Start_DMA(htim, channel, tEdge, 3);
 8005720:	2303      	movs	r3, #3
 8005722:	4a04      	ldr	r2, [pc, #16]	; (8005734 <Remote_Control_Init+0x34>)
 8005724:	6839      	ldr	r1, [r7, #0]
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f003 fd70 	bl	800920c <HAL_TIM_IC_Start_DMA>
}
 800572c:	bf00      	nop
 800572e:	3708      	adds	r7, #8
 8005730:	46bd      	mov	sp, r7
 8005732:	bd80      	pop	{r7, pc}
 8005734:	20000af4 	.word	0x20000af4

08005738 <Remote_Control_Task>:
void Remote_Control_Task(TIM_HandleTypeDef *htim, uint32_t channel,UART_HandleTypeDef *huart, uint32_t tick, uint32_t period)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b084      	sub	sp, #16
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	603b      	str	r3, [r7, #0]
	static int32_t dt1=85;
	static int32_t dt2=85;
	static uint32_t tLow=85;
	static uint32_t remote_control_tick=0;

	if(remote_control_tick>tick) return;
 8005746:	4b50      	ldr	r3, [pc, #320]	; (8005888 <Remote_Control_Task+0x150>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	683a      	ldr	r2, [r7, #0]
 800574c:	429a      	cmp	r2, r3
 800574e:	f0c0 8096 	bcc.w	800587e <Remote_Control_Task+0x146>
	remote_control_tick = tick + period;
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	69bb      	ldr	r3, [r7, #24]
 8005756:	4413      	add	r3, r2
 8005758:	4a4b      	ldr	r2, [pc, #300]	; (8005888 <Remote_Control_Task+0x150>)
 800575a:	6013      	str	r3, [r2, #0]

	//a hrom idklnbsgbl egy a T_s, egy a D*T_s s egy az (1-D)*T_s, de nem tudjuk melyik melyik a cirkulris buffer miatt
	HAL_NVIC_DisableIRQ(TIM4_IRQn);  //atomiv tesszk ezt a kt mveletet
 800575c:	201e      	movs	r0, #30
 800575e:	f001 fcc6 	bl	80070ee <HAL_NVIC_DisableIRQ>
	dt0=abs(tEdge[1]-tEdge[0]);
 8005762:	4b4a      	ldr	r3, [pc, #296]	; (800588c <Remote_Control_Task+0x154>)
 8005764:	685a      	ldr	r2, [r3, #4]
 8005766:	4b49      	ldr	r3, [pc, #292]	; (800588c <Remote_Control_Task+0x154>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	bfb8      	it	lt
 8005770:	425b      	neglt	r3, r3
 8005772:	4a47      	ldr	r2, [pc, #284]	; (8005890 <Remote_Control_Task+0x158>)
 8005774:	6013      	str	r3, [r2, #0]
	dt1=abs(tEdge[2]-tEdge[1]);
 8005776:	4b45      	ldr	r3, [pc, #276]	; (800588c <Remote_Control_Task+0x154>)
 8005778:	689a      	ldr	r2, [r3, #8]
 800577a:	4b44      	ldr	r3, [pc, #272]	; (800588c <Remote_Control_Task+0x154>)
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	1ad3      	subs	r3, r2, r3
 8005780:	2b00      	cmp	r3, #0
 8005782:	bfb8      	it	lt
 8005784:	425b      	neglt	r3, r3
 8005786:	4a43      	ldr	r2, [pc, #268]	; (8005894 <Remote_Control_Task+0x15c>)
 8005788:	6013      	str	r3, [r2, #0]
	dt2=abs(tEdge[0]-tEdge[2]);
 800578a:	4b40      	ldr	r3, [pc, #256]	; (800588c <Remote_Control_Task+0x154>)
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	4b3f      	ldr	r3, [pc, #252]	; (800588c <Remote_Control_Task+0x154>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	bfb8      	it	lt
 8005798:	425b      	neglt	r3, r3
 800579a:	4a3f      	ldr	r2, [pc, #252]	; (8005898 <Remote_Control_Task+0x160>)
 800579c:	6013      	str	r3, [r2, #0]
	HAL_NVIC_EnableIRQ(TIM4_IRQn);   // mostmr fogadhatjuk az j pwm periodusokat
 800579e:	201e      	movs	r0, #30
 80057a0:	f001 fc97 	bl	80070d2 <HAL_NVIC_EnableIRQ>

	//lehet hogy a kvi frszjelen vagyunk, ezt ki kell kompenzlni
	if(dt0>5000)dt0=0xffff-dt0;
 80057a4:	4b3a      	ldr	r3, [pc, #232]	; (8005890 <Remote_Control_Task+0x158>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80057ac:	4293      	cmp	r3, r2
 80057ae:	dd06      	ble.n	80057be <Remote_Control_Task+0x86>
 80057b0:	4b37      	ldr	r3, [pc, #220]	; (8005890 <Remote_Control_Task+0x158>)
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80057b8:	33ff      	adds	r3, #255	; 0xff
 80057ba:	4a35      	ldr	r2, [pc, #212]	; (8005890 <Remote_Control_Task+0x158>)
 80057bc:	6013      	str	r3, [r2, #0]
	if(dt1>5000)dt1=0xffff-dt1;
 80057be:	4b35      	ldr	r3, [pc, #212]	; (8005894 <Remote_Control_Task+0x15c>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c6:	4293      	cmp	r3, r2
 80057c8:	dd06      	ble.n	80057d8 <Remote_Control_Task+0xa0>
 80057ca:	4b32      	ldr	r3, [pc, #200]	; (8005894 <Remote_Control_Task+0x15c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80057d2:	33ff      	adds	r3, #255	; 0xff
 80057d4:	4a2f      	ldr	r2, [pc, #188]	; (8005894 <Remote_Control_Task+0x15c>)
 80057d6:	6013      	str	r3, [r2, #0]
	if(dt2>5000)dt2=0xffff-dt2;
 80057d8:	4b2f      	ldr	r3, [pc, #188]	; (8005898 <Remote_Control_Task+0x160>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80057e0:	4293      	cmp	r3, r2
 80057e2:	dd06      	ble.n	80057f2 <Remote_Control_Task+0xba>
 80057e4:	4b2c      	ldr	r3, [pc, #176]	; (8005898 <Remote_Control_Task+0x160>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f5c3 437f 	rsb	r3, r3, #65280	; 0xff00
 80057ec:	33ff      	adds	r3, #255	; 0xff
 80057ee:	4a2a      	ldr	r2, [pc, #168]	; (8005898 <Remote_Control_Task+0x160>)
 80057f0:	6013      	str	r3, [r2, #0]

	//mostmr tnyleges idklnbsgeink vannak
	//a hrom klnbsg kzl a legkisebb kell neknk ->
	if(dt0<dt1 && dt0<dt2) //a 4 klnbsg kzl a legkisebb adja a magasan tlttt idt
 80057f2:	4b27      	ldr	r3, [pc, #156]	; (8005890 <Remote_Control_Task+0x158>)
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	4b27      	ldr	r3, [pc, #156]	; (8005894 <Remote_Control_Task+0x15c>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	429a      	cmp	r2, r3
 80057fc:	da0b      	bge.n	8005816 <Remote_Control_Task+0xde>
 80057fe:	4b24      	ldr	r3, [pc, #144]	; (8005890 <Remote_Control_Task+0x158>)
 8005800:	681a      	ldr	r2, [r3, #0]
 8005802:	4b25      	ldr	r3, [pc, #148]	; (8005898 <Remote_Control_Task+0x160>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	429a      	cmp	r2, r3
 8005808:	da05      	bge.n	8005816 <Remote_Control_Task+0xde>
	{
		tLow=dt0;
 800580a:	4b21      	ldr	r3, [pc, #132]	; (8005890 <Remote_Control_Task+0x158>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	461a      	mov	r2, r3
 8005810:	4b22      	ldr	r3, [pc, #136]	; (800589c <Remote_Control_Task+0x164>)
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e016      	b.n	8005844 <Remote_Control_Task+0x10c>
	}
	else if(dt1<dt0 && dt1<dt2)
 8005816:	4b1f      	ldr	r3, [pc, #124]	; (8005894 <Remote_Control_Task+0x15c>)
 8005818:	681a      	ldr	r2, [r3, #0]
 800581a:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <Remote_Control_Task+0x158>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	da0b      	bge.n	800583a <Remote_Control_Task+0x102>
 8005822:	4b1c      	ldr	r3, [pc, #112]	; (8005894 <Remote_Control_Task+0x15c>)
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	4b1c      	ldr	r3, [pc, #112]	; (8005898 <Remote_Control_Task+0x160>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	429a      	cmp	r2, r3
 800582c:	da05      	bge.n	800583a <Remote_Control_Task+0x102>
	{
		tLow=dt1;
 800582e:	4b19      	ldr	r3, [pc, #100]	; (8005894 <Remote_Control_Task+0x15c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	4b19      	ldr	r3, [pc, #100]	; (800589c <Remote_Control_Task+0x164>)
 8005836:	601a      	str	r2, [r3, #0]
 8005838:	e004      	b.n	8005844 <Remote_Control_Task+0x10c>
	}
	else
	{
		tLow=dt2;
 800583a:	4b17      	ldr	r3, [pc, #92]	; (8005898 <Remote_Control_Task+0x160>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	461a      	mov	r2, r3
 8005840:	4b16      	ldr	r3, [pc, #88]	; (800589c <Remote_Control_Task+0x164>)
 8005842:	601a      	str	r2, [r3, #0]
	sprintf(string,"%d\n\r",tLow);
	HAL_UART_Transmit(huart, string, strlen(string), 10);
	remote_control_tick = tick + 1000;
#endif

	if((tLow>70 && tLow<100) || tLow==1000)
 8005844:	4b15      	ldr	r3, [pc, #84]	; (800589c <Remote_Control_Task+0x164>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	2b46      	cmp	r3, #70	; 0x46
 800584a:	d903      	bls.n	8005854 <Remote_Control_Task+0x11c>
 800584c:	4b13      	ldr	r3, [pc, #76]	; (800589c <Remote_Control_Task+0x164>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b63      	cmp	r3, #99	; 0x63
 8005852:	d904      	bls.n	800585e <Remote_Control_Task+0x126>
 8005854:	4b11      	ldr	r3, [pc, #68]	; (800589c <Remote_Control_Task+0x164>)
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800585c:	d103      	bne.n	8005866 <Remote_Control_Task+0x12e>
	{
		//LED_R(1); //ha nincs meghuzva a ravasz tLow kb 87, ha meg van huzva kb 55, ha elre van nyomva kb 118
		motorEnRemote=0;//lltsuk le a motort ha meghuzzuk a ravaszt
 800585e:	4b10      	ldr	r3, [pc, #64]	; (80058a0 <Remote_Control_Task+0x168>)
 8005860:	2200      	movs	r2, #0
 8005862:	701a      	strb	r2, [r3, #0]
 8005864:	e00c      	b.n	8005880 <Remote_Control_Task+0x148>
	}
	else
	{
		//LED_R(0);
		if(tLow <= 70) motorEnRemote=1;
 8005866:	4b0d      	ldr	r3, [pc, #52]	; (800589c <Remote_Control_Task+0x164>)
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b46      	cmp	r3, #70	; 0x46
 800586c:	d803      	bhi.n	8005876 <Remote_Control_Task+0x13e>
 800586e:	4b0c      	ldr	r3, [pc, #48]	; (80058a0 <Remote_Control_Task+0x168>)
 8005870:	2201      	movs	r2, #1
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	e004      	b.n	8005880 <Remote_Control_Task+0x148>
		else motorEnRemote=2;
 8005876:	4b0a      	ldr	r3, [pc, #40]	; (80058a0 <Remote_Control_Task+0x168>)
 8005878:	2202      	movs	r2, #2
 800587a:	701a      	strb	r2, [r3, #0]
 800587c:	e000      	b.n	8005880 <Remote_Control_Task+0x148>
	if(remote_control_tick>tick) return;
 800587e:	bf00      	nop
	}
}
 8005880:	3710      	adds	r7, #16
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	20000b00 	.word	0x20000b00
 800588c:	20000af4 	.word	0x20000af4
 8005890:	2000008c 	.word	0x2000008c
 8005894:	20000090 	.word	0x20000090
 8005898:	20000094 	.word	0x20000094
 800589c:	20000098 	.word	0x20000098
 80058a0:	20000af0 	.word	0x20000af0

080058a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b082      	sub	sp, #8
 80058a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80058aa:	2300      	movs	r3, #0
 80058ac:	607b      	str	r3, [r7, #4]
 80058ae:	4b10      	ldr	r3, [pc, #64]	; (80058f0 <HAL_MspInit+0x4c>)
 80058b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b2:	4a0f      	ldr	r2, [pc, #60]	; (80058f0 <HAL_MspInit+0x4c>)
 80058b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80058b8:	6453      	str	r3, [r2, #68]	; 0x44
 80058ba:	4b0d      	ldr	r3, [pc, #52]	; (80058f0 <HAL_MspInit+0x4c>)
 80058bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80058c2:	607b      	str	r3, [r7, #4]
 80058c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80058c6:	2300      	movs	r3, #0
 80058c8:	603b      	str	r3, [r7, #0]
 80058ca:	4b09      	ldr	r3, [pc, #36]	; (80058f0 <HAL_MspInit+0x4c>)
 80058cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058ce:	4a08      	ldr	r2, [pc, #32]	; (80058f0 <HAL_MspInit+0x4c>)
 80058d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058d4:	6413      	str	r3, [r2, #64]	; 0x40
 80058d6:	4b06      	ldr	r3, [pc, #24]	; (80058f0 <HAL_MspInit+0x4c>)
 80058d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058de:	603b      	str	r3, [r7, #0]
 80058e0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80058e2:	2007      	movs	r0, #7
 80058e4:	f001 fbce 	bl	8007084 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80058e8:	bf00      	nop
 80058ea:	3708      	adds	r7, #8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40023800 	.word	0x40023800

080058f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	b08c      	sub	sp, #48	; 0x30
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058fc:	f107 031c 	add.w	r3, r7, #28
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	605a      	str	r2, [r3, #4]
 8005906:	609a      	str	r2, [r3, #8]
 8005908:	60da      	str	r2, [r3, #12]
 800590a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a2e      	ldr	r2, [pc, #184]	; (80059cc <HAL_ADC_MspInit+0xd8>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d128      	bne.n	8005968 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005916:	2300      	movs	r3, #0
 8005918:	61bb      	str	r3, [r7, #24]
 800591a:	4b2d      	ldr	r3, [pc, #180]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 800591c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800591e:	4a2c      	ldr	r2, [pc, #176]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005924:	6453      	str	r3, [r2, #68]	; 0x44
 8005926:	4b2a      	ldr	r3, [pc, #168]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800592a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800592e:	61bb      	str	r3, [r7, #24]
 8005930:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005932:	2300      	movs	r3, #0
 8005934:	617b      	str	r3, [r7, #20]
 8005936:	4b26      	ldr	r3, [pc, #152]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593a:	4a25      	ldr	r2, [pc, #148]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 800593c:	f043 0302 	orr.w	r3, r3, #2
 8005940:	6313      	str	r3, [r2, #48]	; 0x30
 8005942:	4b23      	ldr	r3, [pc, #140]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	617b      	str	r3, [r7, #20]
 800594c:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = Bat_Meas_Pin;
 800594e:	2301      	movs	r3, #1
 8005950:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005952:	2303      	movs	r3, #3
 8005954:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005956:	2300      	movs	r3, #0
 8005958:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Bat_Meas_GPIO_Port, &GPIO_InitStruct);
 800595a:	f107 031c 	add.w	r3, r7, #28
 800595e:	4619      	mov	r1, r3
 8005960:	481c      	ldr	r0, [pc, #112]	; (80059d4 <HAL_ADC_MspInit+0xe0>)
 8005962:	f002 f9ef 	bl	8007d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005966:	e02c      	b.n	80059c2 <HAL_ADC_MspInit+0xce>
  else if(hadc->Instance==ADC2)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a1a      	ldr	r2, [pc, #104]	; (80059d8 <HAL_ADC_MspInit+0xe4>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d127      	bne.n	80059c2 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005972:	2300      	movs	r3, #0
 8005974:	613b      	str	r3, [r7, #16]
 8005976:	4b16      	ldr	r3, [pc, #88]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800597a:	4a15      	ldr	r2, [pc, #84]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 800597c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005980:	6453      	str	r3, [r2, #68]	; 0x44
 8005982:	4b13      	ldr	r3, [pc, #76]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005986:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800598a:	613b      	str	r3, [r7, #16]
 800598c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800598e:	2300      	movs	r3, #0
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	4b0f      	ldr	r3, [pc, #60]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005996:	4a0e      	ldr	r2, [pc, #56]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 8005998:	f043 0304 	orr.w	r3, r3, #4
 800599c:	6313      	str	r3, [r2, #48]	; 0x30
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <HAL_ADC_MspInit+0xdc>)
 80059a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	60fb      	str	r3, [r7, #12]
 80059a8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Motor_Bat_Pin;
 80059aa:	2308      	movs	r3, #8
 80059ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80059ae:	2303      	movs	r3, #3
 80059b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059b2:	2300      	movs	r3, #0
 80059b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Motor_Bat_GPIO_Port, &GPIO_InitStruct);
 80059b6:	f107 031c 	add.w	r3, r7, #28
 80059ba:	4619      	mov	r1, r3
 80059bc:	4807      	ldr	r0, [pc, #28]	; (80059dc <HAL_ADC_MspInit+0xe8>)
 80059be:	f002 f9c1 	bl	8007d44 <HAL_GPIO_Init>
}
 80059c2:	bf00      	nop
 80059c4:	3730      	adds	r7, #48	; 0x30
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	40012000 	.word	0x40012000
 80059d0:	40023800 	.word	0x40023800
 80059d4:	40020400 	.word	0x40020400
 80059d8:	40012100 	.word	0x40012100
 80059dc:	40020800 	.word	0x40020800

080059e0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b090      	sub	sp, #64	; 0x40
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80059e8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80059ec:	2200      	movs	r2, #0
 80059ee:	601a      	str	r2, [r3, #0]
 80059f0:	605a      	str	r2, [r3, #4]
 80059f2:	609a      	str	r2, [r3, #8]
 80059f4:	60da      	str	r2, [r3, #12]
 80059f6:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a72      	ldr	r2, [pc, #456]	; (8005bc8 <HAL_TIM_Base_MspInit+0x1e8>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d10e      	bne.n	8005a20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8005a02:	2300      	movs	r3, #0
 8005a04:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a06:	4b71      	ldr	r3, [pc, #452]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a0a:	4a70      	ldr	r2, [pc, #448]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a0c:	f043 0301 	orr.w	r3, r3, #1
 8005a10:	6453      	str	r3, [r2, #68]	; 0x44
 8005a12:	4b6e      	ldr	r3, [pc, #440]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8005a1e:	e0cf      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM2)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a28:	d116      	bne.n	8005a58 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005a2e:	4b67      	ldr	r3, [pc, #412]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a32:	4a66      	ldr	r2, [pc, #408]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a34:	f043 0301 	orr.w	r3, r3, #1
 8005a38:	6413      	str	r3, [r2, #64]	; 0x40
 8005a3a:	4b64      	ldr	r3, [pc, #400]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a3e:	f003 0301 	and.w	r3, r3, #1
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
 8005a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8005a46:	2200      	movs	r2, #0
 8005a48:	2100      	movs	r1, #0
 8005a4a:	201c      	movs	r0, #28
 8005a4c:	f001 fb25 	bl	800709a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8005a50:	201c      	movs	r0, #28
 8005a52:	f001 fb3e 	bl	80070d2 <HAL_NVIC_EnableIRQ>
}
 8005a56:	e0b3      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM3)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a5c      	ldr	r2, [pc, #368]	; (8005bd0 <HAL_TIM_Base_MspInit+0x1f0>)
 8005a5e:	4293      	cmp	r3, r2
 8005a60:	d10e      	bne.n	8005a80 <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005a62:	2300      	movs	r3, #0
 8005a64:	623b      	str	r3, [r7, #32]
 8005a66:	4b59      	ldr	r3, [pc, #356]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	4a58      	ldr	r2, [pc, #352]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a6c:	f043 0302 	orr.w	r3, r3, #2
 8005a70:	6413      	str	r3, [r2, #64]	; 0x40
 8005a72:	4b56      	ldr	r3, [pc, #344]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	623b      	str	r3, [r7, #32]
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
}
 8005a7e:	e09f      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM4)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a53      	ldr	r2, [pc, #332]	; (8005bd4 <HAL_TIM_Base_MspInit+0x1f4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d15f      	bne.n	8005b4a <HAL_TIM_Base_MspInit+0x16a>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	4b4f      	ldr	r3, [pc, #316]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a92:	4a4e      	ldr	r2, [pc, #312]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a94:	f043 0304 	orr.w	r3, r3, #4
 8005a98:	6413      	str	r3, [r2, #64]	; 0x40
 8005a9a:	4b4c      	ldr	r3, [pc, #304]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a9e:	f003 0304 	and.w	r3, r3, #4
 8005aa2:	61fb      	str	r3, [r7, #28]
 8005aa4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	61bb      	str	r3, [r7, #24]
 8005aaa:	4b48      	ldr	r3, [pc, #288]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aae:	4a47      	ldr	r2, [pc, #284]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005ab0:	f043 0302 	orr.w	r3, r3, #2
 8005ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8005ab6:	4b45      	ldr	r3, [pc, #276]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aba:	f003 0302 	and.w	r3, r3, #2
 8005abe:	61bb      	str	r3, [r7, #24]
 8005ac0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = RC_PWM1_Pin|GPIO_PIN_9;
 8005ac2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005ac6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005ac8:	2302      	movs	r3, #2
 8005aca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005ad4:	2302      	movs	r3, #2
 8005ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ad8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005adc:	4619      	mov	r1, r3
 8005ade:	483e      	ldr	r0, [pc, #248]	; (8005bd8 <HAL_TIM_Base_MspInit+0x1f8>)
 8005ae0:	f002 f930 	bl	8007d44 <HAL_GPIO_Init>
    hdma_tim4_ch3.Instance = DMA1_Stream7;
 8005ae4:	4b3d      	ldr	r3, [pc, #244]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005ae6:	4a3e      	ldr	r2, [pc, #248]	; (8005be0 <HAL_TIM_Base_MspInit+0x200>)
 8005ae8:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Channel = DMA_CHANNEL_2;
 8005aea:	4b3c      	ldr	r3, [pc, #240]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005aec:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005af0:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005af2:	4b3a      	ldr	r3, [pc, #232]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005af4:	2200      	movs	r2, #0
 8005af6:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8005af8:	4b38      	ldr	r3, [pc, #224]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005afa:	2200      	movs	r2, #0
 8005afc:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8005afe:	4b37      	ldr	r3, [pc, #220]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b04:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005b06:	4b35      	ldr	r3, [pc, #212]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b08:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b0c:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005b0e:	4b33      	ldr	r3, [pc, #204]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b10:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005b14:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_CIRCULAR;
 8005b16:	4b31      	ldr	r3, [pc, #196]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b18:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b1c:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8005b1e:	4b2f      	ldr	r3, [pc, #188]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b20:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005b24:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005b26:	4b2d      	ldr	r3, [pc, #180]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b28:	2200      	movs	r2, #0
 8005b2a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8005b2c:	482b      	ldr	r0, [pc, #172]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b2e:	f001 faf9 	bl	8007124 <HAL_DMA_Init>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_TIM_Base_MspInit+0x15c>
      Error_Handler();
 8005b38:	f7ff fddc 	bl	80056f4 <Error_Handler>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a27      	ldr	r2, [pc, #156]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b40:	62da      	str	r2, [r3, #44]	; 0x2c
 8005b42:	4a26      	ldr	r2, [pc, #152]	; (8005bdc <HAL_TIM_Base_MspInit+0x1fc>)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6393      	str	r3, [r2, #56]	; 0x38
}
 8005b48:	e03a      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM5)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a25      	ldr	r2, [pc, #148]	; (8005be4 <HAL_TIM_Base_MspInit+0x204>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d10e      	bne.n	8005b72 <HAL_TIM_Base_MspInit+0x192>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005b54:	2300      	movs	r3, #0
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	4b1c      	ldr	r3, [pc, #112]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b5c:	4a1b      	ldr	r2, [pc, #108]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b5e:	f043 0308 	orr.w	r3, r3, #8
 8005b62:	6413      	str	r3, [r2, #64]	; 0x40
 8005b64:	4b19      	ldr	r3, [pc, #100]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	617b      	str	r3, [r7, #20]
 8005b6e:	697b      	ldr	r3, [r7, #20]
}
 8005b70:	e026      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM13)
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	4a1c      	ldr	r2, [pc, #112]	; (8005be8 <HAL_TIM_Base_MspInit+0x208>)
 8005b78:	4293      	cmp	r3, r2
 8005b7a:	d10e      	bne.n	8005b9a <HAL_TIM_Base_MspInit+0x1ba>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	613b      	str	r3, [r7, #16]
 8005b80:	4b12      	ldr	r3, [pc, #72]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b84:	4a11      	ldr	r2, [pc, #68]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b86:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005b8a:	6413      	str	r3, [r2, #64]	; 0x40
 8005b8c:	4b0f      	ldr	r3, [pc, #60]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b94:	613b      	str	r3, [r7, #16]
 8005b96:	693b      	ldr	r3, [r7, #16]
}
 8005b98:	e012      	b.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
  else if(htim_base->Instance==TIM14)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4a13      	ldr	r2, [pc, #76]	; (8005bec <HAL_TIM_Base_MspInit+0x20c>)
 8005ba0:	4293      	cmp	r3, r2
 8005ba2:	d10d      	bne.n	8005bc0 <HAL_TIM_Base_MspInit+0x1e0>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	60fb      	str	r3, [r7, #12]
 8005ba8:	4b08      	ldr	r3, [pc, #32]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bac:	4a07      	ldr	r2, [pc, #28]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bb2:	6413      	str	r3, [r2, #64]	; 0x40
 8005bb4:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <HAL_TIM_Base_MspInit+0x1ec>)
 8005bb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bb8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bbc:	60fb      	str	r3, [r7, #12]
 8005bbe:	68fb      	ldr	r3, [r7, #12]
}
 8005bc0:	bf00      	nop
 8005bc2:	3740      	adds	r7, #64	; 0x40
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	40010000 	.word	0x40010000
 8005bcc:	40023800 	.word	0x40023800
 8005bd0:	40000400 	.word	0x40000400
 8005bd4:	40000800 	.word	0x40000800
 8005bd8:	40020400 	.word	0x40020400
 8005bdc:	20000980 	.word	0x20000980
 8005be0:	400260b8 	.word	0x400260b8
 8005be4:	40000c00 	.word	0x40000c00
 8005be8:	40001c00 	.word	0x40001c00
 8005bec:	40002000 	.word	0x40002000

08005bf0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b08a      	sub	sp, #40	; 0x28
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bf8:	f107 0314 	add.w	r3, r7, #20
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	601a      	str	r2, [r3, #0]
 8005c00:	605a      	str	r2, [r3, #4]
 8005c02:	609a      	str	r2, [r3, #8]
 8005c04:	60da      	str	r2, [r3, #12]
 8005c06:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a19      	ldr	r2, [pc, #100]	; (8005c74 <HAL_TIM_Encoder_MspInit+0x84>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d12b      	bne.n	8005c6a <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8005c12:	2300      	movs	r3, #0
 8005c14:	613b      	str	r3, [r7, #16]
 8005c16:	4b18      	ldr	r3, [pc, #96]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c1a:	4a17      	ldr	r2, [pc, #92]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c1c:	f043 0302 	orr.w	r3, r3, #2
 8005c20:	6453      	str	r3, [r2, #68]	; 0x44
 8005c22:	4b15      	ldr	r3, [pc, #84]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c26:	f003 0302 	and.w	r3, r3, #2
 8005c2a:	613b      	str	r3, [r7, #16]
 8005c2c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005c2e:	2300      	movs	r3, #0
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	4b11      	ldr	r3, [pc, #68]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	4a10      	ldr	r2, [pc, #64]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c38:	f043 0304 	orr.w	r3, r3, #4
 8005c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8005c3e:	4b0e      	ldr	r3, [pc, #56]	; (8005c78 <HAL_TIM_Encoder_MspInit+0x88>)
 8005c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c42:	f003 0304 	and.w	r3, r3, #4
 8005c46:	60fb      	str	r3, [r7, #12]
 8005c48:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005c4a:	23c0      	movs	r3, #192	; 0xc0
 8005c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005c4e:	2302      	movs	r3, #2
 8005c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c52:	2300      	movs	r3, #0
 8005c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005c56:	2300      	movs	r3, #0
 8005c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005c5e:	f107 0314 	add.w	r3, r7, #20
 8005c62:	4619      	mov	r1, r3
 8005c64:	4805      	ldr	r0, [pc, #20]	; (8005c7c <HAL_TIM_Encoder_MspInit+0x8c>)
 8005c66:	f002 f86d 	bl	8007d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8005c6a:	bf00      	nop
 8005c6c:	3728      	adds	r7, #40	; 0x28
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bd80      	pop	{r7, pc}
 8005c72:	bf00      	nop
 8005c74:	40010400 	.word	0x40010400
 8005c78:	40023800 	.word	0x40023800
 8005c7c:	40020800 	.word	0x40020800

08005c80 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	b08a      	sub	sp, #40	; 0x28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c88:	f107 0314 	add.w	r3, r7, #20
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	601a      	str	r2, [r3, #0]
 8005c90:	605a      	str	r2, [r3, #4]
 8005c92:	609a      	str	r2, [r3, #8]
 8005c94:	60da      	str	r2, [r3, #12]
 8005c96:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4a37      	ldr	r2, [pc, #220]	; (8005d7c <HAL_TIM_MspPostInit+0xfc>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d11f      	bne.n	8005ce2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	4b36      	ldr	r3, [pc, #216]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005caa:	4a35      	ldr	r2, [pc, #212]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005cac:	f043 0301 	orr.w	r3, r3, #1
 8005cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8005cb2:	4b33      	ldr	r3, [pc, #204]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb6:	f003 0301 	and.w	r3, r3, #1
 8005cba:	613b      	str	r3, [r7, #16]
 8005cbc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = Servo2_PWM_Pin;
 8005cbe:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005cc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005cc4:	2302      	movs	r3, #2
 8005cc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005cc8:	2300      	movs	r3, #0
 8005cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo2_PWM_GPIO_Port, &GPIO_InitStruct);
 8005cd4:	f107 0314 	add.w	r3, r7, #20
 8005cd8:	4619      	mov	r1, r3
 8005cda:	482a      	ldr	r0, [pc, #168]	; (8005d84 <HAL_TIM_MspPostInit+0x104>)
 8005cdc:	f002 f832 	bl	8007d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8005ce0:	e047      	b.n	8005d72 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM2)
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005cea:	d11f      	bne.n	8005d2c <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005cec:	2300      	movs	r3, #0
 8005cee:	60fb      	str	r3, [r7, #12]
 8005cf0:	4b23      	ldr	r3, [pc, #140]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cf4:	4a22      	ldr	r2, [pc, #136]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005cf6:	f043 0301 	orr.w	r3, r3, #1
 8005cfa:	6313      	str	r3, [r2, #48]	; 0x30
 8005cfc:	4b20      	ldr	r3, [pc, #128]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d00:	f003 0301 	and.w	r3, r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]
 8005d06:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Servo1_PWM_Pin;
 8005d08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d0e:	2302      	movs	r3, #2
 8005d10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d12:	2300      	movs	r3, #0
 8005d14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d16:	2300      	movs	r3, #0
 8005d18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Servo1_PWM_GPIO_Port, &GPIO_InitStruct);
 8005d1e:	f107 0314 	add.w	r3, r7, #20
 8005d22:	4619      	mov	r1, r3
 8005d24:	4817      	ldr	r0, [pc, #92]	; (8005d84 <HAL_TIM_MspPostInit+0x104>)
 8005d26:	f002 f80d 	bl	8007d44 <HAL_GPIO_Init>
}
 8005d2a:	e022      	b.n	8005d72 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a15      	ldr	r2, [pc, #84]	; (8005d88 <HAL_TIM_MspPostInit+0x108>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d11d      	bne.n	8005d72 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d36:	2300      	movs	r3, #0
 8005d38:	60bb      	str	r3, [r7, #8]
 8005d3a:	4b11      	ldr	r3, [pc, #68]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3e:	4a10      	ldr	r2, [pc, #64]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005d40:	f043 0301 	orr.w	r3, r3, #1
 8005d44:	6313      	str	r3, [r2, #48]	; 0x30
 8005d46:	4b0e      	ldr	r3, [pc, #56]	; (8005d80 <HAL_TIM_MspPostInit+0x100>)
 8005d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d4a:	f003 0301 	and.w	r3, r3, #1
 8005d4e:	60bb      	str	r3, [r7, #8]
 8005d50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MotorPWM1_Pin|MotorPWM2_Pin;
 8005d52:	23c0      	movs	r3, #192	; 0xc0
 8005d54:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d56:	2302      	movs	r3, #2
 8005d58:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d5e:	2300      	movs	r3, #0
 8005d60:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005d62:	2302      	movs	r3, #2
 8005d64:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d66:	f107 0314 	add.w	r3, r7, #20
 8005d6a:	4619      	mov	r1, r3
 8005d6c:	4805      	ldr	r0, [pc, #20]	; (8005d84 <HAL_TIM_MspPostInit+0x104>)
 8005d6e:	f001 ffe9 	bl	8007d44 <HAL_GPIO_Init>
}
 8005d72:	bf00      	nop
 8005d74:	3728      	adds	r7, #40	; 0x28
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}
 8005d7a:	bf00      	nop
 8005d7c:	40010000 	.word	0x40010000
 8005d80:	40023800 	.word	0x40023800
 8005d84:	40020000 	.word	0x40020000
 8005d88:	40000400 	.word	0x40000400

08005d8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b090      	sub	sp, #64	; 0x40
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005d98:	2200      	movs	r2, #0
 8005d9a:	601a      	str	r2, [r3, #0]
 8005d9c:	605a      	str	r2, [r3, #4]
 8005d9e:	609a      	str	r2, [r3, #8]
 8005da0:	60da      	str	r2, [r3, #12]
 8005da2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a7c      	ldr	r2, [pc, #496]	; (8005f9c <HAL_UART_MspInit+0x210>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d14b      	bne.n	8005e46 <HAL_UART_MspInit+0xba>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8005dae:	2300      	movs	r3, #0
 8005db0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005db2:	4b7b      	ldr	r3, [pc, #492]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005db6:	4a7a      	ldr	r2, [pc, #488]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005db8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005dbc:	6413      	str	r3, [r2, #64]	; 0x40
 8005dbe:	4b78      	ldr	r3, [pc, #480]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005dc6:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005dca:	2300      	movs	r3, #0
 8005dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8005dce:	4b74      	ldr	r3, [pc, #464]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd2:	4a73      	ldr	r2, [pc, #460]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005dd4:	f043 0304 	orr.w	r3, r3, #4
 8005dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8005dda:	4b71      	ldr	r3, [pc, #452]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	627b      	str	r3, [r7, #36]	; 0x24
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005de6:	2300      	movs	r3, #0
 8005de8:	623b      	str	r3, [r7, #32]
 8005dea:	4b6d      	ldr	r3, [pc, #436]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dee:	4a6c      	ldr	r2, [pc, #432]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005df0:	f043 0308 	orr.w	r3, r3, #8
 8005df4:	6313      	str	r3, [r2, #48]	; 0x30
 8005df6:	4b6a      	ldr	r3, [pc, #424]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dfa:	f003 0308 	and.w	r3, r3, #8
 8005dfe:	623b      	str	r3, [r7, #32]
 8005e00:	6a3b      	ldr	r3, [r7, #32]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = NUCLEO_TX_Pin;
 8005e02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e08:	2302      	movs	r3, #2
 8005e0a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e10:	2303      	movs	r3, #3
 8005e12:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005e14:	2308      	movs	r3, #8
 8005e16:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_TX_GPIO_Port, &GPIO_InitStruct);
 8005e18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	4861      	ldr	r0, [pc, #388]	; (8005fa4 <HAL_UART_MspInit+0x218>)
 8005e20:	f001 ff90 	bl	8007d44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NUCLEO_RX_Pin;
 8005e24:	2304      	movs	r3, #4
 8005e26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e28:	2302      	movs	r3, #2
 8005e2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e30:	2303      	movs	r3, #3
 8005e32:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8005e34:	2308      	movs	r3, #8
 8005e36:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(NUCLEO_RX_GPIO_Port, &GPIO_InitStruct);
 8005e38:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	485a      	ldr	r0, [pc, #360]	; (8005fa8 <HAL_UART_MspInit+0x21c>)
 8005e40:	f001 ff80 	bl	8007d44 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005e44:	e0a6      	b.n	8005f94 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART1)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	4a58      	ldr	r2, [pc, #352]	; (8005fac <HAL_UART_MspInit+0x220>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d135      	bne.n	8005ebc <HAL_UART_MspInit+0x130>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005e50:	2300      	movs	r3, #0
 8005e52:	61fb      	str	r3, [r7, #28]
 8005e54:	4b52      	ldr	r3, [pc, #328]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e58:	4a51      	ldr	r2, [pc, #324]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e5a:	f043 0310 	orr.w	r3, r3, #16
 8005e5e:	6453      	str	r3, [r2, #68]	; 0x44
 8005e60:	4b4f      	ldr	r3, [pc, #316]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e64:	f003 0310 	and.w	r3, r3, #16
 8005e68:	61fb      	str	r3, [r7, #28]
 8005e6a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	61bb      	str	r3, [r7, #24]
 8005e70:	4b4b      	ldr	r3, [pc, #300]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e74:	4a4a      	ldr	r2, [pc, #296]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e76:	f043 0301 	orr.w	r3, r3, #1
 8005e7a:	6313      	str	r3, [r2, #48]	; 0x30
 8005e7c:	4b48      	ldr	r3, [pc, #288]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e80:	f003 0301 	and.w	r3, r3, #1
 8005e84:	61bb      	str	r3, [r7, #24]
 8005e86:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = TEL_TX_Pin|TEL_RX_Pin;
 8005e88:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8005e8c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e8e:	2302      	movs	r3, #2
 8005e90:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e92:	2300      	movs	r3, #0
 8005e94:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e96:	2303      	movs	r3, #3
 8005e98:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8005e9a:	2307      	movs	r3, #7
 8005e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005e9e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	4842      	ldr	r0, [pc, #264]	; (8005fb0 <HAL_UART_MspInit+0x224>)
 8005ea6:	f001 ff4d 	bl	8007d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005eaa:	2200      	movs	r2, #0
 8005eac:	2100      	movs	r1, #0
 8005eae:	2025      	movs	r0, #37	; 0x25
 8005eb0:	f001 f8f3 	bl	800709a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005eb4:	2025      	movs	r0, #37	; 0x25
 8005eb6:	f001 f90c 	bl	80070d2 <HAL_NVIC_EnableIRQ>
}
 8005eba:	e06b      	b.n	8005f94 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART2)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a3c      	ldr	r2, [pc, #240]	; (8005fb4 <HAL_UART_MspInit+0x228>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d12c      	bne.n	8005f20 <HAL_UART_MspInit+0x194>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	617b      	str	r3, [r7, #20]
 8005eca:	4b35      	ldr	r3, [pc, #212]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	4a34      	ldr	r2, [pc, #208]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ed4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ed6:	4b32      	ldr	r3, [pc, #200]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ede:	617b      	str	r3, [r7, #20]
 8005ee0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	613b      	str	r3, [r7, #16]
 8005ee6:	4b2e      	ldr	r3, [pc, #184]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ee8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eea:	4a2d      	ldr	r2, [pc, #180]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005eec:	f043 0301 	orr.w	r3, r3, #1
 8005ef0:	6313      	str	r3, [r2, #48]	; 0x30
 8005ef2:	4b2b      	ldr	r3, [pc, #172]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005ef4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	613b      	str	r3, [r7, #16]
 8005efc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8005efe:	230c      	movs	r3, #12
 8005f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f02:	2302      	movs	r3, #2
 8005f04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f06:	2300      	movs	r3, #0
 8005f08:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005f0e:	2307      	movs	r3, #7
 8005f10:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005f12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f16:	4619      	mov	r1, r3
 8005f18:	4825      	ldr	r0, [pc, #148]	; (8005fb0 <HAL_UART_MspInit+0x224>)
 8005f1a:	f001 ff13 	bl	8007d44 <HAL_GPIO_Init>
}
 8005f1e:	e039      	b.n	8005f94 <HAL_UART_MspInit+0x208>
  else if(huart->Instance==USART3)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	4a24      	ldr	r2, [pc, #144]	; (8005fb8 <HAL_UART_MspInit+0x22c>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d134      	bne.n	8005f94 <HAL_UART_MspInit+0x208>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005f2a:	2300      	movs	r3, #0
 8005f2c:	60fb      	str	r3, [r7, #12]
 8005f2e:	4b1c      	ldr	r3, [pc, #112]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f32:	4a1b      	ldr	r2, [pc, #108]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f38:	6413      	str	r3, [r2, #64]	; 0x40
 8005f3a:	4b19      	ldr	r3, [pc, #100]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f42:	60fb      	str	r3, [r7, #12]
 8005f44:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f46:	2300      	movs	r3, #0
 8005f48:	60bb      	str	r3, [r7, #8]
 8005f4a:	4b15      	ldr	r3, [pc, #84]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4e:	4a14      	ldr	r2, [pc, #80]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f50:	f043 0304 	orr.w	r3, r3, #4
 8005f54:	6313      	str	r3, [r2, #48]	; 0x30
 8005f56:	4b12      	ldr	r3, [pc, #72]	; (8005fa0 <HAL_UART_MspInit+0x214>)
 8005f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f5a:	f003 0304 	and.w	r3, r3, #4
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = TB_TX_Pin|TB_RX_Pin;
 8005f62:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005f66:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005f68:	2302      	movs	r3, #2
 8005f6a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005f70:	2303      	movs	r3, #3
 8005f72:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005f74:	2307      	movs	r3, #7
 8005f76:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f78:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005f7c:	4619      	mov	r1, r3
 8005f7e:	4809      	ldr	r0, [pc, #36]	; (8005fa4 <HAL_UART_MspInit+0x218>)
 8005f80:	f001 fee0 	bl	8007d44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8005f84:	2200      	movs	r2, #0
 8005f86:	2100      	movs	r1, #0
 8005f88:	2027      	movs	r0, #39	; 0x27
 8005f8a:	f001 f886 	bl	800709a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8005f8e:	2027      	movs	r0, #39	; 0x27
 8005f90:	f001 f89f 	bl	80070d2 <HAL_NVIC_EnableIRQ>
}
 8005f94:	bf00      	nop
 8005f96:	3740      	adds	r7, #64	; 0x40
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	bd80      	pop	{r7, pc}
 8005f9c:	40005000 	.word	0x40005000
 8005fa0:	40023800 	.word	0x40023800
 8005fa4:	40020800 	.word	0x40020800
 8005fa8:	40020c00 	.word	0x40020c00
 8005fac:	40011000 	.word	0x40011000
 8005fb0:	40020000 	.word	0x40020000
 8005fb4:	40004400 	.word	0x40004400
 8005fb8:	40004800 	.word	0x40004800

08005fbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8005fc0:	e7fe      	b.n	8005fc0 <NMI_Handler+0x4>

08005fc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005fc2:	b480      	push	{r7}
 8005fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005fc6:	e7fe      	b.n	8005fc6 <HardFault_Handler+0x4>

08005fc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005fcc:	e7fe      	b.n	8005fcc <MemManage_Handler+0x4>

08005fce <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005fce:	b480      	push	{r7}
 8005fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005fd2:	e7fe      	b.n	8005fd2 <BusFault_Handler+0x4>

08005fd4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005fd8:	e7fe      	b.n	8005fd8 <UsageFault_Handler+0x4>

08005fda <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005fda:	b480      	push	{r7}
 8005fdc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005fde:	bf00      	nop
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe6:	4770      	bx	lr

08005fe8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005fec:	bf00      	nop
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff4:	4770      	bx	lr

08005ff6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005ff6:	b480      	push	{r7}
 8005ff8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005ffa:	bf00      	nop
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006008:	f000 f98e 	bl	8006328 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800600c:	bf00      	nop
 800600e:	bd80      	pop	{r7, pc}

08006010 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8006014:	2010      	movs	r0, #16
 8006016:	f002 f875 	bl	8008104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800601a:	bf00      	nop
 800601c:	bd80      	pop	{r7, pc}
	...

08006020 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006024:	4802      	ldr	r0, [pc, #8]	; (8006030 <TIM2_IRQHandler+0x10>)
 8006026:	f003 fbcf 	bl	80097c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800602a:	bf00      	nop
 800602c:	bd80      	pop	{r7, pc}
 800602e:	bf00      	nop
 8006030:	20000788 	.word	0x20000788

08006034 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8006034:	b580      	push	{r7, lr}
 8006036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006038:	4802      	ldr	r0, [pc, #8]	; (8006044 <USART1_IRQHandler+0x10>)
 800603a:	f004 fee7 	bl	800ae0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800603e:	bf00      	nop
 8006040:	bd80      	pop	{r7, pc}
 8006042:	bf00      	nop
 8006044:	20000a24 	.word	0x20000a24

08006048 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800604c:	4802      	ldr	r0, [pc, #8]	; (8006058 <USART3_IRQHandler+0x10>)
 800604e:	f004 fedd 	bl	800ae0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006052:	bf00      	nop
 8006054:	bd80      	pop	{r7, pc}
 8006056:	bf00      	nop
 8006058:	20000aac 	.word	0x20000aac

0800605c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(On_Board_Button_Pin);
 8006060:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006064:	f002 f84e 	bl	8008104 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8006068:	bf00      	nop
 800606a:	bd80      	pop	{r7, pc}

0800606c <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8006070:	4802      	ldr	r0, [pc, #8]	; (800607c <DMA1_Stream7_IRQHandler+0x10>)
 8006072:	f001 f9ef 	bl	8007454 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8006076:	bf00      	nop
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	20000980 	.word	0x20000980

08006080 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8006080:	b480      	push	{r7}
 8006082:	af00      	add	r7, sp, #0
	return 1;
 8006084:	2301      	movs	r3, #1
}
 8006086:	4618      	mov	r0, r3
 8006088:	46bd      	mov	sp, r7
 800608a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608e:	4770      	bx	lr

08006090 <_kill>:

int _kill(int pid, int sig)
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b082      	sub	sp, #8
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800609a:	f005 fe1f 	bl	800bcdc <__errno>
 800609e:	4603      	mov	r3, r0
 80060a0:	2216      	movs	r2, #22
 80060a2:	601a      	str	r2, [r3, #0]
	return -1;
 80060a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3708      	adds	r7, #8
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <_exit>:

void _exit (int status)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b082      	sub	sp, #8
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80060b8:	f04f 31ff 	mov.w	r1, #4294967295
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f7ff ffe7 	bl	8006090 <_kill>
	while (1) {}		/* Make sure we hang here */
 80060c2:	e7fe      	b.n	80060c2 <_exit+0x12>

080060c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80060c4:	b580      	push	{r7, lr}
 80060c6:	b086      	sub	sp, #24
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	60f8      	str	r0, [r7, #12]
 80060cc:	60b9      	str	r1, [r7, #8]
 80060ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060d0:	2300      	movs	r3, #0
 80060d2:	617b      	str	r3, [r7, #20]
 80060d4:	e00a      	b.n	80060ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80060d6:	f3af 8000 	nop.w
 80060da:	4601      	mov	r1, r0
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	1c5a      	adds	r2, r3, #1
 80060e0:	60ba      	str	r2, [r7, #8]
 80060e2:	b2ca      	uxtb	r2, r1
 80060e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80060e6:	697b      	ldr	r3, [r7, #20]
 80060e8:	3301      	adds	r3, #1
 80060ea:	617b      	str	r3, [r7, #20]
 80060ec:	697a      	ldr	r2, [r7, #20]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	dbf0      	blt.n	80060d6 <_read+0x12>
	}

return len;
 80060f4:	687b      	ldr	r3, [r7, #4]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3718      	adds	r7, #24
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b086      	sub	sp, #24
 8006102:	af00      	add	r7, sp, #0
 8006104:	60f8      	str	r0, [r7, #12]
 8006106:	60b9      	str	r1, [r7, #8]
 8006108:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800610a:	2300      	movs	r3, #0
 800610c:	617b      	str	r3, [r7, #20]
 800610e:	e009      	b.n	8006124 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006110:	68bb      	ldr	r3, [r7, #8]
 8006112:	1c5a      	adds	r2, r3, #1
 8006114:	60ba      	str	r2, [r7, #8]
 8006116:	781b      	ldrb	r3, [r3, #0]
 8006118:	4618      	mov	r0, r3
 800611a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	3301      	adds	r3, #1
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	697a      	ldr	r2, [r7, #20]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	429a      	cmp	r2, r3
 800612a:	dbf1      	blt.n	8006110 <_write+0x12>
	}
	return len;
 800612c:	687b      	ldr	r3, [r7, #4]
}
 800612e:	4618      	mov	r0, r3
 8006130:	3718      	adds	r7, #24
 8006132:	46bd      	mov	sp, r7
 8006134:	bd80      	pop	{r7, pc}

08006136 <_close>:

int _close(int file)
{
 8006136:	b480      	push	{r7}
 8006138:	b083      	sub	sp, #12
 800613a:	af00      	add	r7, sp, #0
 800613c:	6078      	str	r0, [r7, #4]
	return -1;
 800613e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006142:	4618      	mov	r0, r3
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr

0800614e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800614e:	b480      	push	{r7}
 8006150:	b083      	sub	sp, #12
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800615e:	605a      	str	r2, [r3, #4]
	return 0;
 8006160:	2300      	movs	r3, #0
}
 8006162:	4618      	mov	r0, r3
 8006164:	370c      	adds	r7, #12
 8006166:	46bd      	mov	sp, r7
 8006168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616c:	4770      	bx	lr

0800616e <_isatty>:

int _isatty(int file)
{
 800616e:	b480      	push	{r7}
 8006170:	b083      	sub	sp, #12
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
	return 1;
 8006176:	2301      	movs	r3, #1
}
 8006178:	4618      	mov	r0, r3
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	60f8      	str	r0, [r7, #12]
 800618c:	60b9      	str	r1, [r7, #8]
 800618e:	607a      	str	r2, [r7, #4]
	return 0;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3714      	adds	r7, #20
 8006196:	46bd      	mov	sp, r7
 8006198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619c:	4770      	bx	lr
	...

080061a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b086      	sub	sp, #24
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80061a8:	4a14      	ldr	r2, [pc, #80]	; (80061fc <_sbrk+0x5c>)
 80061aa:	4b15      	ldr	r3, [pc, #84]	; (8006200 <_sbrk+0x60>)
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80061b0:	697b      	ldr	r3, [r7, #20]
 80061b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80061b4:	4b13      	ldr	r3, [pc, #76]	; (8006204 <_sbrk+0x64>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d102      	bne.n	80061c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80061bc:	4b11      	ldr	r3, [pc, #68]	; (8006204 <_sbrk+0x64>)
 80061be:	4a12      	ldr	r2, [pc, #72]	; (8006208 <_sbrk+0x68>)
 80061c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80061c2:	4b10      	ldr	r3, [pc, #64]	; (8006204 <_sbrk+0x64>)
 80061c4:	681a      	ldr	r2, [r3, #0]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	4413      	add	r3, r2
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d207      	bcs.n	80061e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80061d0:	f005 fd84 	bl	800bcdc <__errno>
 80061d4:	4603      	mov	r3, r0
 80061d6:	220c      	movs	r2, #12
 80061d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80061da:	f04f 33ff 	mov.w	r3, #4294967295
 80061de:	e009      	b.n	80061f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80061e0:	4b08      	ldr	r3, [pc, #32]	; (8006204 <_sbrk+0x64>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80061e6:	4b07      	ldr	r3, [pc, #28]	; (8006204 <_sbrk+0x64>)
 80061e8:	681a      	ldr	r2, [r3, #0]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	4413      	add	r3, r2
 80061ee:	4a05      	ldr	r2, [pc, #20]	; (8006204 <_sbrk+0x64>)
 80061f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80061f2:	68fb      	ldr	r3, [r7, #12]
}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3718      	adds	r7, #24
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	20020000 	.word	0x20020000
 8006200:	00000400 	.word	0x00000400
 8006204:	20000b04 	.word	0x20000b04
 8006208:	20000b40 	.word	0x20000b40

0800620c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800620c:	b480      	push	{r7}
 800620e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <SystemInit+0x20>)
 8006212:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006216:	4a05      	ldr	r2, [pc, #20]	; (800622c <SystemInit+0x20>)
 8006218:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800621c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006220:	bf00      	nop
 8006222:	46bd      	mov	sp, r7
 8006224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006228:	4770      	bx	lr
 800622a:	bf00      	nop
 800622c:	e000ed00 	.word	0xe000ed00

08006230 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
	  ldr   sp, =_estack      /* set stack pointer */
 8006230:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006268 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8006234:	480d      	ldr	r0, [pc, #52]	; (800626c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8006236:	490e      	ldr	r1, [pc, #56]	; (8006270 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006238:	4a0e      	ldr	r2, [pc, #56]	; (8006274 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800623a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800623c:	e002      	b.n	8006244 <LoopCopyDataInit>

0800623e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800623e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006242:	3304      	adds	r3, #4

08006244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006248:	d3f9      	bcc.n	800623e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800624a:	4a0b      	ldr	r2, [pc, #44]	; (8006278 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800624c:	4c0b      	ldr	r4, [pc, #44]	; (800627c <LoopFillZerobss+0x26>)
  movs r3, #0
 800624e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006250:	e001      	b.n	8006256 <LoopFillZerobss>

08006252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006254:	3204      	adds	r2, #4

08006256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006258:	d3fb      	bcc.n	8006252 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800625a:	f7ff ffd7 	bl	800620c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800625e:	f005 fd43 	bl	800bce8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006262:	f7fe fb65 	bl	8004930 <main>
  bx  lr    
 8006266:	4770      	bx	lr
	  ldr   sp, =_estack      /* set stack pointer */
 8006268:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800626c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006270:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8006274:	08010720 	.word	0x08010720
  ldr r2, =_sbss
 8006278:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 800627c:	20000b3c 	.word	0x20000b3c

08006280 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006280:	e7fe      	b.n	8006280 <ADC_IRQHandler>
	...

08006284 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006288:	4b0e      	ldr	r3, [pc, #56]	; (80062c4 <HAL_Init+0x40>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a0d      	ldr	r2, [pc, #52]	; (80062c4 <HAL_Init+0x40>)
 800628e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006292:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006294:	4b0b      	ldr	r3, [pc, #44]	; (80062c4 <HAL_Init+0x40>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a0a      	ldr	r2, [pc, #40]	; (80062c4 <HAL_Init+0x40>)
 800629a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800629e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80062a0:	4b08      	ldr	r3, [pc, #32]	; (80062c4 <HAL_Init+0x40>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a07      	ldr	r2, [pc, #28]	; (80062c4 <HAL_Init+0x40>)
 80062a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062ac:	2003      	movs	r0, #3
 80062ae:	f000 fee9 	bl	8007084 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80062b2:	2000      	movs	r0, #0
 80062b4:	f000 f808 	bl	80062c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80062b8:	f7ff faf4 	bl	80058a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80062bc:	2300      	movs	r3, #0
}
 80062be:	4618      	mov	r0, r3
 80062c0:	bd80      	pop	{r7, pc}
 80062c2:	bf00      	nop
 80062c4:	40023c00 	.word	0x40023c00

080062c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80062d0:	4b12      	ldr	r3, [pc, #72]	; (800631c <HAL_InitTick+0x54>)
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	4b12      	ldr	r3, [pc, #72]	; (8006320 <HAL_InitTick+0x58>)
 80062d6:	781b      	ldrb	r3, [r3, #0]
 80062d8:	4619      	mov	r1, r3
 80062da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80062de:	fbb3 f3f1 	udiv	r3, r3, r1
 80062e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80062e6:	4618      	mov	r0, r3
 80062e8:	f000 ff0f 	bl	800710a <HAL_SYSTICK_Config>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80062f2:	2301      	movs	r3, #1
 80062f4:	e00e      	b.n	8006314 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	2b0f      	cmp	r3, #15
 80062fa:	d80a      	bhi.n	8006312 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80062fc:	2200      	movs	r2, #0
 80062fe:	6879      	ldr	r1, [r7, #4]
 8006300:	f04f 30ff 	mov.w	r0, #4294967295
 8006304:	f000 fec9 	bl	800709a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006308:	4a06      	ldr	r2, [pc, #24]	; (8006324 <HAL_InitTick+0x5c>)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800630e:	2300      	movs	r3, #0
 8006310:	e000      	b.n	8006314 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006312:	2301      	movs	r3, #1
}
 8006314:	4618      	mov	r0, r3
 8006316:	3708      	adds	r7, #8
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}
 800631c:	2000009c 	.word	0x2000009c
 8006320:	200000a4 	.word	0x200000a4
 8006324:	200000a0 	.word	0x200000a0

08006328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006328:	b480      	push	{r7}
 800632a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800632c:	4b06      	ldr	r3, [pc, #24]	; (8006348 <HAL_IncTick+0x20>)
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	461a      	mov	r2, r3
 8006332:	4b06      	ldr	r3, [pc, #24]	; (800634c <HAL_IncTick+0x24>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4413      	add	r3, r2
 8006338:	4a04      	ldr	r2, [pc, #16]	; (800634c <HAL_IncTick+0x24>)
 800633a:	6013      	str	r3, [r2, #0]
}
 800633c:	bf00      	nop
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
 8006346:	bf00      	nop
 8006348:	200000a4 	.word	0x200000a4
 800634c:	20000b08 	.word	0x20000b08

08006350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006350:	b480      	push	{r7}
 8006352:	af00      	add	r7, sp, #0
  return uwTick;
 8006354:	4b03      	ldr	r3, [pc, #12]	; (8006364 <HAL_GetTick+0x14>)
 8006356:	681b      	ldr	r3, [r3, #0]
}
 8006358:	4618      	mov	r0, r3
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr
 8006362:	bf00      	nop
 8006364:	20000b08 	.word	0x20000b08

08006368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006370:	f7ff ffee 	bl	8006350 <HAL_GetTick>
 8006374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006380:	d005      	beq.n	800638e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006382:	4b0a      	ldr	r3, [pc, #40]	; (80063ac <HAL_Delay+0x44>)
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	461a      	mov	r2, r3
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	4413      	add	r3, r2
 800638c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800638e:	bf00      	nop
 8006390:	f7ff ffde 	bl	8006350 <HAL_GetTick>
 8006394:	4602      	mov	r2, r0
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	1ad3      	subs	r3, r2, r3
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	429a      	cmp	r2, r3
 800639e:	d8f7      	bhi.n	8006390 <HAL_Delay+0x28>
  {
  }
}
 80063a0:	bf00      	nop
 80063a2:	bf00      	nop
 80063a4:	3710      	adds	r7, #16
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bd80      	pop	{r7, pc}
 80063aa:	bf00      	nop
 80063ac:	200000a4 	.word	0x200000a4

080063b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b084      	sub	sp, #16
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063b8:	2300      	movs	r3, #0
 80063ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d101      	bne.n	80063c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e033      	b.n	800642e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d109      	bne.n	80063e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80063ce:	6878      	ldr	r0, [r7, #4]
 80063d0:	f7ff fa90 	bl	80058f4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	2200      	movs	r2, #0
 80063d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2200      	movs	r2, #0
 80063de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e6:	f003 0310 	and.w	r3, r3, #16
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d118      	bne.n	8006420 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80063f6:	f023 0302 	bic.w	r3, r3, #2
 80063fa:	f043 0202 	orr.w	r2, r3, #2
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f000 fab4 	bl	8006970 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006412:	f023 0303 	bic.w	r3, r3, #3
 8006416:	f043 0201 	orr.w	r2, r3, #1
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	641a      	str	r2, [r3, #64]	; 0x40
 800641e:	e001      	b.n	8006424 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2200      	movs	r2, #0
 8006428:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800642c:	7bfb      	ldrb	r3, [r7, #15]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006438:	b480      	push	{r7}
 800643a:	b085      	sub	sp, #20
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006440:	2300      	movs	r3, #0
 8006442:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800644a:	2b01      	cmp	r3, #1
 800644c:	d101      	bne.n	8006452 <HAL_ADC_Start+0x1a>
 800644e:	2302      	movs	r3, #2
 8006450:	e0b2      	b.n	80065b8 <HAL_ADC_Start+0x180>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2201      	movs	r2, #1
 8006456:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f003 0301 	and.w	r3, r3, #1
 8006464:	2b01      	cmp	r3, #1
 8006466:	d018      	beq.n	800649a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	689a      	ldr	r2, [r3, #8]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0201 	orr.w	r2, r2, #1
 8006476:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006478:	4b52      	ldr	r3, [pc, #328]	; (80065c4 <HAL_ADC_Start+0x18c>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a52      	ldr	r2, [pc, #328]	; (80065c8 <HAL_ADC_Start+0x190>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	0c9a      	lsrs	r2, r3, #18
 8006484:	4613      	mov	r3, r2
 8006486:	005b      	lsls	r3, r3, #1
 8006488:	4413      	add	r3, r2
 800648a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800648c:	e002      	b.n	8006494 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	3b01      	subs	r3, #1
 8006492:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d1f9      	bne.n	800648e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	689b      	ldr	r3, [r3, #8]
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d17a      	bne.n	800659e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80064b0:	f023 0301 	bic.w	r3, r3, #1
 80064b4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d007      	beq.n	80064da <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ce:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80064d2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064de:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80064e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064e6:	d106      	bne.n	80064f6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ec:	f023 0206 	bic.w	r2, r3, #6
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	645a      	str	r2, [r3, #68]	; 0x44
 80064f4:	e002      	b.n	80064fc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	2200      	movs	r2, #0
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2200      	movs	r2, #0
 8006500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006504:	4b31      	ldr	r3, [pc, #196]	; (80065cc <HAL_ADC_Start+0x194>)
 8006506:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006510:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	685b      	ldr	r3, [r3, #4]
 8006516:	f003 031f 	and.w	r3, r3, #31
 800651a:	2b00      	cmp	r3, #0
 800651c:	d12a      	bne.n	8006574 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a2b      	ldr	r2, [pc, #172]	; (80065d0 <HAL_ADC_Start+0x198>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d015      	beq.n	8006554 <HAL_ADC_Start+0x11c>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	4a29      	ldr	r2, [pc, #164]	; (80065d4 <HAL_ADC_Start+0x19c>)
 800652e:	4293      	cmp	r3, r2
 8006530:	d105      	bne.n	800653e <HAL_ADC_Start+0x106>
 8006532:	4b26      	ldr	r3, [pc, #152]	; (80065cc <HAL_ADC_Start+0x194>)
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f003 031f 	and.w	r3, r3, #31
 800653a:	2b00      	cmp	r3, #0
 800653c:	d00a      	beq.n	8006554 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a25      	ldr	r2, [pc, #148]	; (80065d8 <HAL_ADC_Start+0x1a0>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d136      	bne.n	80065b6 <HAL_ADC_Start+0x17e>
 8006548:	4b20      	ldr	r3, [pc, #128]	; (80065cc <HAL_ADC_Start+0x194>)
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	f003 0310 	and.w	r3, r3, #16
 8006550:	2b00      	cmp	r3, #0
 8006552:	d130      	bne.n	80065b6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d129      	bne.n	80065b6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006570:	609a      	str	r2, [r3, #8]
 8006572:	e020      	b.n	80065b6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a15      	ldr	r2, [pc, #84]	; (80065d0 <HAL_ADC_Start+0x198>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d11b      	bne.n	80065b6 <HAL_ADC_Start+0x17e>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	689b      	ldr	r3, [r3, #8]
 8006584:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d114      	bne.n	80065b6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	689a      	ldr	r2, [r3, #8]
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800659a:	609a      	str	r2, [r3, #8]
 800659c:	e00b      	b.n	80065b6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a2:	f043 0210 	orr.w	r2, r3, #16
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ae:	f043 0201 	orr.w	r2, r3, #1
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80065b6:	2300      	movs	r3, #0
}
 80065b8:	4618      	mov	r0, r3
 80065ba:	3714      	adds	r7, #20
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr
 80065c4:	2000009c 	.word	0x2000009c
 80065c8:	431bde83 	.word	0x431bde83
 80065cc:	40012300 	.word	0x40012300
 80065d0:	40012000 	.word	0x40012000
 80065d4:	40012100 	.word	0x40012100
 80065d8:	40012200 	.word	0x40012200

080065dc <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80065dc:	b580      	push	{r7, lr}
 80065de:	b084      	sub	sp, #16
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	6078      	str	r0, [r7, #4]
 80065e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065f8:	d113      	bne.n	8006622 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	689b      	ldr	r3, [r3, #8]
 8006600:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8006604:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006608:	d10b      	bne.n	8006622 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800660e:	f043 0220 	orr.w	r2, r3, #32
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 800661e:	2301      	movs	r3, #1
 8006620:	e063      	b.n	80066ea <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8006622:	f7ff fe95 	bl	8006350 <HAL_GetTick>
 8006626:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006628:	e021      	b.n	800666e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006630:	d01d      	beq.n	800666e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d007      	beq.n	8006648 <HAL_ADC_PollForConversion+0x6c>
 8006638:	f7ff fe8a 	bl	8006350 <HAL_GetTick>
 800663c:	4602      	mov	r2, r0
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1ad3      	subs	r3, r2, r3
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	429a      	cmp	r2, r3
 8006646:	d212      	bcs.n	800666e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	f003 0302 	and.w	r3, r3, #2
 8006652:	2b02      	cmp	r3, #2
 8006654:	d00b      	beq.n	800666e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	f043 0204 	orr.w	r2, r3, #4
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	e03d      	b.n	80066ea <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 0302 	and.w	r3, r3, #2
 8006678:	2b02      	cmp	r3, #2
 800667a:	d1d6      	bne.n	800662a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f06f 0212 	mvn.w	r2, #18
 8006684:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800668a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800669c:	2b00      	cmp	r3, #0
 800669e:	d123      	bne.n	80066e8 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d11f      	bne.n	80066e8 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066ae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d006      	beq.n	80066c4 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d111      	bne.n	80066e8 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d105      	bne.n	80066e8 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066e0:	f043 0201 	orr.w	r2, r3, #1
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3710      	adds	r7, #16
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}

080066f2 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80066f2:	b480      	push	{r7}
 80066f4:	b083      	sub	sp, #12
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8006700:	4618      	mov	r0, r3
 8006702:	370c      	adds	r7, #12
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800670c:	b480      	push	{r7}
 800670e:	b085      	sub	sp, #20
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_ADC_ConfigChannel+0x1c>
 8006724:	2302      	movs	r3, #2
 8006726:	e113      	b.n	8006950 <HAL_ADC_ConfigChannel+0x244>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	2b09      	cmp	r3, #9
 8006736:	d925      	bls.n	8006784 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68d9      	ldr	r1, [r3, #12]
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	4613      	mov	r3, r2
 8006748:	005b      	lsls	r3, r3, #1
 800674a:	4413      	add	r3, r2
 800674c:	3b1e      	subs	r3, #30
 800674e:	2207      	movs	r2, #7
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43da      	mvns	r2, r3
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	400a      	ands	r2, r1
 800675c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	68d9      	ldr	r1, [r3, #12]
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	b29b      	uxth	r3, r3
 800676e:	4618      	mov	r0, r3
 8006770:	4603      	mov	r3, r0
 8006772:	005b      	lsls	r3, r3, #1
 8006774:	4403      	add	r3, r0
 8006776:	3b1e      	subs	r3, #30
 8006778:	409a      	lsls	r2, r3
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	430a      	orrs	r2, r1
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	e022      	b.n	80067ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6919      	ldr	r1, [r3, #16]
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	461a      	mov	r2, r3
 8006792:	4613      	mov	r3, r2
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	4413      	add	r3, r2
 8006798:	2207      	movs	r2, #7
 800679a:	fa02 f303 	lsl.w	r3, r2, r3
 800679e:	43da      	mvns	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	400a      	ands	r2, r1
 80067a6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	6919      	ldr	r1, [r3, #16]
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	689a      	ldr	r2, [r3, #8]
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	4618      	mov	r0, r3
 80067ba:	4603      	mov	r3, r0
 80067bc:	005b      	lsls	r3, r3, #1
 80067be:	4403      	add	r3, r0
 80067c0:	409a      	lsls	r2, r3
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	430a      	orrs	r2, r1
 80067c8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	2b06      	cmp	r3, #6
 80067d0:	d824      	bhi.n	800681c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	685a      	ldr	r2, [r3, #4]
 80067dc:	4613      	mov	r3, r2
 80067de:	009b      	lsls	r3, r3, #2
 80067e0:	4413      	add	r3, r2
 80067e2:	3b05      	subs	r3, #5
 80067e4:	221f      	movs	r2, #31
 80067e6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ea:	43da      	mvns	r2, r3
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	400a      	ands	r2, r1
 80067f2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	4618      	mov	r0, r3
 8006802:	683b      	ldr	r3, [r7, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	4613      	mov	r3, r2
 8006808:	009b      	lsls	r3, r3, #2
 800680a:	4413      	add	r3, r2
 800680c:	3b05      	subs	r3, #5
 800680e:	fa00 f203 	lsl.w	r2, r0, r3
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	430a      	orrs	r2, r1
 8006818:	635a      	str	r2, [r3, #52]	; 0x34
 800681a:	e04c      	b.n	80068b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	685b      	ldr	r3, [r3, #4]
 8006820:	2b0c      	cmp	r3, #12
 8006822:	d824      	bhi.n	800686e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	685a      	ldr	r2, [r3, #4]
 800682e:	4613      	mov	r3, r2
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	4413      	add	r3, r2
 8006834:	3b23      	subs	r3, #35	; 0x23
 8006836:	221f      	movs	r2, #31
 8006838:	fa02 f303 	lsl.w	r3, r2, r3
 800683c:	43da      	mvns	r2, r3
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	400a      	ands	r2, r1
 8006844:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	b29b      	uxth	r3, r3
 8006852:	4618      	mov	r0, r3
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	4613      	mov	r3, r2
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	4413      	add	r3, r2
 800685e:	3b23      	subs	r3, #35	; 0x23
 8006860:	fa00 f203 	lsl.w	r2, r0, r3
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	430a      	orrs	r2, r1
 800686a:	631a      	str	r2, [r3, #48]	; 0x30
 800686c:	e023      	b.n	80068b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	685a      	ldr	r2, [r3, #4]
 8006878:	4613      	mov	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	3b41      	subs	r3, #65	; 0x41
 8006880:	221f      	movs	r2, #31
 8006882:	fa02 f303 	lsl.w	r3, r2, r3
 8006886:	43da      	mvns	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	400a      	ands	r2, r1
 800688e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	b29b      	uxth	r3, r3
 800689c:	4618      	mov	r0, r3
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	4613      	mov	r3, r2
 80068a4:	009b      	lsls	r3, r3, #2
 80068a6:	4413      	add	r3, r2
 80068a8:	3b41      	subs	r3, #65	; 0x41
 80068aa:	fa00 f203 	lsl.w	r2, r0, r3
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	430a      	orrs	r2, r1
 80068b4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80068b6:	4b29      	ldr	r3, [pc, #164]	; (800695c <HAL_ADC_ConfigChannel+0x250>)
 80068b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4a28      	ldr	r2, [pc, #160]	; (8006960 <HAL_ADC_ConfigChannel+0x254>)
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d10f      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x1d8>
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	2b12      	cmp	r3, #18
 80068ca:	d10b      	bne.n	80068e4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	4a1d      	ldr	r2, [pc, #116]	; (8006960 <HAL_ADC_ConfigChannel+0x254>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d12b      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4a1c      	ldr	r2, [pc, #112]	; (8006964 <HAL_ADC_ConfigChannel+0x258>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <HAL_ADC_ConfigChannel+0x1f4>
 80068f8:	683b      	ldr	r3, [r7, #0]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b11      	cmp	r3, #17
 80068fe:	d122      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a11      	ldr	r2, [pc, #68]	; (8006964 <HAL_ADC_ConfigChannel+0x258>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d111      	bne.n	8006946 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006922:	4b11      	ldr	r3, [pc, #68]	; (8006968 <HAL_ADC_ConfigChannel+0x25c>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a11      	ldr	r2, [pc, #68]	; (800696c <HAL_ADC_ConfigChannel+0x260>)
 8006928:	fba2 2303 	umull	r2, r3, r2, r3
 800692c:	0c9a      	lsrs	r2, r3, #18
 800692e:	4613      	mov	r3, r2
 8006930:	009b      	lsls	r3, r3, #2
 8006932:	4413      	add	r3, r2
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006938:	e002      	b.n	8006940 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	3b01      	subs	r3, #1
 800693e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	2b00      	cmp	r3, #0
 8006944:	d1f9      	bne.n	800693a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2200      	movs	r2, #0
 800694a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800694e:	2300      	movs	r3, #0
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr
 800695c:	40012300 	.word	0x40012300
 8006960:	40012000 	.word	0x40012000
 8006964:	10000012 	.word	0x10000012
 8006968:	2000009c 	.word	0x2000009c
 800696c:	431bde83 	.word	0x431bde83

08006970 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006970:	b480      	push	{r7}
 8006972:	b085      	sub	sp, #20
 8006974:	af00      	add	r7, sp, #0
 8006976:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006978:	4b79      	ldr	r3, [pc, #484]	; (8006b60 <ADC_Init+0x1f0>)
 800697a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	685a      	ldr	r2, [r3, #4]
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	431a      	orrs	r2, r3
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685a      	ldr	r2, [r3, #4]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	6859      	ldr	r1, [r3, #4]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691b      	ldr	r3, [r3, #16]
 80069b0:	021a      	lsls	r2, r3, #8
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	430a      	orrs	r2, r1
 80069b8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80069c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	6859      	ldr	r1, [r3, #4]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	689a      	ldr	r2, [r3, #8]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	430a      	orrs	r2, r1
 80069da:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	689a      	ldr	r2, [r3, #8]
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	68da      	ldr	r2, [r3, #12]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	430a      	orrs	r2, r1
 80069fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a02:	4a58      	ldr	r2, [pc, #352]	; (8006b64 <ADC_Init+0x1f4>)
 8006a04:	4293      	cmp	r3, r2
 8006a06:	d022      	beq.n	8006a4e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	689a      	ldr	r2, [r3, #8]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a16:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	6899      	ldr	r1, [r3, #8]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	689a      	ldr	r2, [r3, #8]
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a38:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6899      	ldr	r1, [r3, #8]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	430a      	orrs	r2, r1
 8006a4a:	609a      	str	r2, [r3, #8]
 8006a4c:	e00f      	b.n	8006a6e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	689a      	ldr	r2, [r3, #8]
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a5c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	689a      	ldr	r2, [r3, #8]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006a6c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689a      	ldr	r2, [r3, #8]
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f022 0202 	bic.w	r2, r2, #2
 8006a7c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6899      	ldr	r1, [r3, #8]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	7e1b      	ldrb	r3, [r3, #24]
 8006a88:	005a      	lsls	r2, r3, #1
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	430a      	orrs	r2, r1
 8006a90:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d01b      	beq.n	8006ad4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	685a      	ldr	r2, [r3, #4]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aaa:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	685a      	ldr	r2, [r3, #4]
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006aba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6859      	ldr	r1, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ac6:	3b01      	subs	r3, #1
 8006ac8:	035a      	lsls	r2, r3, #13
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	430a      	orrs	r2, r1
 8006ad0:	605a      	str	r2, [r3, #4]
 8006ad2:	e007      	b.n	8006ae4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	685a      	ldr	r2, [r3, #4]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ae2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006af2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	69db      	ldr	r3, [r3, #28]
 8006afe:	3b01      	subs	r3, #1
 8006b00:	051a      	lsls	r2, r3, #20
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	430a      	orrs	r2, r1
 8006b08:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006b18:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	6899      	ldr	r1, [r3, #8]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006b26:	025a      	lsls	r2, r3, #9
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	430a      	orrs	r2, r1
 8006b2e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	689a      	ldr	r2, [r3, #8]
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b3e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6899      	ldr	r1, [r3, #8]
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	029a      	lsls	r2, r3, #10
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	430a      	orrs	r2, r1
 8006b52:	609a      	str	r2, [r3, #8]
}
 8006b54:	bf00      	nop
 8006b56:	3714      	adds	r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5e:	4770      	bx	lr
 8006b60:	40012300 	.word	0x40012300
 8006b64:	0f000001 	.word	0x0f000001

08006b68 <HAL_ADCEx_InjectedConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfigInjected ADC configuration structure for injected channel. 
  * @retval None
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef* hadc, ADC_InjectionConfTypeDef* sConfigInjected)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
 8006b70:	6039      	str	r1, [r7, #0]
  {
    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d101      	bne.n	8006b80 <HAL_ADCEx_InjectedConfigChannel+0x18>
 8006b7c:	2302      	movs	r3, #2
 8006b7e:	e17e      	b.n	8006e7e <HAL_ADCEx_InjectedConfigChannel+0x316>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	2b09      	cmp	r3, #9
 8006b8e:	d925      	bls.n	8006bdc <HAL_ADCEx_InjectedConfigChannel+0x74>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	68d9      	ldr	r1, [r3, #12]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	b29b      	uxth	r3, r3
 8006b9c:	461a      	mov	r2, r3
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	005b      	lsls	r3, r3, #1
 8006ba2:	4413      	add	r3, r2
 8006ba4:	3b1e      	subs	r3, #30
 8006ba6:	2207      	movs	r2, #7
 8006ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8006bac:	43da      	mvns	r2, r3
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	400a      	ands	r2, r1
 8006bb4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	68d9      	ldr	r1, [r3, #12]
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	b29b      	uxth	r3, r3
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	4603      	mov	r3, r0
 8006bca:	005b      	lsls	r3, r3, #1
 8006bcc:	4403      	add	r3, r0
 8006bce:	3b1e      	subs	r3, #30
 8006bd0:	409a      	lsls	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	60da      	str	r2, [r3, #12]
 8006bda:	e022      	b.n	8006c22 <HAL_ADCEx_InjectedConfigChannel+0xba>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6919      	ldr	r1, [r3, #16]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	461a      	mov	r2, r3
 8006bea:	4613      	mov	r3, r2
 8006bec:	005b      	lsls	r3, r3, #1
 8006bee:	4413      	add	r3, r2
 8006bf0:	2207      	movs	r2, #7
 8006bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf6:	43da      	mvns	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	400a      	ands	r2, r1
 8006bfe:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	6919      	ldr	r1, [r3, #16]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	689a      	ldr	r2, [r3, #8]
 8006c0a:	683b      	ldr	r3, [r7, #0]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	4618      	mov	r0, r3
 8006c12:	4603      	mov	r3, r0
 8006c14:	005b      	lsls	r3, r3, #1
 8006c16:	4403      	add	r3, r0
 8006c18:	409a      	lsls	r2, r3
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	611a      	str	r2, [r3, #16]
  }
  
  /*---------------------------- ADCx JSQR Configuration -----------------*/
  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006c30:	639a      	str	r2, [r3, #56]	; 0x38
  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	691b      	ldr	r3, [r3, #16]
 8006c3c:	3b01      	subs	r3, #1
 8006c3e:	051a      	lsls	r2, r3, #20
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	430a      	orrs	r2, r1
 8006c46:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Rank configuration */
  
  /* Clear the old SQx bits for the selected rank */
  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	685b      	ldr	r3, [r3, #4]
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	691b      	ldr	r3, [r3, #16]
 8006c58:	b2db      	uxtb	r3, r3
 8006c5a:	1ad3      	subs	r3, r2, r3
 8006c5c:	b2db      	uxtb	r3, r3
 8006c5e:	3303      	adds	r3, #3
 8006c60:	b2db      	uxtb	r3, r3
 8006c62:	461a      	mov	r2, r3
 8006c64:	4613      	mov	r3, r2
 8006c66:	009b      	lsls	r3, r3, #2
 8006c68:	4413      	add	r3, r2
 8006c6a:	221f      	movs	r2, #31
 8006c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8006c70:	43da      	mvns	r2, r3
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	400a      	ands	r2, r1
 8006c78:	639a      	str	r2, [r3, #56]	; 0x38
   
  /* Set the SQx bits for the selected rank */
  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank,sConfigInjected->InjectedNbrOfConversion);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	4618      	mov	r0, r3
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	b2da      	uxtb	r2, r3
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	b2db      	uxtb	r3, r3
 8006c98:	3303      	adds	r3, #3
 8006c9a:	b2db      	uxtb	r3, r3
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	009b      	lsls	r3, r3, #2
 8006ca2:	4413      	add	r3, r2
 8006ca4:	fa00 f203 	lsl.w	r2, r0, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	639a      	str	r2, [r3, #56]	; 0x38
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */ 
  if(sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8006cb0:	683b      	ldr	r3, [r7, #0]
 8006cb2:	699b      	ldr	r3, [r3, #24]
 8006cb4:	4a75      	ldr	r2, [pc, #468]	; (8006e8c <HAL_ADCEx_InjectedConfigChannel+0x324>)
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d022      	beq.n	8006d00 <HAL_ADCEx_InjectedConfigChannel+0x198>
  {  
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8006cc8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	6899      	ldr	r1, [r3, #8]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	699a      	ldr	r2, [r3, #24]
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	430a      	orrs	r2, r1
 8006cda:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689a      	ldr	r2, [r3, #8]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006cea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	6899      	ldr	r1, [r3, #8]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	69da      	ldr	r2, [r3, #28]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	609a      	str	r2, [r3, #8]
 8006cfe:	e00f      	b.n	8006d20 <HAL_ADCEx_InjectedConfigChannel+0x1b8>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	689a      	ldr	r2, [r3, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8006d0e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);  
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	689a      	ldr	r2, [r3, #8]
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8006d1e:	609a      	str	r2, [r3, #8]
  }
  
  if (sConfigInjected->AutoInjectedConv != DISABLE)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	7d5b      	ldrb	r3, [r3, #21]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d008      	beq.n	8006d3a <HAL_ADCEx_InjectedConfigChannel+0x1d2>
  {
    /* Enable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d36:	605a      	str	r2, [r3, #4]
 8006d38:	e007      	b.n	8006d4a <HAL_ADCEx_InjectedConfigChannel+0x1e2>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	685a      	ldr	r2, [r3, #4]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d48:	605a      	str	r2, [r3, #4]
  }
  
  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	7d1b      	ldrb	r3, [r3, #20]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d008      	beq.n	8006d64 <HAL_ADCEx_InjectedConfigChannel+0x1fc>
  {
    /* Enable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	685a      	ldr	r2, [r3, #4]
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006d60:	605a      	str	r2, [r3, #4]
 8006d62:	e007      	b.n	8006d74 <HAL_ADCEx_InjectedConfigChannel+0x20c>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	685a      	ldr	r2, [r3, #4]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d72:	605a      	str	r2, [r3, #4]
  }
  
  switch(sConfigInjected->InjectedRank)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	2b03      	cmp	r3, #3
 8006d7a:	d02e      	beq.n	8006dda <HAL_ADCEx_InjectedConfigChannel+0x272>
 8006d7c:	2b03      	cmp	r3, #3
 8006d7e:	d840      	bhi.n	8006e02 <HAL_ADCEx_InjectedConfigChannel+0x29a>
 8006d80:	2b01      	cmp	r3, #1
 8006d82:	d002      	beq.n	8006d8a <HAL_ADCEx_InjectedConfigChannel+0x222>
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	d014      	beq.n	8006db2 <HAL_ADCEx_InjectedConfigChannel+0x24a>
 8006d88:	e03b      	b.n	8006e02 <HAL_ADCEx_InjectedConfigChannel+0x29a>
  {
    case 1U:
      /* Set injected channel 1 offset */
      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	695b      	ldr	r3, [r3, #20]
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	6812      	ldr	r2, [r2, #0]
 8006d94:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006d98:	f023 030f 	bic.w	r3, r3, #15
 8006d9c:	6153      	str	r3, [r2, #20]
      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	6959      	ldr	r1, [r3, #20]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	68da      	ldr	r2, [r3, #12]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	430a      	orrs	r2, r1
 8006dae:	615a      	str	r2, [r3, #20]
      break;
 8006db0:	e03b      	b.n	8006e2a <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 2U:
      /* Set injected channel 2 offset */
      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	699b      	ldr	r3, [r3, #24]
 8006db8:	687a      	ldr	r2, [r7, #4]
 8006dba:	6812      	ldr	r2, [r2, #0]
 8006dbc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006dc0:	f023 030f 	bic.w	r3, r3, #15
 8006dc4:	6193      	str	r3, [r2, #24]
      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	6999      	ldr	r1, [r3, #24]
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	68da      	ldr	r2, [r3, #12]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	430a      	orrs	r2, r1
 8006dd6:	619a      	str	r2, [r3, #24]
      break;
 8006dd8:	e027      	b.n	8006e2a <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    case 3U:
      /* Set injected channel 3 offset */
      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	6812      	ldr	r2, [r2, #0]
 8006de4:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006de8:	f023 030f 	bic.w	r3, r3, #15
 8006dec:	61d3      	str	r3, [r2, #28]
      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	69d9      	ldr	r1, [r3, #28]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	68da      	ldr	r2, [r3, #12]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	430a      	orrs	r2, r1
 8006dfe:	61da      	str	r2, [r3, #28]
      break;
 8006e00:	e013      	b.n	8006e2a <HAL_ADCEx_InjectedConfigChannel+0x2c2>
    default:
      /* Set injected channel 4 offset */
      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	6a1b      	ldr	r3, [r3, #32]
 8006e08:	687a      	ldr	r2, [r7, #4]
 8006e0a:	6812      	ldr	r2, [r2, #0]
 8006e0c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006e10:	f023 030f 	bic.w	r3, r3, #15
 8006e14:	6213      	str	r3, [r2, #32]
      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	6a19      	ldr	r1, [r3, #32]
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	68da      	ldr	r2, [r3, #12]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	430a      	orrs	r2, r1
 8006e26:	621a      	str	r2, [r3, #32]
      break;
 8006e28:	bf00      	nop
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e2a:	4b19      	ldr	r3, [pc, #100]	; (8006e90 <HAL_ADCEx_InjectedConfigChannel+0x328>)
 8006e2c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a18      	ldr	r2, [pc, #96]	; (8006e94 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d109      	bne.n	8006e4c <HAL_ADCEx_InjectedConfigChannel+0x2e4>
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	2b12      	cmp	r3, #18
 8006e3e:	d105      	bne.n	8006e4c <HAL_ADCEx_InjectedConfigChannel+0x2e4>
  {
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a10      	ldr	r2, [pc, #64]	; (8006e94 <HAL_ADCEx_InjectedConfigChannel+0x32c>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d10e      	bne.n	8006e74 <HAL_ADCEx_InjectedConfigChannel+0x30c>
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a0f      	ldr	r2, [pc, #60]	; (8006e98 <HAL_ADCEx_InjectedConfigChannel+0x330>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d003      	beq.n	8006e68 <HAL_ADCEx_InjectedConfigChannel+0x300>
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	2b11      	cmp	r3, #17
 8006e66:	d105      	bne.n	8006e74 <HAL_ADCEx_InjectedConfigChannel+0x30c>
  {
    /* Enable the TSVREFE channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	685b      	ldr	r3, [r3, #4]
 8006e6c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	605a      	str	r2, [r3, #4]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e88:	4770      	bx	lr
 8006e8a:	bf00      	nop
 8006e8c:	000f0001 	.word	0x000f0001
 8006e90:	40012300 	.word	0x40012300
 8006e94:	40012000 	.word	0x40012000
 8006e98:	10000012 	.word	0x10000012

08006e9c <__NVIC_SetPriorityGrouping>:
{
 8006e9c:	b480      	push	{r7}
 8006e9e:	b085      	sub	sp, #20
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f003 0307 	and.w	r3, r3, #7
 8006eaa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006eac:	4b0c      	ldr	r3, [pc, #48]	; (8006ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8006eae:	68db      	ldr	r3, [r3, #12]
 8006eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006eb8:	4013      	ands	r3, r2
 8006eba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006ec0:	68bb      	ldr	r3, [r7, #8]
 8006ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006ece:	4a04      	ldr	r2, [pc, #16]	; (8006ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	60d3      	str	r3, [r2, #12]
}
 8006ed4:	bf00      	nop
 8006ed6:	3714      	adds	r7, #20
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr
 8006ee0:	e000ed00 	.word	0xe000ed00

08006ee4 <__NVIC_GetPriorityGrouping>:
{
 8006ee4:	b480      	push	{r7}
 8006ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ee8:	4b04      	ldr	r3, [pc, #16]	; (8006efc <__NVIC_GetPriorityGrouping+0x18>)
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	0a1b      	lsrs	r3, r3, #8
 8006eee:	f003 0307 	and.w	r3, r3, #7
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efa:	4770      	bx	lr
 8006efc:	e000ed00 	.word	0xe000ed00

08006f00 <__NVIC_EnableIRQ>:
{
 8006f00:	b480      	push	{r7}
 8006f02:	b083      	sub	sp, #12
 8006f04:	af00      	add	r7, sp, #0
 8006f06:	4603      	mov	r3, r0
 8006f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	db0b      	blt.n	8006f2a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f12:	79fb      	ldrb	r3, [r7, #7]
 8006f14:	f003 021f 	and.w	r2, r3, #31
 8006f18:	4907      	ldr	r1, [pc, #28]	; (8006f38 <__NVIC_EnableIRQ+0x38>)
 8006f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f1e:	095b      	lsrs	r3, r3, #5
 8006f20:	2001      	movs	r0, #1
 8006f22:	fa00 f202 	lsl.w	r2, r0, r2
 8006f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006f2a:	bf00      	nop
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
 8006f36:	bf00      	nop
 8006f38:	e000e100 	.word	0xe000e100

08006f3c <__NVIC_DisableIRQ>:
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	4603      	mov	r3, r0
 8006f44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	db12      	blt.n	8006f74 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f4e:	79fb      	ldrb	r3, [r7, #7]
 8006f50:	f003 021f 	and.w	r2, r3, #31
 8006f54:	490a      	ldr	r1, [pc, #40]	; (8006f80 <__NVIC_DisableIRQ+0x44>)
 8006f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f5a:	095b      	lsrs	r3, r3, #5
 8006f5c:	2001      	movs	r0, #1
 8006f5e:	fa00 f202 	lsl.w	r2, r0, r2
 8006f62:	3320      	adds	r3, #32
 8006f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006f68:	f3bf 8f4f 	dsb	sy
}
 8006f6c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006f6e:	f3bf 8f6f 	isb	sy
}
 8006f72:	bf00      	nop
}
 8006f74:	bf00      	nop
 8006f76:	370c      	adds	r7, #12
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7e:	4770      	bx	lr
 8006f80:	e000e100 	.word	0xe000e100

08006f84 <__NVIC_SetPriority>:
{
 8006f84:	b480      	push	{r7}
 8006f86:	b083      	sub	sp, #12
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	6039      	str	r1, [r7, #0]
 8006f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	db0a      	blt.n	8006fae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	b2da      	uxtb	r2, r3
 8006f9c:	490c      	ldr	r1, [pc, #48]	; (8006fd0 <__NVIC_SetPriority+0x4c>)
 8006f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fa2:	0112      	lsls	r2, r2, #4
 8006fa4:	b2d2      	uxtb	r2, r2
 8006fa6:	440b      	add	r3, r1
 8006fa8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006fac:	e00a      	b.n	8006fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	b2da      	uxtb	r2, r3
 8006fb2:	4908      	ldr	r1, [pc, #32]	; (8006fd4 <__NVIC_SetPriority+0x50>)
 8006fb4:	79fb      	ldrb	r3, [r7, #7]
 8006fb6:	f003 030f 	and.w	r3, r3, #15
 8006fba:	3b04      	subs	r3, #4
 8006fbc:	0112      	lsls	r2, r2, #4
 8006fbe:	b2d2      	uxtb	r2, r2
 8006fc0:	440b      	add	r3, r1
 8006fc2:	761a      	strb	r2, [r3, #24]
}
 8006fc4:	bf00      	nop
 8006fc6:	370c      	adds	r7, #12
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr
 8006fd0:	e000e100 	.word	0xe000e100
 8006fd4:	e000ed00 	.word	0xe000ed00

08006fd8 <NVIC_EncodePriority>:
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b089      	sub	sp, #36	; 0x24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	60f8      	str	r0, [r7, #12]
 8006fe0:	60b9      	str	r1, [r7, #8]
 8006fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	f003 0307 	and.w	r3, r3, #7
 8006fea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006fec:	69fb      	ldr	r3, [r7, #28]
 8006fee:	f1c3 0307 	rsb	r3, r3, #7
 8006ff2:	2b04      	cmp	r3, #4
 8006ff4:	bf28      	it	cs
 8006ff6:	2304      	movcs	r3, #4
 8006ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ffa:	69fb      	ldr	r3, [r7, #28]
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	2b06      	cmp	r3, #6
 8007000:	d902      	bls.n	8007008 <NVIC_EncodePriority+0x30>
 8007002:	69fb      	ldr	r3, [r7, #28]
 8007004:	3b03      	subs	r3, #3
 8007006:	e000      	b.n	800700a <NVIC_EncodePriority+0x32>
 8007008:	2300      	movs	r3, #0
 800700a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800700c:	f04f 32ff 	mov.w	r2, #4294967295
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	fa02 f303 	lsl.w	r3, r2, r3
 8007016:	43da      	mvns	r2, r3
 8007018:	68bb      	ldr	r3, [r7, #8]
 800701a:	401a      	ands	r2, r3
 800701c:	697b      	ldr	r3, [r7, #20]
 800701e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007020:	f04f 31ff 	mov.w	r1, #4294967295
 8007024:	697b      	ldr	r3, [r7, #20]
 8007026:	fa01 f303 	lsl.w	r3, r1, r3
 800702a:	43d9      	mvns	r1, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007030:	4313      	orrs	r3, r2
}
 8007032:	4618      	mov	r0, r3
 8007034:	3724      	adds	r7, #36	; 0x24
 8007036:	46bd      	mov	sp, r7
 8007038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703c:	4770      	bx	lr
	...

08007040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3b01      	subs	r3, #1
 800704c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007050:	d301      	bcc.n	8007056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8007052:	2301      	movs	r3, #1
 8007054:	e00f      	b.n	8007076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8007056:	4a0a      	ldr	r2, [pc, #40]	; (8007080 <SysTick_Config+0x40>)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	3b01      	subs	r3, #1
 800705c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800705e:	210f      	movs	r1, #15
 8007060:	f04f 30ff 	mov.w	r0, #4294967295
 8007064:	f7ff ff8e 	bl	8006f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8007068:	4b05      	ldr	r3, [pc, #20]	; (8007080 <SysTick_Config+0x40>)
 800706a:	2200      	movs	r2, #0
 800706c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800706e:	4b04      	ldr	r3, [pc, #16]	; (8007080 <SysTick_Config+0x40>)
 8007070:	2207      	movs	r2, #7
 8007072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3708      	adds	r7, #8
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
 800707e:	bf00      	nop
 8007080:	e000e010 	.word	0xe000e010

08007084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f7ff ff05 	bl	8006e9c <__NVIC_SetPriorityGrouping>
}
 8007092:	bf00      	nop
 8007094:	3708      	adds	r7, #8
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800709a:	b580      	push	{r7, lr}
 800709c:	b086      	sub	sp, #24
 800709e:	af00      	add	r7, sp, #0
 80070a0:	4603      	mov	r3, r0
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	607a      	str	r2, [r7, #4]
 80070a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80070a8:	2300      	movs	r3, #0
 80070aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80070ac:	f7ff ff1a 	bl	8006ee4 <__NVIC_GetPriorityGrouping>
 80070b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	68b9      	ldr	r1, [r7, #8]
 80070b6:	6978      	ldr	r0, [r7, #20]
 80070b8:	f7ff ff8e 	bl	8006fd8 <NVIC_EncodePriority>
 80070bc:	4602      	mov	r2, r0
 80070be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070c2:	4611      	mov	r1, r2
 80070c4:	4618      	mov	r0, r3
 80070c6:	f7ff ff5d 	bl	8006f84 <__NVIC_SetPriority>
}
 80070ca:	bf00      	nop
 80070cc:	3718      	adds	r7, #24
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b082      	sub	sp, #8
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	4603      	mov	r3, r0
 80070da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80070dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070e0:	4618      	mov	r0, r3
 80070e2:	f7ff ff0d 	bl	8006f00 <__NVIC_EnableIRQ>
}
 80070e6:	bf00      	nop
 80070e8:	3708      	adds	r7, #8
 80070ea:	46bd      	mov	sp, r7
 80070ec:	bd80      	pop	{r7, pc}

080070ee <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80070ee:	b580      	push	{r7, lr}
 80070f0:	b082      	sub	sp, #8
 80070f2:	af00      	add	r7, sp, #0
 80070f4:	4603      	mov	r3, r0
 80070f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80070f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff ff1d 	bl	8006f3c <__NVIC_DisableIRQ>
}
 8007102:	bf00      	nop
 8007104:	3708      	adds	r7, #8
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f7ff ff94 	bl	8007040 <SysTick_Config>
 8007118:	4603      	mov	r3, r0
}
 800711a:	4618      	mov	r0, r3
 800711c:	3708      	adds	r7, #8
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}
	...

08007124 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b086      	sub	sp, #24
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800712c:	2300      	movs	r3, #0
 800712e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007130:	f7ff f90e 	bl	8006350 <HAL_GetTick>
 8007134:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	2b00      	cmp	r3, #0
 800713a:	d101      	bne.n	8007140 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800713c:	2301      	movs	r3, #1
 800713e:	e099      	b.n	8007274 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	2202      	movs	r2, #2
 8007144:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	681a      	ldr	r2, [r3, #0]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f022 0201 	bic.w	r2, r2, #1
 800715e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007160:	e00f      	b.n	8007182 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8007162:	f7ff f8f5 	bl	8006350 <HAL_GetTick>
 8007166:	4602      	mov	r2, r0
 8007168:	693b      	ldr	r3, [r7, #16]
 800716a:	1ad3      	subs	r3, r2, r3
 800716c:	2b05      	cmp	r3, #5
 800716e:	d908      	bls.n	8007182 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2220      	movs	r2, #32
 8007174:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2203      	movs	r2, #3
 800717a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800717e:	2303      	movs	r3, #3
 8007180:	e078      	b.n	8007274 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	f003 0301 	and.w	r3, r3, #1
 800718c:	2b00      	cmp	r3, #0
 800718e:	d1e8      	bne.n	8007162 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8007198:	697a      	ldr	r2, [r7, #20]
 800719a:	4b38      	ldr	r3, [pc, #224]	; (800727c <HAL_DMA_Init+0x158>)
 800719c:	4013      	ands	r3, r2
 800719e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	685a      	ldr	r2, [r3, #4]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80071ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	691b      	ldr	r3, [r3, #16]
 80071b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80071ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	699b      	ldr	r3, [r3, #24]
 80071c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80071c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6a1b      	ldr	r3, [r3, #32]
 80071cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80071ce:	697a      	ldr	r2, [r7, #20]
 80071d0:	4313      	orrs	r3, r2
 80071d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d8:	2b04      	cmp	r3, #4
 80071da:	d107      	bne.n	80071ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071e4:	4313      	orrs	r3, r2
 80071e6:	697a      	ldr	r2, [r7, #20]
 80071e8:	4313      	orrs	r3, r2
 80071ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	697a      	ldr	r2, [r7, #20]
 80071f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	695b      	ldr	r3, [r3, #20]
 80071fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	f023 0307 	bic.w	r3, r3, #7
 8007202:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007208:	697a      	ldr	r2, [r7, #20]
 800720a:	4313      	orrs	r3, r2
 800720c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007212:	2b04      	cmp	r3, #4
 8007214:	d117      	bne.n	8007246 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800721a:	697a      	ldr	r2, [r7, #20]
 800721c:	4313      	orrs	r3, r2
 800721e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007224:	2b00      	cmp	r3, #0
 8007226:	d00e      	beq.n	8007246 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fb01 	bl	8007830 <DMA_CheckFifoParam>
 800722e:	4603      	mov	r3, r0
 8007230:	2b00      	cmp	r3, #0
 8007232:	d008      	beq.n	8007246 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	2240      	movs	r2, #64	; 0x40
 8007238:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	2201      	movs	r2, #1
 800723e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007242:	2301      	movs	r3, #1
 8007244:	e016      	b.n	8007274 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	697a      	ldr	r2, [r7, #20]
 800724c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 fab8 	bl	80077c4 <DMA_CalcBaseAndBitshift>
 8007254:	4603      	mov	r3, r0
 8007256:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800725c:	223f      	movs	r2, #63	; 0x3f
 800725e:	409a      	lsls	r2, r3
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2200      	movs	r2, #0
 8007268:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2201      	movs	r2, #1
 800726e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	4618      	mov	r0, r3
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}
 800727c:	f010803f 	.word	0xf010803f

08007280 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	60f8      	str	r0, [r7, #12]
 8007288:	60b9      	str	r1, [r7, #8]
 800728a:	607a      	str	r2, [r7, #4]
 800728c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007296:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800729e:	2b01      	cmp	r3, #1
 80072a0:	d101      	bne.n	80072a6 <HAL_DMA_Start_IT+0x26>
 80072a2:	2302      	movs	r3, #2
 80072a4:	e040      	b.n	8007328 <HAL_DMA_Start_IT+0xa8>
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2201      	movs	r2, #1
 80072aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80072b4:	b2db      	uxtb	r3, r3
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d12f      	bne.n	800731a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2202      	movs	r2, #2
 80072be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2200      	movs	r2, #0
 80072c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	68b9      	ldr	r1, [r7, #8]
 80072ce:	68f8      	ldr	r0, [r7, #12]
 80072d0:	f000 fa4a 	bl	8007768 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072d8:	223f      	movs	r2, #63	; 0x3f
 80072da:	409a      	lsls	r2, r3
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0216 	orr.w	r2, r2, #22
 80072ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d007      	beq.n	8007308 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681a      	ldr	r2, [r3, #0]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f042 0208 	orr.w	r2, r2, #8
 8007306:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0201 	orr.w	r2, r2, #1
 8007316:	601a      	str	r2, [r3, #0]
 8007318:	e005      	b.n	8007326 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	2200      	movs	r2, #0
 800731e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007322:	2302      	movs	r3, #2
 8007324:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007326:	7dfb      	ldrb	r3, [r7, #23]
}
 8007328:	4618      	mov	r0, r3
 800732a:	3718      	adds	r7, #24
 800732c:	46bd      	mov	sp, r7
 800732e:	bd80      	pop	{r7, pc}

08007330 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b084      	sub	sp, #16
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800733c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800733e:	f7ff f807 	bl	8006350 <HAL_GetTick>
 8007342:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800734a:	b2db      	uxtb	r3, r3
 800734c:	2b02      	cmp	r3, #2
 800734e:	d008      	beq.n	8007362 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2280      	movs	r2, #128	; 0x80
 8007354:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2200      	movs	r2, #0
 800735a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e052      	b.n	8007408 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f022 0216 	bic.w	r2, r2, #22
 8007370:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	695a      	ldr	r2, [r3, #20]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007380:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007386:	2b00      	cmp	r3, #0
 8007388:	d103      	bne.n	8007392 <HAL_DMA_Abort+0x62>
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800738e:	2b00      	cmp	r3, #0
 8007390:	d007      	beq.n	80073a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f022 0208 	bic.w	r2, r2, #8
 80073a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f022 0201 	bic.w	r2, r2, #1
 80073b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073b2:	e013      	b.n	80073dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073b4:	f7fe ffcc 	bl	8006350 <HAL_GetTick>
 80073b8:	4602      	mov	r2, r0
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	1ad3      	subs	r3, r2, r3
 80073be:	2b05      	cmp	r3, #5
 80073c0:	d90c      	bls.n	80073dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2220      	movs	r2, #32
 80073c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2203      	movs	r2, #3
 80073cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80073d8:	2303      	movs	r3, #3
 80073da:	e015      	b.n	8007408 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f003 0301 	and.w	r3, r3, #1
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1e4      	bne.n	80073b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073ee:	223f      	movs	r2, #63	; 0x3f
 80073f0:	409a      	lsls	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2200      	movs	r2, #0
 8007402:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8007406:	2300      	movs	r3, #0
}
 8007408:	4618      	mov	r0, r3
 800740a:	3710      	adds	r7, #16
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007410:	b480      	push	{r7}
 8007412:	b083      	sub	sp, #12
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800741e:	b2db      	uxtb	r3, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d004      	beq.n	800742e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2280      	movs	r2, #128	; 0x80
 8007428:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e00c      	b.n	8007448 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2205      	movs	r2, #5
 8007432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f022 0201 	bic.w	r2, r2, #1
 8007444:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8007446:	2300      	movs	r3, #0
}
 8007448:	4618      	mov	r0, r3
 800744a:	370c      	adds	r7, #12
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b086      	sub	sp, #24
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800745c:	2300      	movs	r3, #0
 800745e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007460:	4b8e      	ldr	r3, [pc, #568]	; (800769c <HAL_DMA_IRQHandler+0x248>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a8e      	ldr	r2, [pc, #568]	; (80076a0 <HAL_DMA_IRQHandler+0x24c>)
 8007466:	fba2 2303 	umull	r2, r3, r2, r3
 800746a:	0a9b      	lsrs	r3, r3, #10
 800746c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007472:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8007474:	693b      	ldr	r3, [r7, #16]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800747e:	2208      	movs	r2, #8
 8007480:	409a      	lsls	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	4013      	ands	r3, r2
 8007486:	2b00      	cmp	r3, #0
 8007488:	d01a      	beq.n	80074c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b00      	cmp	r3, #0
 8007496:	d013      	beq.n	80074c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681a      	ldr	r2, [r3, #0]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f022 0204 	bic.w	r2, r2, #4
 80074a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ac:	2208      	movs	r2, #8
 80074ae:	409a      	lsls	r2, r3
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074b8:	f043 0201 	orr.w	r2, r3, #1
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074c4:	2201      	movs	r2, #1
 80074c6:	409a      	lsls	r2, r3
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	4013      	ands	r3, r2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d012      	beq.n	80074f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d00b      	beq.n	80074f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074e2:	2201      	movs	r2, #1
 80074e4:	409a      	lsls	r2, r3
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074ee:	f043 0202 	orr.w	r2, r3, #2
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074fa:	2204      	movs	r2, #4
 80074fc:	409a      	lsls	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	4013      	ands	r3, r2
 8007502:	2b00      	cmp	r3, #0
 8007504:	d012      	beq.n	800752c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	f003 0302 	and.w	r3, r3, #2
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00b      	beq.n	800752c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007518:	2204      	movs	r2, #4
 800751a:	409a      	lsls	r2, r3
 800751c:	693b      	ldr	r3, [r7, #16]
 800751e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007524:	f043 0204 	orr.w	r2, r3, #4
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007530:	2210      	movs	r2, #16
 8007532:	409a      	lsls	r2, r3
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	4013      	ands	r3, r2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d043      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f003 0308 	and.w	r3, r3, #8
 8007546:	2b00      	cmp	r3, #0
 8007548:	d03c      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800754e:	2210      	movs	r2, #16
 8007550:	409a      	lsls	r2, r3
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007560:	2b00      	cmp	r3, #0
 8007562:	d018      	beq.n	8007596 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800756e:	2b00      	cmp	r3, #0
 8007570:	d108      	bne.n	8007584 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007576:	2b00      	cmp	r3, #0
 8007578:	d024      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	4798      	blx	r3
 8007582:	e01f      	b.n	80075c4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01b      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007590:	6878      	ldr	r0, [r7, #4]
 8007592:	4798      	blx	r3
 8007594:	e016      	b.n	80075c4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d107      	bne.n	80075b4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	681a      	ldr	r2, [r3, #0]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f022 0208 	bic.w	r2, r2, #8
 80075b2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d003      	beq.n	80075c4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075c8:	2220      	movs	r2, #32
 80075ca:	409a      	lsls	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	4013      	ands	r3, r2
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	f000 808f 	beq.w	80076f4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0310 	and.w	r3, r3, #16
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 8087 	beq.w	80076f4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075ea:	2220      	movs	r2, #32
 80075ec:	409a      	lsls	r2, r3
 80075ee:	693b      	ldr	r3, [r7, #16]
 80075f0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	2b05      	cmp	r3, #5
 80075fc:	d136      	bne.n	800766c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681a      	ldr	r2, [r3, #0]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 0216 	bic.w	r2, r2, #22
 800760c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	695a      	ldr	r2, [r3, #20]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800761c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007622:	2b00      	cmp	r3, #0
 8007624:	d103      	bne.n	800762e <HAL_DMA_IRQHandler+0x1da>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800762a:	2b00      	cmp	r3, #0
 800762c:	d007      	beq.n	800763e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	681a      	ldr	r2, [r3, #0]
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f022 0208 	bic.w	r2, r2, #8
 800763c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007642:	223f      	movs	r2, #63	; 0x3f
 8007644:	409a      	lsls	r2, r3
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	2201      	movs	r2, #1
 800764e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800765e:	2b00      	cmp	r3, #0
 8007660:	d07e      	beq.n	8007760 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	4798      	blx	r3
        }
        return;
 800766a:	e079      	b.n	8007760 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007676:	2b00      	cmp	r3, #0
 8007678:	d01d      	beq.n	80076b6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007684:	2b00      	cmp	r3, #0
 8007686:	d10d      	bne.n	80076a4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800768c:	2b00      	cmp	r3, #0
 800768e:	d031      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	4798      	blx	r3
 8007698:	e02c      	b.n	80076f4 <HAL_DMA_IRQHandler+0x2a0>
 800769a:	bf00      	nop
 800769c:	2000009c 	.word	0x2000009c
 80076a0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d023      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	4798      	blx	r3
 80076b4:	e01e      	b.n	80076f4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d10f      	bne.n	80076e4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	681a      	ldr	r2, [r3, #0]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f022 0210 	bic.w	r2, r2, #16
 80076d2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2201      	movs	r2, #1
 80076d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2200      	movs	r2, #0
 80076e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d003      	beq.n	80076f4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d032      	beq.n	8007762 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007700:	f003 0301 	and.w	r3, r3, #1
 8007704:	2b00      	cmp	r3, #0
 8007706:	d022      	beq.n	800774e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	2205      	movs	r2, #5
 800770c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	681a      	ldr	r2, [r3, #0]
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f022 0201 	bic.w	r2, r2, #1
 800771e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8007720:	68bb      	ldr	r3, [r7, #8]
 8007722:	3301      	adds	r3, #1
 8007724:	60bb      	str	r3, [r7, #8]
 8007726:	697a      	ldr	r2, [r7, #20]
 8007728:	429a      	cmp	r2, r3
 800772a:	d307      	bcc.n	800773c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f003 0301 	and.w	r3, r3, #1
 8007736:	2b00      	cmp	r3, #0
 8007738:	d1f2      	bne.n	8007720 <HAL_DMA_IRQHandler+0x2cc>
 800773a:	e000      	b.n	800773e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800773c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2201      	movs	r2, #1
 8007742:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007752:	2b00      	cmp	r3, #0
 8007754:	d005      	beq.n	8007762 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	4798      	blx	r3
 800775e:	e000      	b.n	8007762 <HAL_DMA_IRQHandler+0x30e>
        return;
 8007760:	bf00      	nop
    }
  }
}
 8007762:	3718      	adds	r7, #24
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007768:	b480      	push	{r7}
 800776a:	b085      	sub	sp, #20
 800776c:	af00      	add	r7, sp, #0
 800776e:	60f8      	str	r0, [r7, #12]
 8007770:	60b9      	str	r1, [r7, #8]
 8007772:	607a      	str	r2, [r7, #4]
 8007774:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	681a      	ldr	r2, [r3, #0]
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007784:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	683a      	ldr	r2, [r7, #0]
 800778c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	689b      	ldr	r3, [r3, #8]
 8007792:	2b40      	cmp	r3, #64	; 0x40
 8007794:	d108      	bne.n	80077a8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	687a      	ldr	r2, [r7, #4]
 800779c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	68ba      	ldr	r2, [r7, #8]
 80077a4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80077a6:	e007      	b.n	80077b8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	68ba      	ldr	r2, [r7, #8]
 80077ae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	687a      	ldr	r2, [r7, #4]
 80077b6:	60da      	str	r2, [r3, #12]
}
 80077b8:	bf00      	nop
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr

080077c4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b085      	sub	sp, #20
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	3b10      	subs	r3, #16
 80077d4:	4a14      	ldr	r2, [pc, #80]	; (8007828 <DMA_CalcBaseAndBitshift+0x64>)
 80077d6:	fba2 2303 	umull	r2, r3, r2, r3
 80077da:	091b      	lsrs	r3, r3, #4
 80077dc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80077de:	4a13      	ldr	r2, [pc, #76]	; (800782c <DMA_CalcBaseAndBitshift+0x68>)
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4413      	add	r3, r2
 80077e4:	781b      	ldrb	r3, [r3, #0]
 80077e6:	461a      	mov	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2b03      	cmp	r3, #3
 80077f0:	d909      	bls.n	8007806 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80077fa:	f023 0303 	bic.w	r3, r3, #3
 80077fe:	1d1a      	adds	r2, r3, #4
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	659a      	str	r2, [r3, #88]	; 0x58
 8007804:	e007      	b.n	8007816 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800780e:	f023 0303 	bic.w	r3, r3, #3
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800781a:	4618      	mov	r0, r3
 800781c:	3714      	adds	r7, #20
 800781e:	46bd      	mov	sp, r7
 8007820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007824:	4770      	bx	lr
 8007826:	bf00      	nop
 8007828:	aaaaaaab 	.word	0xaaaaaaab
 800782c:	08010110 	.word	0x08010110

08007830 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007830:	b480      	push	{r7}
 8007832:	b085      	sub	sp, #20
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007838:	2300      	movs	r3, #0
 800783a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007840:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	699b      	ldr	r3, [r3, #24]
 8007846:	2b00      	cmp	r3, #0
 8007848:	d11f      	bne.n	800788a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2b03      	cmp	r3, #3
 800784e:	d856      	bhi.n	80078fe <DMA_CheckFifoParam+0xce>
 8007850:	a201      	add	r2, pc, #4	; (adr r2, 8007858 <DMA_CheckFifoParam+0x28>)
 8007852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007856:	bf00      	nop
 8007858:	08007869 	.word	0x08007869
 800785c:	0800787b 	.word	0x0800787b
 8007860:	08007869 	.word	0x08007869
 8007864:	080078ff 	.word	0x080078ff
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800786c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007870:	2b00      	cmp	r3, #0
 8007872:	d046      	beq.n	8007902 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8007874:	2301      	movs	r3, #1
 8007876:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007878:	e043      	b.n	8007902 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800787e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007882:	d140      	bne.n	8007906 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8007884:	2301      	movs	r3, #1
 8007886:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007888:	e03d      	b.n	8007906 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	699b      	ldr	r3, [r3, #24]
 800788e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007892:	d121      	bne.n	80078d8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	2b03      	cmp	r3, #3
 8007898:	d837      	bhi.n	800790a <DMA_CheckFifoParam+0xda>
 800789a:	a201      	add	r2, pc, #4	; (adr r2, 80078a0 <DMA_CheckFifoParam+0x70>)
 800789c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078a0:	080078b1 	.word	0x080078b1
 80078a4:	080078b7 	.word	0x080078b7
 80078a8:	080078b1 	.word	0x080078b1
 80078ac:	080078c9 	.word	0x080078c9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80078b0:	2301      	movs	r3, #1
 80078b2:	73fb      	strb	r3, [r7, #15]
      break;
 80078b4:	e030      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078ba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d025      	beq.n	800790e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80078c2:	2301      	movs	r3, #1
 80078c4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80078c6:	e022      	b.n	800790e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078cc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80078d0:	d11f      	bne.n	8007912 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80078d2:	2301      	movs	r3, #1
 80078d4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80078d6:	e01c      	b.n	8007912 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	2b02      	cmp	r3, #2
 80078dc:	d903      	bls.n	80078e6 <DMA_CheckFifoParam+0xb6>
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	2b03      	cmp	r3, #3
 80078e2:	d003      	beq.n	80078ec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80078e4:	e018      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80078e6:	2301      	movs	r3, #1
 80078e8:	73fb      	strb	r3, [r7, #15]
      break;
 80078ea:	e015      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00e      	beq.n	8007916 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	73fb      	strb	r3, [r7, #15]
      break;
 80078fc:	e00b      	b.n	8007916 <DMA_CheckFifoParam+0xe6>
      break;
 80078fe:	bf00      	nop
 8007900:	e00a      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;
 8007902:	bf00      	nop
 8007904:	e008      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;
 8007906:	bf00      	nop
 8007908:	e006      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;
 800790a:	bf00      	nop
 800790c:	e004      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;
 800790e:	bf00      	nop
 8007910:	e002      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;   
 8007912:	bf00      	nop
 8007914:	e000      	b.n	8007918 <DMA_CheckFifoParam+0xe8>
      break;
 8007916:	bf00      	nop
    }
  } 
  
  return status; 
 8007918:	7bfb      	ldrb	r3, [r7, #15]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop

08007928 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b086      	sub	sp, #24
 800792c:	af00      	add	r7, sp, #0
 800792e:	60f8      	str	r0, [r7, #12]
 8007930:	60b9      	str	r1, [r7, #8]
 8007932:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007936:	2301      	movs	r3, #1
 8007938:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800793a:	4b23      	ldr	r3, [pc, #140]	; (80079c8 <HAL_FLASH_Program+0xa0>)
 800793c:	7e1b      	ldrb	r3, [r3, #24]
 800793e:	2b01      	cmp	r3, #1
 8007940:	d101      	bne.n	8007946 <HAL_FLASH_Program+0x1e>
 8007942:	2302      	movs	r3, #2
 8007944:	e03b      	b.n	80079be <HAL_FLASH_Program+0x96>
 8007946:	4b20      	ldr	r3, [pc, #128]	; (80079c8 <HAL_FLASH_Program+0xa0>)
 8007948:	2201      	movs	r2, #1
 800794a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800794c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007950:	f000 f870 	bl	8007a34 <FLASH_WaitForLastOperation>
 8007954:	4603      	mov	r3, r0
 8007956:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8007958:	7dfb      	ldrb	r3, [r7, #23]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d12b      	bne.n	80079b6 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	2b00      	cmp	r3, #0
 8007962:	d105      	bne.n	8007970 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8007964:	783b      	ldrb	r3, [r7, #0]
 8007966:	4619      	mov	r1, r3
 8007968:	68b8      	ldr	r0, [r7, #8]
 800796a:	f000 f91b 	bl	8007ba4 <FLASH_Program_Byte>
 800796e:	e016      	b.n	800799e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d105      	bne.n	8007982 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8007976:	883b      	ldrh	r3, [r7, #0]
 8007978:	4619      	mov	r1, r3
 800797a:	68b8      	ldr	r0, [r7, #8]
 800797c:	f000 f8ee 	bl	8007b5c <FLASH_Program_HalfWord>
 8007980:	e00d      	b.n	800799e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2b02      	cmp	r3, #2
 8007986:	d105      	bne.n	8007994 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	4619      	mov	r1, r3
 800798c:	68b8      	ldr	r0, [r7, #8]
 800798e:	f000 f8c3 	bl	8007b18 <FLASH_Program_Word>
 8007992:	e004      	b.n	800799e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8007994:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007998:	68b8      	ldr	r0, [r7, #8]
 800799a:	f000 f88b 	bl	8007ab4 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800799e:	f24c 3050 	movw	r0, #50000	; 0xc350
 80079a2:	f000 f847 	bl	8007a34 <FLASH_WaitForLastOperation>
 80079a6:	4603      	mov	r3, r0
 80079a8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 80079aa:	4b08      	ldr	r3, [pc, #32]	; (80079cc <HAL_FLASH_Program+0xa4>)
 80079ac:	691b      	ldr	r3, [r3, #16]
 80079ae:	4a07      	ldr	r2, [pc, #28]	; (80079cc <HAL_FLASH_Program+0xa4>)
 80079b0:	f023 0301 	bic.w	r3, r3, #1
 80079b4:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80079b6:	4b04      	ldr	r3, [pc, #16]	; (80079c8 <HAL_FLASH_Program+0xa0>)
 80079b8:	2200      	movs	r2, #0
 80079ba:	761a      	strb	r2, [r3, #24]
  
  return status;
 80079bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3718      	adds	r7, #24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}
 80079c6:	bf00      	nop
 80079c8:	20000b0c 	.word	0x20000b0c
 80079cc:	40023c00 	.word	0x40023c00

080079d0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b083      	sub	sp, #12
 80079d4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80079da:	4b0b      	ldr	r3, [pc, #44]	; (8007a08 <HAL_FLASH_Unlock+0x38>)
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	da0b      	bge.n	80079fa <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80079e2:	4b09      	ldr	r3, [pc, #36]	; (8007a08 <HAL_FLASH_Unlock+0x38>)
 80079e4:	4a09      	ldr	r2, [pc, #36]	; (8007a0c <HAL_FLASH_Unlock+0x3c>)
 80079e6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80079e8:	4b07      	ldr	r3, [pc, #28]	; (8007a08 <HAL_FLASH_Unlock+0x38>)
 80079ea:	4a09      	ldr	r2, [pc, #36]	; (8007a10 <HAL_FLASH_Unlock+0x40>)
 80079ec:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80079ee:	4b06      	ldr	r3, [pc, #24]	; (8007a08 <HAL_FLASH_Unlock+0x38>)
 80079f0:	691b      	ldr	r3, [r3, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	da01      	bge.n	80079fa <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80079f6:	2301      	movs	r3, #1
 80079f8:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80079fa:	79fb      	ldrb	r3, [r7, #7]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr
 8007a08:	40023c00 	.word	0x40023c00
 8007a0c:	45670123 	.word	0x45670123
 8007a10:	cdef89ab 	.word	0xcdef89ab

08007a14 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007a14:	b480      	push	{r7}
 8007a16:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8007a18:	4b05      	ldr	r3, [pc, #20]	; (8007a30 <HAL_FLASH_Lock+0x1c>)
 8007a1a:	691b      	ldr	r3, [r3, #16]
 8007a1c:	4a04      	ldr	r2, [pc, #16]	; (8007a30 <HAL_FLASH_Lock+0x1c>)
 8007a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007a22:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr
 8007a30:	40023c00 	.word	0x40023c00

08007a34 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007a40:	4b1a      	ldr	r3, [pc, #104]	; (8007aac <FLASH_WaitForLastOperation+0x78>)
 8007a42:	2200      	movs	r2, #0
 8007a44:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8007a46:	f7fe fc83 	bl	8006350 <HAL_GetTick>
 8007a4a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007a4c:	e010      	b.n	8007a70 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a54:	d00c      	beq.n	8007a70 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d007      	beq.n	8007a6c <FLASH_WaitForLastOperation+0x38>
 8007a5c:	f7fe fc78 	bl	8006350 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	687a      	ldr	r2, [r7, #4]
 8007a68:	429a      	cmp	r2, r3
 8007a6a:	d201      	bcs.n	8007a70 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8007a6c:	2303      	movs	r3, #3
 8007a6e:	e019      	b.n	8007aa4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007a70:	4b0f      	ldr	r3, [pc, #60]	; (8007ab0 <FLASH_WaitForLastOperation+0x7c>)
 8007a72:	68db      	ldr	r3, [r3, #12]
 8007a74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d1e8      	bne.n	8007a4e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007a7c:	4b0c      	ldr	r3, [pc, #48]	; (8007ab0 <FLASH_WaitForLastOperation+0x7c>)
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f003 0301 	and.w	r3, r3, #1
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d002      	beq.n	8007a8e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007a88:	4b09      	ldr	r3, [pc, #36]	; (8007ab0 <FLASH_WaitForLastOperation+0x7c>)
 8007a8a:	2201      	movs	r2, #1
 8007a8c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8007a8e:	4b08      	ldr	r3, [pc, #32]	; (8007ab0 <FLASH_WaitForLastOperation+0x7c>)
 8007a90:	68db      	ldr	r3, [r3, #12]
 8007a92:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d003      	beq.n	8007aa2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8007a9a:	f000 f8a5 	bl	8007be8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8007a9e:	2301      	movs	r3, #1
 8007aa0:	e000      	b.n	8007aa4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8007aa2:	2300      	movs	r3, #0
  
}  
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	3710      	adds	r7, #16
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}
 8007aac:	20000b0c 	.word	0x20000b0c
 8007ab0:	40023c00 	.word	0x40023c00

08007ab4 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b085      	sub	sp, #20
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	60f8      	str	r0, [r7, #12]
 8007abc:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007ac0:	4b14      	ldr	r3, [pc, #80]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ac2:	691b      	ldr	r3, [r3, #16]
 8007ac4:	4a13      	ldr	r2, [pc, #76]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ac6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007aca:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8007acc:	4b11      	ldr	r3, [pc, #68]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ace:	691b      	ldr	r3, [r3, #16]
 8007ad0:	4a10      	ldr	r2, [pc, #64]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ad2:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007ad6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007ad8:	4b0e      	ldr	r3, [pc, #56]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ada:	691b      	ldr	r3, [r3, #16]
 8007adc:	4a0d      	ldr	r2, [pc, #52]	; (8007b14 <FLASH_Program_DoubleWord+0x60>)
 8007ade:	f043 0301 	orr.w	r3, r3, #1
 8007ae2:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8007aea:	f3bf 8f6f 	isb	sy
}
 8007aee:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8007af0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007af4:	f04f 0200 	mov.w	r2, #0
 8007af8:	f04f 0300 	mov.w	r3, #0
 8007afc:	000a      	movs	r2, r1
 8007afe:	2300      	movs	r3, #0
 8007b00:	68f9      	ldr	r1, [r7, #12]
 8007b02:	3104      	adds	r1, #4
 8007b04:	4613      	mov	r3, r2
 8007b06:	600b      	str	r3, [r1, #0]
}
 8007b08:	bf00      	nop
 8007b0a:	3714      	adds	r7, #20
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	40023c00 	.word	0x40023c00

08007b18 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8007b18:	b480      	push	{r7}
 8007b1a:	b083      	sub	sp, #12
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007b22:	4b0d      	ldr	r3, [pc, #52]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	4a0c      	ldr	r2, [pc, #48]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b2c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8007b2e:	4b0a      	ldr	r3, [pc, #40]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b30:	691b      	ldr	r3, [r3, #16]
 8007b32:	4a09      	ldr	r2, [pc, #36]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b34:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007b38:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007b3a:	4b07      	ldr	r3, [pc, #28]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b3c:	691b      	ldr	r3, [r3, #16]
 8007b3e:	4a06      	ldr	r2, [pc, #24]	; (8007b58 <FLASH_Program_Word+0x40>)
 8007b40:	f043 0301 	orr.w	r3, r3, #1
 8007b44:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	683a      	ldr	r2, [r7, #0]
 8007b4a:	601a      	str	r2, [r3, #0]
}
 8007b4c:	bf00      	nop
 8007b4e:	370c      	adds	r7, #12
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr
 8007b58:	40023c00 	.word	0x40023c00

08007b5c <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007b68:	4b0d      	ldr	r3, [pc, #52]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b6a:	691b      	ldr	r3, [r3, #16]
 8007b6c:	4a0c      	ldr	r2, [pc, #48]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b72:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8007b74:	4b0a      	ldr	r3, [pc, #40]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	4a09      	ldr	r2, [pc, #36]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b7a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b7e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007b80:	4b07      	ldr	r3, [pc, #28]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	4a06      	ldr	r2, [pc, #24]	; (8007ba0 <FLASH_Program_HalfWord+0x44>)
 8007b86:	f043 0301 	orr.w	r3, r3, #1
 8007b8a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	887a      	ldrh	r2, [r7, #2]
 8007b90:	801a      	strh	r2, [r3, #0]
}
 8007b92:	bf00      	nop
 8007b94:	370c      	adds	r7, #12
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	40023c00 	.word	0x40023c00

08007ba4 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007bb0:	4b0c      	ldr	r3, [pc, #48]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	4a0b      	ldr	r2, [pc, #44]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007bba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8007bbc:	4b09      	ldr	r3, [pc, #36]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bbe:	4a09      	ldr	r2, [pc, #36]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8007bc4:	4b07      	ldr	r3, [pc, #28]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bc6:	691b      	ldr	r3, [r3, #16]
 8007bc8:	4a06      	ldr	r2, [pc, #24]	; (8007be4 <FLASH_Program_Byte+0x40>)
 8007bca:	f043 0301 	orr.w	r3, r3, #1
 8007bce:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	78fa      	ldrb	r2, [r7, #3]
 8007bd4:	701a      	strb	r2, [r3, #0]
}
 8007bd6:	bf00      	nop
 8007bd8:	370c      	adds	r7, #12
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be0:	4770      	bx	lr
 8007be2:	bf00      	nop
 8007be4:	40023c00 	.word	0x40023c00

08007be8 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8007be8:	b480      	push	{r7}
 8007bea:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007bec:	4b2f      	ldr	r3, [pc, #188]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007bee:	68db      	ldr	r3, [r3, #12]
 8007bf0:	f003 0310 	and.w	r3, r3, #16
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d008      	beq.n	8007c0a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007bf8:	4b2d      	ldr	r3, [pc, #180]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	f043 0310 	orr.w	r3, r3, #16
 8007c00:	4a2b      	ldr	r2, [pc, #172]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c02:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007c04:	4b29      	ldr	r3, [pc, #164]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c06:	2210      	movs	r2, #16
 8007c08:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8007c0a:	4b28      	ldr	r3, [pc, #160]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c0c:	68db      	ldr	r3, [r3, #12]
 8007c0e:	f003 0320 	and.w	r3, r3, #32
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d008      	beq.n	8007c28 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007c16:	4b26      	ldr	r3, [pc, #152]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c18:	69db      	ldr	r3, [r3, #28]
 8007c1a:	f043 0308 	orr.w	r3, r3, #8
 8007c1e:	4a24      	ldr	r2, [pc, #144]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c20:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007c22:	4b22      	ldr	r3, [pc, #136]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c24:	2220      	movs	r2, #32
 8007c26:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007c28:	4b20      	ldr	r3, [pc, #128]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d008      	beq.n	8007c46 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007c34:	4b1e      	ldr	r3, [pc, #120]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c36:	69db      	ldr	r3, [r3, #28]
 8007c38:	f043 0304 	orr.w	r3, r3, #4
 8007c3c:	4a1c      	ldr	r2, [pc, #112]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c3e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007c40:	4b1a      	ldr	r3, [pc, #104]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c42:	2240      	movs	r2, #64	; 0x40
 8007c44:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8007c46:	4b19      	ldr	r3, [pc, #100]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d008      	beq.n	8007c64 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007c52:	4b17      	ldr	r3, [pc, #92]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c54:	69db      	ldr	r3, [r3, #28]
 8007c56:	f043 0302 	orr.w	r3, r3, #2
 8007c5a:	4a15      	ldr	r2, [pc, #84]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c5c:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007c5e:	4b13      	ldr	r3, [pc, #76]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c60:	2280      	movs	r2, #128	; 0x80
 8007c62:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8007c64:	4b11      	ldr	r3, [pc, #68]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d009      	beq.n	8007c84 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8007c70:	4b0f      	ldr	r3, [pc, #60]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c72:	69db      	ldr	r3, [r3, #28]
 8007c74:	f043 0301 	orr.w	r3, r3, #1
 8007c78:	4a0d      	ldr	r2, [pc, #52]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c7a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8007c7c:	4b0b      	ldr	r3, [pc, #44]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c7e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c82:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007c84:	4b09      	ldr	r3, [pc, #36]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c86:	68db      	ldr	r3, [r3, #12]
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d008      	beq.n	8007ca2 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007c90:	4b07      	ldr	r3, [pc, #28]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c92:	69db      	ldr	r3, [r3, #28]
 8007c94:	f043 0320 	orr.w	r3, r3, #32
 8007c98:	4a05      	ldr	r2, [pc, #20]	; (8007cb0 <FLASH_SetErrorCode+0xc8>)
 8007c9a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007c9c:	4b03      	ldr	r3, [pc, #12]	; (8007cac <FLASH_SetErrorCode+0xc4>)
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	60da      	str	r2, [r3, #12]
  }
}
 8007ca2:	bf00      	nop
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr
 8007cac:	40023c00 	.word	0x40023c00
 8007cb0:	20000b0c 	.word	0x20000b0c

08007cb4 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	460b      	mov	r3, r1
 8007cbe:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007cc4:	78fb      	ldrb	r3, [r7, #3]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d102      	bne.n	8007cd0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	60fb      	str	r3, [r7, #12]
 8007cce:	e010      	b.n	8007cf2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007cd0:	78fb      	ldrb	r3, [r7, #3]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d103      	bne.n	8007cde <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007cd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007cda:	60fb      	str	r3, [r7, #12]
 8007cdc:	e009      	b.n	8007cf2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007cde:	78fb      	ldrb	r3, [r7, #3]
 8007ce0:	2b02      	cmp	r3, #2
 8007ce2:	d103      	bne.n	8007cec <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007ce4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007ce8:	60fb      	str	r3, [r7, #12]
 8007cea:	e002      	b.n	8007cf2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007cec:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007cf0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007cf2:	4b13      	ldr	r3, [pc, #76]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	4a12      	ldr	r2, [pc, #72]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007cf8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cfc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007cfe:	4b10      	ldr	r3, [pc, #64]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d00:	691a      	ldr	r2, [r3, #16]
 8007d02:	490f      	ldr	r1, [pc, #60]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	4313      	orrs	r3, r2
 8007d08:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007d0a:	4b0d      	ldr	r3, [pc, #52]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d0c:	691b      	ldr	r3, [r3, #16]
 8007d0e:	4a0c      	ldr	r2, [pc, #48]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d10:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007d14:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007d16:	4b0a      	ldr	r3, [pc, #40]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d18:	691a      	ldr	r2, [r3, #16]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	00db      	lsls	r3, r3, #3
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	4a07      	ldr	r2, [pc, #28]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d22:	f043 0302 	orr.w	r3, r3, #2
 8007d26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007d28:	4b05      	ldr	r3, [pc, #20]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d2a:	691b      	ldr	r3, [r3, #16]
 8007d2c:	4a04      	ldr	r2, [pc, #16]	; (8007d40 <FLASH_Erase_Sector+0x8c>)
 8007d2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d32:	6113      	str	r3, [r2, #16]
}
 8007d34:	bf00      	nop
 8007d36:	3714      	adds	r7, #20
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr
 8007d40:	40023c00 	.word	0x40023c00

08007d44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b089      	sub	sp, #36	; 0x24
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007d56:	2300      	movs	r3, #0
 8007d58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	61fb      	str	r3, [r7, #28]
 8007d5e:	e165      	b.n	800802c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007d60:	2201      	movs	r2, #1
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	fa02 f303 	lsl.w	r3, r2, r3
 8007d68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	697a      	ldr	r2, [r7, #20]
 8007d70:	4013      	ands	r3, r2
 8007d72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	429a      	cmp	r2, r3
 8007d7a:	f040 8154 	bne.w	8008026 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	f003 0303 	and.w	r3, r3, #3
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d005      	beq.n	8007d96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	685b      	ldr	r3, [r3, #4]
 8007d8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8007d92:	2b02      	cmp	r3, #2
 8007d94:	d130      	bne.n	8007df8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007d9c:	69fb      	ldr	r3, [r7, #28]
 8007d9e:	005b      	lsls	r3, r3, #1
 8007da0:	2203      	movs	r2, #3
 8007da2:	fa02 f303 	lsl.w	r3, r2, r3
 8007da6:	43db      	mvns	r3, r3
 8007da8:	69ba      	ldr	r2, [r7, #24]
 8007daa:	4013      	ands	r3, r2
 8007dac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	69fb      	ldr	r3, [r7, #28]
 8007db4:	005b      	lsls	r3, r3, #1
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	69ba      	ldr	r2, [r7, #24]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	69ba      	ldr	r2, [r7, #24]
 8007dc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007dcc:	2201      	movs	r2, #1
 8007dce:	69fb      	ldr	r3, [r7, #28]
 8007dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007dd4:	43db      	mvns	r3, r3
 8007dd6:	69ba      	ldr	r2, [r7, #24]
 8007dd8:	4013      	ands	r3, r2
 8007dda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	091b      	lsrs	r3, r3, #4
 8007de2:	f003 0201 	and.w	r2, r3, #1
 8007de6:	69fb      	ldr	r3, [r7, #28]
 8007de8:	fa02 f303 	lsl.w	r3, r2, r3
 8007dec:	69ba      	ldr	r2, [r7, #24]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	69ba      	ldr	r2, [r7, #24]
 8007df6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f003 0303 	and.w	r3, r3, #3
 8007e00:	2b03      	cmp	r3, #3
 8007e02:	d017      	beq.n	8007e34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007e0a:	69fb      	ldr	r3, [r7, #28]
 8007e0c:	005b      	lsls	r3, r3, #1
 8007e0e:	2203      	movs	r2, #3
 8007e10:	fa02 f303 	lsl.w	r3, r2, r3
 8007e14:	43db      	mvns	r3, r3
 8007e16:	69ba      	ldr	r2, [r7, #24]
 8007e18:	4013      	ands	r3, r2
 8007e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	689a      	ldr	r2, [r3, #8]
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	005b      	lsls	r3, r3, #1
 8007e24:	fa02 f303 	lsl.w	r3, r2, r3
 8007e28:	69ba      	ldr	r2, [r7, #24]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	69ba      	ldr	r2, [r7, #24]
 8007e32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007e34:	683b      	ldr	r3, [r7, #0]
 8007e36:	685b      	ldr	r3, [r3, #4]
 8007e38:	f003 0303 	and.w	r3, r3, #3
 8007e3c:	2b02      	cmp	r3, #2
 8007e3e:	d123      	bne.n	8007e88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007e40:	69fb      	ldr	r3, [r7, #28]
 8007e42:	08da      	lsrs	r2, r3, #3
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	3208      	adds	r2, #8
 8007e48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	f003 0307 	and.w	r3, r3, #7
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	220f      	movs	r2, #15
 8007e58:	fa02 f303 	lsl.w	r3, r2, r3
 8007e5c:	43db      	mvns	r3, r3
 8007e5e:	69ba      	ldr	r2, [r7, #24]
 8007e60:	4013      	ands	r3, r2
 8007e62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	691a      	ldr	r2, [r3, #16]
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	f003 0307 	and.w	r3, r3, #7
 8007e6e:	009b      	lsls	r3, r3, #2
 8007e70:	fa02 f303 	lsl.w	r3, r2, r3
 8007e74:	69ba      	ldr	r2, [r7, #24]
 8007e76:	4313      	orrs	r3, r2
 8007e78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007e7a:	69fb      	ldr	r3, [r7, #28]
 8007e7c:	08da      	lsrs	r2, r3, #3
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	3208      	adds	r2, #8
 8007e82:	69b9      	ldr	r1, [r7, #24]
 8007e84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007e8e:	69fb      	ldr	r3, [r7, #28]
 8007e90:	005b      	lsls	r3, r3, #1
 8007e92:	2203      	movs	r2, #3
 8007e94:	fa02 f303 	lsl.w	r3, r2, r3
 8007e98:	43db      	mvns	r3, r3
 8007e9a:	69ba      	ldr	r2, [r7, #24]
 8007e9c:	4013      	ands	r3, r2
 8007e9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	685b      	ldr	r3, [r3, #4]
 8007ea4:	f003 0203 	and.w	r2, r3, #3
 8007ea8:	69fb      	ldr	r3, [r7, #28]
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	fa02 f303 	lsl.w	r3, r2, r3
 8007eb0:	69ba      	ldr	r2, [r7, #24]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	f000 80ae 	beq.w	8008026 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007eca:	2300      	movs	r3, #0
 8007ecc:	60fb      	str	r3, [r7, #12]
 8007ece:	4b5d      	ldr	r3, [pc, #372]	; (8008044 <HAL_GPIO_Init+0x300>)
 8007ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ed2:	4a5c      	ldr	r2, [pc, #368]	; (8008044 <HAL_GPIO_Init+0x300>)
 8007ed4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007ed8:	6453      	str	r3, [r2, #68]	; 0x44
 8007eda:	4b5a      	ldr	r3, [pc, #360]	; (8008044 <HAL_GPIO_Init+0x300>)
 8007edc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ede:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ee2:	60fb      	str	r3, [r7, #12]
 8007ee4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007ee6:	4a58      	ldr	r2, [pc, #352]	; (8008048 <HAL_GPIO_Init+0x304>)
 8007ee8:	69fb      	ldr	r3, [r7, #28]
 8007eea:	089b      	lsrs	r3, r3, #2
 8007eec:	3302      	adds	r3, #2
 8007eee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ef2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007ef4:	69fb      	ldr	r3, [r7, #28]
 8007ef6:	f003 0303 	and.w	r3, r3, #3
 8007efa:	009b      	lsls	r3, r3, #2
 8007efc:	220f      	movs	r2, #15
 8007efe:	fa02 f303 	lsl.w	r3, r2, r3
 8007f02:	43db      	mvns	r3, r3
 8007f04:	69ba      	ldr	r2, [r7, #24]
 8007f06:	4013      	ands	r3, r2
 8007f08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a4f      	ldr	r2, [pc, #316]	; (800804c <HAL_GPIO_Init+0x308>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d025      	beq.n	8007f5e <HAL_GPIO_Init+0x21a>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a4e      	ldr	r2, [pc, #312]	; (8008050 <HAL_GPIO_Init+0x30c>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d01f      	beq.n	8007f5a <HAL_GPIO_Init+0x216>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a4d      	ldr	r2, [pc, #308]	; (8008054 <HAL_GPIO_Init+0x310>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d019      	beq.n	8007f56 <HAL_GPIO_Init+0x212>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a4c      	ldr	r2, [pc, #304]	; (8008058 <HAL_GPIO_Init+0x314>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d013      	beq.n	8007f52 <HAL_GPIO_Init+0x20e>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a4b      	ldr	r2, [pc, #300]	; (800805c <HAL_GPIO_Init+0x318>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d00d      	beq.n	8007f4e <HAL_GPIO_Init+0x20a>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a4a      	ldr	r2, [pc, #296]	; (8008060 <HAL_GPIO_Init+0x31c>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d007      	beq.n	8007f4a <HAL_GPIO_Init+0x206>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a49      	ldr	r2, [pc, #292]	; (8008064 <HAL_GPIO_Init+0x320>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d101      	bne.n	8007f46 <HAL_GPIO_Init+0x202>
 8007f42:	2306      	movs	r3, #6
 8007f44:	e00c      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f46:	2307      	movs	r3, #7
 8007f48:	e00a      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f4a:	2305      	movs	r3, #5
 8007f4c:	e008      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f4e:	2304      	movs	r3, #4
 8007f50:	e006      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f52:	2303      	movs	r3, #3
 8007f54:	e004      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f56:	2302      	movs	r3, #2
 8007f58:	e002      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	e000      	b.n	8007f60 <HAL_GPIO_Init+0x21c>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	69fa      	ldr	r2, [r7, #28]
 8007f62:	f002 0203 	and.w	r2, r2, #3
 8007f66:	0092      	lsls	r2, r2, #2
 8007f68:	4093      	lsls	r3, r2
 8007f6a:	69ba      	ldr	r2, [r7, #24]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f70:	4935      	ldr	r1, [pc, #212]	; (8008048 <HAL_GPIO_Init+0x304>)
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	089b      	lsrs	r3, r3, #2
 8007f76:	3302      	adds	r3, #2
 8007f78:	69ba      	ldr	r2, [r7, #24]
 8007f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007f7e:	4b3a      	ldr	r3, [pc, #232]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007f80:	689b      	ldr	r3, [r3, #8]
 8007f82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007f84:	693b      	ldr	r3, [r7, #16]
 8007f86:	43db      	mvns	r3, r3
 8007f88:	69ba      	ldr	r2, [r7, #24]
 8007f8a:	4013      	ands	r3, r2
 8007f8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	685b      	ldr	r3, [r3, #4]
 8007f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d003      	beq.n	8007fa2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	4313      	orrs	r3, r2
 8007fa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007fa2:	4a31      	ldr	r2, [pc, #196]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007fa8:	4b2f      	ldr	r3, [pc, #188]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007faa:	68db      	ldr	r3, [r3, #12]
 8007fac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	43db      	mvns	r3, r3
 8007fb2:	69ba      	ldr	r2, [r7, #24]
 8007fb4:	4013      	ands	r3, r2
 8007fb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007fb8:	683b      	ldr	r3, [r7, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d003      	beq.n	8007fcc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8007fc4:	69ba      	ldr	r2, [r7, #24]
 8007fc6:	693b      	ldr	r3, [r7, #16]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007fcc:	4a26      	ldr	r2, [pc, #152]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007fd2:	4b25      	ldr	r3, [pc, #148]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007fd8:	693b      	ldr	r3, [r7, #16]
 8007fda:	43db      	mvns	r3, r3
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	4013      	ands	r3, r2
 8007fe0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d003      	beq.n	8007ff6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8007fee:	69ba      	ldr	r2, [r7, #24]
 8007ff0:	693b      	ldr	r3, [r7, #16]
 8007ff2:	4313      	orrs	r3, r2
 8007ff4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007ff6:	4a1c      	ldr	r2, [pc, #112]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007ff8:	69bb      	ldr	r3, [r7, #24]
 8007ffa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007ffc:	4b1a      	ldr	r3, [pc, #104]	; (8008068 <HAL_GPIO_Init+0x324>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008002:	693b      	ldr	r3, [r7, #16]
 8008004:	43db      	mvns	r3, r3
 8008006:	69ba      	ldr	r2, [r7, #24]
 8008008:	4013      	ands	r3, r2
 800800a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800800c:	683b      	ldr	r3, [r7, #0]
 800800e:	685b      	ldr	r3, [r3, #4]
 8008010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008014:	2b00      	cmp	r3, #0
 8008016:	d003      	beq.n	8008020 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008018:	69ba      	ldr	r2, [r7, #24]
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	4313      	orrs	r3, r2
 800801e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008020:	4a11      	ldr	r2, [pc, #68]	; (8008068 <HAL_GPIO_Init+0x324>)
 8008022:	69bb      	ldr	r3, [r7, #24]
 8008024:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008026:	69fb      	ldr	r3, [r7, #28]
 8008028:	3301      	adds	r3, #1
 800802a:	61fb      	str	r3, [r7, #28]
 800802c:	69fb      	ldr	r3, [r7, #28]
 800802e:	2b0f      	cmp	r3, #15
 8008030:	f67f ae96 	bls.w	8007d60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008034:	bf00      	nop
 8008036:	bf00      	nop
 8008038:	3724      	adds	r7, #36	; 0x24
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr
 8008042:	bf00      	nop
 8008044:	40023800 	.word	0x40023800
 8008048:	40013800 	.word	0x40013800
 800804c:	40020000 	.word	0x40020000
 8008050:	40020400 	.word	0x40020400
 8008054:	40020800 	.word	0x40020800
 8008058:	40020c00 	.word	0x40020c00
 800805c:	40021000 	.word	0x40021000
 8008060:	40021400 	.word	0x40021400
 8008064:	40021800 	.word	0x40021800
 8008068:	40013c00 	.word	0x40013c00

0800806c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800806c:	b480      	push	{r7}
 800806e:	b085      	sub	sp, #20
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
 8008074:	460b      	mov	r3, r1
 8008076:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	691a      	ldr	r2, [r3, #16]
 800807c:	887b      	ldrh	r3, [r7, #2]
 800807e:	4013      	ands	r3, r2
 8008080:	2b00      	cmp	r3, #0
 8008082:	d002      	beq.n	800808a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008084:	2301      	movs	r3, #1
 8008086:	73fb      	strb	r3, [r7, #15]
 8008088:	e001      	b.n	800808e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800808a:	2300      	movs	r3, #0
 800808c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800808e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008090:	4618      	mov	r0, r3
 8008092:	3714      	adds	r7, #20
 8008094:	46bd      	mov	sp, r7
 8008096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809a:	4770      	bx	lr

0800809c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	460b      	mov	r3, r1
 80080a6:	807b      	strh	r3, [r7, #2]
 80080a8:	4613      	mov	r3, r2
 80080aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80080ac:	787b      	ldrb	r3, [r7, #1]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d003      	beq.n	80080ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80080b2:	887a      	ldrh	r2, [r7, #2]
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80080b8:	e003      	b.n	80080c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80080ba:	887b      	ldrh	r3, [r7, #2]
 80080bc:	041a      	lsls	r2, r3, #16
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	619a      	str	r2, [r3, #24]
}
 80080c2:	bf00      	nop
 80080c4:	370c      	adds	r7, #12
 80080c6:	46bd      	mov	sp, r7
 80080c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080cc:	4770      	bx	lr

080080ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80080ce:	b480      	push	{r7}
 80080d0:	b085      	sub	sp, #20
 80080d2:	af00      	add	r7, sp, #0
 80080d4:	6078      	str	r0, [r7, #4]
 80080d6:	460b      	mov	r3, r1
 80080d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	695b      	ldr	r3, [r3, #20]
 80080de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80080e0:	887a      	ldrh	r2, [r7, #2]
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	4013      	ands	r3, r2
 80080e6:	041a      	lsls	r2, r3, #16
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	43d9      	mvns	r1, r3
 80080ec:	887b      	ldrh	r3, [r7, #2]
 80080ee:	400b      	ands	r3, r1
 80080f0:	431a      	orrs	r2, r3
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	619a      	str	r2, [r3, #24]
}
 80080f6:	bf00      	nop
 80080f8:	3714      	adds	r7, #20
 80080fa:	46bd      	mov	sp, r7
 80080fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008100:	4770      	bx	lr
	...

08008104 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8008104:	b580      	push	{r7, lr}
 8008106:	b082      	sub	sp, #8
 8008108:	af00      	add	r7, sp, #0
 800810a:	4603      	mov	r3, r0
 800810c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800810e:	4b08      	ldr	r3, [pc, #32]	; (8008130 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8008110:	695a      	ldr	r2, [r3, #20]
 8008112:	88fb      	ldrh	r3, [r7, #6]
 8008114:	4013      	ands	r3, r2
 8008116:	2b00      	cmp	r3, #0
 8008118:	d006      	beq.n	8008128 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800811a:	4a05      	ldr	r2, [pc, #20]	; (8008130 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800811c:	88fb      	ldrh	r3, [r7, #6]
 800811e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008120:	88fb      	ldrh	r3, [r7, #6]
 8008122:	4618      	mov	r0, r3
 8008124:	f7fd fa98 	bl	8005658 <HAL_GPIO_EXTI_Callback>
  }
}
 8008128:	bf00      	nop
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	40013c00 	.word	0x40013c00

08008134 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800813a:	2300      	movs	r3, #0
 800813c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800813e:	2300      	movs	r3, #0
 8008140:	603b      	str	r3, [r7, #0]
 8008142:	4b20      	ldr	r3, [pc, #128]	; (80081c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008146:	4a1f      	ldr	r2, [pc, #124]	; (80081c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008148:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800814c:	6413      	str	r3, [r2, #64]	; 0x40
 800814e:	4b1d      	ldr	r3, [pc, #116]	; (80081c4 <HAL_PWREx_EnableOverDrive+0x90>)
 8008150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008152:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008156:	603b      	str	r3, [r7, #0]
 8008158:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800815a:	4b1b      	ldr	r3, [pc, #108]	; (80081c8 <HAL_PWREx_EnableOverDrive+0x94>)
 800815c:	2201      	movs	r2, #1
 800815e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008160:	f7fe f8f6 	bl	8006350 <HAL_GetTick>
 8008164:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008166:	e009      	b.n	800817c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008168:	f7fe f8f2 	bl	8006350 <HAL_GetTick>
 800816c:	4602      	mov	r2, r0
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	1ad3      	subs	r3, r2, r3
 8008172:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008176:	d901      	bls.n	800817c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e01f      	b.n	80081bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800817c:	4b13      	ldr	r3, [pc, #76]	; (80081cc <HAL_PWREx_EnableOverDrive+0x98>)
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008188:	d1ee      	bne.n	8008168 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800818a:	4b11      	ldr	r3, [pc, #68]	; (80081d0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800818c:	2201      	movs	r2, #1
 800818e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008190:	f7fe f8de 	bl	8006350 <HAL_GetTick>
 8008194:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008196:	e009      	b.n	80081ac <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008198:	f7fe f8da 	bl	8006350 <HAL_GetTick>
 800819c:	4602      	mov	r2, r0
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	1ad3      	subs	r3, r2, r3
 80081a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80081a6:	d901      	bls.n	80081ac <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e007      	b.n	80081bc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80081ac:	4b07      	ldr	r3, [pc, #28]	; (80081cc <HAL_PWREx_EnableOverDrive+0x98>)
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80081b8:	d1ee      	bne.n	8008198 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80081ba:	2300      	movs	r3, #0
}
 80081bc:	4618      	mov	r0, r3
 80081be:	3708      	adds	r7, #8
 80081c0:	46bd      	mov	sp, r7
 80081c2:	bd80      	pop	{r7, pc}
 80081c4:	40023800 	.word	0x40023800
 80081c8:	420e0040 	.word	0x420e0040
 80081cc:	40007000 	.word	0x40007000
 80081d0:	420e0044 	.word	0x420e0044

080081d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
 80081dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d101      	bne.n	80081e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	e0cc      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80081e8:	4b68      	ldr	r3, [pc, #416]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f003 030f 	and.w	r3, r3, #15
 80081f0:	683a      	ldr	r2, [r7, #0]
 80081f2:	429a      	cmp	r2, r3
 80081f4:	d90c      	bls.n	8008210 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081f6:	4b65      	ldr	r3, [pc, #404]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	b2d2      	uxtb	r2, r2
 80081fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80081fe:	4b63      	ldr	r3, [pc, #396]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 030f 	and.w	r3, r3, #15
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	429a      	cmp	r2, r3
 800820a:	d001      	beq.n	8008210 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	e0b8      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 0302 	and.w	r3, r3, #2
 8008218:	2b00      	cmp	r3, #0
 800821a:	d020      	beq.n	800825e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f003 0304 	and.w	r3, r3, #4
 8008224:	2b00      	cmp	r3, #0
 8008226:	d005      	beq.n	8008234 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008228:	4b59      	ldr	r3, [pc, #356]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	4a58      	ldr	r2, [pc, #352]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 800822e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008232:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0308 	and.w	r3, r3, #8
 800823c:	2b00      	cmp	r3, #0
 800823e:	d005      	beq.n	800824c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008240:	4b53      	ldr	r3, [pc, #332]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008242:	689b      	ldr	r3, [r3, #8]
 8008244:	4a52      	ldr	r2, [pc, #328]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008246:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800824a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800824c:	4b50      	ldr	r3, [pc, #320]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	494d      	ldr	r1, [pc, #308]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 800825a:	4313      	orrs	r3, r2
 800825c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f003 0301 	and.w	r3, r3, #1
 8008266:	2b00      	cmp	r3, #0
 8008268:	d044      	beq.n	80082f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	685b      	ldr	r3, [r3, #4]
 800826e:	2b01      	cmp	r3, #1
 8008270:	d107      	bne.n	8008282 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008272:	4b47      	ldr	r3, [pc, #284]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800827a:	2b00      	cmp	r3, #0
 800827c:	d119      	bne.n	80082b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800827e:	2301      	movs	r3, #1
 8008280:	e07f      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	685b      	ldr	r3, [r3, #4]
 8008286:	2b02      	cmp	r3, #2
 8008288:	d003      	beq.n	8008292 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800828e:	2b03      	cmp	r3, #3
 8008290:	d107      	bne.n	80082a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008292:	4b3f      	ldr	r3, [pc, #252]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800829a:	2b00      	cmp	r3, #0
 800829c:	d109      	bne.n	80082b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800829e:	2301      	movs	r3, #1
 80082a0:	e06f      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082a2:	4b3b      	ldr	r3, [pc, #236]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 0302 	and.w	r3, r3, #2
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d101      	bne.n	80082b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	e067      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80082b2:	4b37      	ldr	r3, [pc, #220]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	f023 0203 	bic.w	r2, r3, #3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	4934      	ldr	r1, [pc, #208]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 80082c0:	4313      	orrs	r3, r2
 80082c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082c4:	f7fe f844 	bl	8006350 <HAL_GetTick>
 80082c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082ca:	e00a      	b.n	80082e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082cc:	f7fe f840 	bl	8006350 <HAL_GetTick>
 80082d0:	4602      	mov	r2, r0
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	1ad3      	subs	r3, r2, r3
 80082d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80082da:	4293      	cmp	r3, r2
 80082dc:	d901      	bls.n	80082e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e04f      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082e2:	4b2b      	ldr	r3, [pc, #172]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	f003 020c 	and.w	r2, r3, #12
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	009b      	lsls	r3, r3, #2
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d1eb      	bne.n	80082cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80082f4:	4b25      	ldr	r3, [pc, #148]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f003 030f 	and.w	r3, r3, #15
 80082fc:	683a      	ldr	r2, [r7, #0]
 80082fe:	429a      	cmp	r2, r3
 8008300:	d20c      	bcs.n	800831c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008302:	4b22      	ldr	r3, [pc, #136]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 8008304:	683a      	ldr	r2, [r7, #0]
 8008306:	b2d2      	uxtb	r2, r2
 8008308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800830a:	4b20      	ldr	r3, [pc, #128]	; (800838c <HAL_RCC_ClockConfig+0x1b8>)
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f003 030f 	and.w	r3, r3, #15
 8008312:	683a      	ldr	r2, [r7, #0]
 8008314:	429a      	cmp	r2, r3
 8008316:	d001      	beq.n	800831c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	e032      	b.n	8008382 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	f003 0304 	and.w	r3, r3, #4
 8008324:	2b00      	cmp	r3, #0
 8008326:	d008      	beq.n	800833a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008328:	4b19      	ldr	r3, [pc, #100]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	68db      	ldr	r3, [r3, #12]
 8008334:	4916      	ldr	r1, [pc, #88]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008336:	4313      	orrs	r3, r2
 8008338:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	f003 0308 	and.w	r3, r3, #8
 8008342:	2b00      	cmp	r3, #0
 8008344:	d009      	beq.n	800835a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008346:	4b12      	ldr	r3, [pc, #72]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	691b      	ldr	r3, [r3, #16]
 8008352:	00db      	lsls	r3, r3, #3
 8008354:	490e      	ldr	r1, [pc, #56]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008356:	4313      	orrs	r3, r2
 8008358:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800835a:	f000 f855 	bl	8008408 <HAL_RCC_GetSysClockFreq>
 800835e:	4602      	mov	r2, r0
 8008360:	4b0b      	ldr	r3, [pc, #44]	; (8008390 <HAL_RCC_ClockConfig+0x1bc>)
 8008362:	689b      	ldr	r3, [r3, #8]
 8008364:	091b      	lsrs	r3, r3, #4
 8008366:	f003 030f 	and.w	r3, r3, #15
 800836a:	490a      	ldr	r1, [pc, #40]	; (8008394 <HAL_RCC_ClockConfig+0x1c0>)
 800836c:	5ccb      	ldrb	r3, [r1, r3]
 800836e:	fa22 f303 	lsr.w	r3, r2, r3
 8008372:	4a09      	ldr	r2, [pc, #36]	; (8008398 <HAL_RCC_ClockConfig+0x1c4>)
 8008374:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008376:	4b09      	ldr	r3, [pc, #36]	; (800839c <HAL_RCC_ClockConfig+0x1c8>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	4618      	mov	r0, r3
 800837c:	f7fd ffa4 	bl	80062c8 <HAL_InitTick>

  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3710      	adds	r7, #16
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	40023c00 	.word	0x40023c00
 8008390:	40023800 	.word	0x40023800
 8008394:	080100f8 	.word	0x080100f8
 8008398:	2000009c 	.word	0x2000009c
 800839c:	200000a0 	.word	0x200000a0

080083a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80083a0:	b480      	push	{r7}
 80083a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80083a4:	4b03      	ldr	r3, [pc, #12]	; (80083b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80083a6:	681b      	ldr	r3, [r3, #0]
}
 80083a8:	4618      	mov	r0, r3
 80083aa:	46bd      	mov	sp, r7
 80083ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b0:	4770      	bx	lr
 80083b2:	bf00      	nop
 80083b4:	2000009c 	.word	0x2000009c

080083b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80083bc:	f7ff fff0 	bl	80083a0 <HAL_RCC_GetHCLKFreq>
 80083c0:	4602      	mov	r2, r0
 80083c2:	4b05      	ldr	r3, [pc, #20]	; (80083d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80083c4:	689b      	ldr	r3, [r3, #8]
 80083c6:	0a9b      	lsrs	r3, r3, #10
 80083c8:	f003 0307 	and.w	r3, r3, #7
 80083cc:	4903      	ldr	r1, [pc, #12]	; (80083dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80083ce:	5ccb      	ldrb	r3, [r1, r3]
 80083d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083d4:	4618      	mov	r0, r3
 80083d6:	bd80      	pop	{r7, pc}
 80083d8:	40023800 	.word	0x40023800
 80083dc:	08010108 	.word	0x08010108

080083e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80083e0:	b580      	push	{r7, lr}
 80083e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80083e4:	f7ff ffdc 	bl	80083a0 <HAL_RCC_GetHCLKFreq>
 80083e8:	4602      	mov	r2, r0
 80083ea:	4b05      	ldr	r3, [pc, #20]	; (8008400 <HAL_RCC_GetPCLK2Freq+0x20>)
 80083ec:	689b      	ldr	r3, [r3, #8]
 80083ee:	0b5b      	lsrs	r3, r3, #13
 80083f0:	f003 0307 	and.w	r3, r3, #7
 80083f4:	4903      	ldr	r1, [pc, #12]	; (8008404 <HAL_RCC_GetPCLK2Freq+0x24>)
 80083f6:	5ccb      	ldrb	r3, [r1, r3]
 80083f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	bd80      	pop	{r7, pc}
 8008400:	40023800 	.word	0x40023800
 8008404:	08010108 	.word	0x08010108

08008408 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800840c:	b0ae      	sub	sp, #184	; 0xb8
 800840e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008410:	2300      	movs	r3, #0
 8008412:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800841c:	2300      	movs	r3, #0
 800841e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800842e:	4bcb      	ldr	r3, [pc, #812]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	f003 030c 	and.w	r3, r3, #12
 8008436:	2b0c      	cmp	r3, #12
 8008438:	f200 8206 	bhi.w	8008848 <HAL_RCC_GetSysClockFreq+0x440>
 800843c:	a201      	add	r2, pc, #4	; (adr r2, 8008444 <HAL_RCC_GetSysClockFreq+0x3c>)
 800843e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008442:	bf00      	nop
 8008444:	08008479 	.word	0x08008479
 8008448:	08008849 	.word	0x08008849
 800844c:	08008849 	.word	0x08008849
 8008450:	08008849 	.word	0x08008849
 8008454:	08008481 	.word	0x08008481
 8008458:	08008849 	.word	0x08008849
 800845c:	08008849 	.word	0x08008849
 8008460:	08008849 	.word	0x08008849
 8008464:	08008489 	.word	0x08008489
 8008468:	08008849 	.word	0x08008849
 800846c:	08008849 	.word	0x08008849
 8008470:	08008849 	.word	0x08008849
 8008474:	08008679 	.word	0x08008679
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008478:	4bb9      	ldr	r3, [pc, #740]	; (8008760 <HAL_RCC_GetSysClockFreq+0x358>)
 800847a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800847e:	e1e7      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008480:	4bb8      	ldr	r3, [pc, #736]	; (8008764 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008482:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008486:	e1e3      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008488:	4bb4      	ldr	r3, [pc, #720]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008490:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008494:	4bb1      	ldr	r3, [pc, #708]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008496:	685b      	ldr	r3, [r3, #4]
 8008498:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800849c:	2b00      	cmp	r3, #0
 800849e:	d071      	beq.n	8008584 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80084a0:	4bae      	ldr	r3, [pc, #696]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	099b      	lsrs	r3, r3, #6
 80084a6:	2200      	movs	r2, #0
 80084a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80084ac:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80084b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80084b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084b8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80084bc:	2300      	movs	r3, #0
 80084be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80084c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80084c6:	4622      	mov	r2, r4
 80084c8:	462b      	mov	r3, r5
 80084ca:	f04f 0000 	mov.w	r0, #0
 80084ce:	f04f 0100 	mov.w	r1, #0
 80084d2:	0159      	lsls	r1, r3, #5
 80084d4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084d8:	0150      	lsls	r0, r2, #5
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	4621      	mov	r1, r4
 80084e0:	1a51      	subs	r1, r2, r1
 80084e2:	6439      	str	r1, [r7, #64]	; 0x40
 80084e4:	4629      	mov	r1, r5
 80084e6:	eb63 0301 	sbc.w	r3, r3, r1
 80084ea:	647b      	str	r3, [r7, #68]	; 0x44
 80084ec:	f04f 0200 	mov.w	r2, #0
 80084f0:	f04f 0300 	mov.w	r3, #0
 80084f4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80084f8:	4649      	mov	r1, r9
 80084fa:	018b      	lsls	r3, r1, #6
 80084fc:	4641      	mov	r1, r8
 80084fe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008502:	4641      	mov	r1, r8
 8008504:	018a      	lsls	r2, r1, #6
 8008506:	4641      	mov	r1, r8
 8008508:	1a51      	subs	r1, r2, r1
 800850a:	63b9      	str	r1, [r7, #56]	; 0x38
 800850c:	4649      	mov	r1, r9
 800850e:	eb63 0301 	sbc.w	r3, r3, r1
 8008512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	f04f 0300 	mov.w	r3, #0
 800851c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8008520:	4649      	mov	r1, r9
 8008522:	00cb      	lsls	r3, r1, #3
 8008524:	4641      	mov	r1, r8
 8008526:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800852a:	4641      	mov	r1, r8
 800852c:	00ca      	lsls	r2, r1, #3
 800852e:	4610      	mov	r0, r2
 8008530:	4619      	mov	r1, r3
 8008532:	4603      	mov	r3, r0
 8008534:	4622      	mov	r2, r4
 8008536:	189b      	adds	r3, r3, r2
 8008538:	633b      	str	r3, [r7, #48]	; 0x30
 800853a:	462b      	mov	r3, r5
 800853c:	460a      	mov	r2, r1
 800853e:	eb42 0303 	adc.w	r3, r2, r3
 8008542:	637b      	str	r3, [r7, #52]	; 0x34
 8008544:	f04f 0200 	mov.w	r2, #0
 8008548:	f04f 0300 	mov.w	r3, #0
 800854c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008550:	4629      	mov	r1, r5
 8008552:	024b      	lsls	r3, r1, #9
 8008554:	4621      	mov	r1, r4
 8008556:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800855a:	4621      	mov	r1, r4
 800855c:	024a      	lsls	r2, r1, #9
 800855e:	4610      	mov	r0, r2
 8008560:	4619      	mov	r1, r3
 8008562:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008566:	2200      	movs	r2, #0
 8008568:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800856c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008570:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8008574:	f7f8 fb88 	bl	8000c88 <__aeabi_uldivmod>
 8008578:	4602      	mov	r2, r0
 800857a:	460b      	mov	r3, r1
 800857c:	4613      	mov	r3, r2
 800857e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008582:	e067      	b.n	8008654 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008584:	4b75      	ldr	r3, [pc, #468]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008586:	685b      	ldr	r3, [r3, #4]
 8008588:	099b      	lsrs	r3, r3, #6
 800858a:	2200      	movs	r2, #0
 800858c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008590:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8008594:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8008598:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800859c:	67bb      	str	r3, [r7, #120]	; 0x78
 800859e:	2300      	movs	r3, #0
 80085a0:	67fb      	str	r3, [r7, #124]	; 0x7c
 80085a2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80085a6:	4622      	mov	r2, r4
 80085a8:	462b      	mov	r3, r5
 80085aa:	f04f 0000 	mov.w	r0, #0
 80085ae:	f04f 0100 	mov.w	r1, #0
 80085b2:	0159      	lsls	r1, r3, #5
 80085b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80085b8:	0150      	lsls	r0, r2, #5
 80085ba:	4602      	mov	r2, r0
 80085bc:	460b      	mov	r3, r1
 80085be:	4621      	mov	r1, r4
 80085c0:	1a51      	subs	r1, r2, r1
 80085c2:	62b9      	str	r1, [r7, #40]	; 0x28
 80085c4:	4629      	mov	r1, r5
 80085c6:	eb63 0301 	sbc.w	r3, r3, r1
 80085ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80085cc:	f04f 0200 	mov.w	r2, #0
 80085d0:	f04f 0300 	mov.w	r3, #0
 80085d4:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 80085d8:	4649      	mov	r1, r9
 80085da:	018b      	lsls	r3, r1, #6
 80085dc:	4641      	mov	r1, r8
 80085de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80085e2:	4641      	mov	r1, r8
 80085e4:	018a      	lsls	r2, r1, #6
 80085e6:	4641      	mov	r1, r8
 80085e8:	ebb2 0a01 	subs.w	sl, r2, r1
 80085ec:	4649      	mov	r1, r9
 80085ee:	eb63 0b01 	sbc.w	fp, r3, r1
 80085f2:	f04f 0200 	mov.w	r2, #0
 80085f6:	f04f 0300 	mov.w	r3, #0
 80085fa:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80085fe:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008602:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008606:	4692      	mov	sl, r2
 8008608:	469b      	mov	fp, r3
 800860a:	4623      	mov	r3, r4
 800860c:	eb1a 0303 	adds.w	r3, sl, r3
 8008610:	623b      	str	r3, [r7, #32]
 8008612:	462b      	mov	r3, r5
 8008614:	eb4b 0303 	adc.w	r3, fp, r3
 8008618:	627b      	str	r3, [r7, #36]	; 0x24
 800861a:	f04f 0200 	mov.w	r2, #0
 800861e:	f04f 0300 	mov.w	r3, #0
 8008622:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8008626:	4629      	mov	r1, r5
 8008628:	028b      	lsls	r3, r1, #10
 800862a:	4621      	mov	r1, r4
 800862c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008630:	4621      	mov	r1, r4
 8008632:	028a      	lsls	r2, r1, #10
 8008634:	4610      	mov	r0, r2
 8008636:	4619      	mov	r1, r3
 8008638:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800863c:	2200      	movs	r2, #0
 800863e:	673b      	str	r3, [r7, #112]	; 0x70
 8008640:	677a      	str	r2, [r7, #116]	; 0x74
 8008642:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8008646:	f7f8 fb1f 	bl	8000c88 <__aeabi_uldivmod>
 800864a:	4602      	mov	r2, r0
 800864c:	460b      	mov	r3, r1
 800864e:	4613      	mov	r3, r2
 8008650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008654:	4b41      	ldr	r3, [pc, #260]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008656:	685b      	ldr	r3, [r3, #4]
 8008658:	0c1b      	lsrs	r3, r3, #16
 800865a:	f003 0303 	and.w	r3, r3, #3
 800865e:	3301      	adds	r3, #1
 8008660:	005b      	lsls	r3, r3, #1
 8008662:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8008666:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800866a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800866e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008672:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008676:	e0eb      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008678:	4b38      	ldr	r3, [pc, #224]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008680:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008684:	4b35      	ldr	r3, [pc, #212]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d06b      	beq.n	8008768 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008690:	4b32      	ldr	r3, [pc, #200]	; (800875c <HAL_RCC_GetSysClockFreq+0x354>)
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	099b      	lsrs	r3, r3, #6
 8008696:	2200      	movs	r2, #0
 8008698:	66bb      	str	r3, [r7, #104]	; 0x68
 800869a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800869c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800869e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80086a2:	663b      	str	r3, [r7, #96]	; 0x60
 80086a4:	2300      	movs	r3, #0
 80086a6:	667b      	str	r3, [r7, #100]	; 0x64
 80086a8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80086ac:	4622      	mov	r2, r4
 80086ae:	462b      	mov	r3, r5
 80086b0:	f04f 0000 	mov.w	r0, #0
 80086b4:	f04f 0100 	mov.w	r1, #0
 80086b8:	0159      	lsls	r1, r3, #5
 80086ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086be:	0150      	lsls	r0, r2, #5
 80086c0:	4602      	mov	r2, r0
 80086c2:	460b      	mov	r3, r1
 80086c4:	4621      	mov	r1, r4
 80086c6:	1a51      	subs	r1, r2, r1
 80086c8:	61b9      	str	r1, [r7, #24]
 80086ca:	4629      	mov	r1, r5
 80086cc:	eb63 0301 	sbc.w	r3, r3, r1
 80086d0:	61fb      	str	r3, [r7, #28]
 80086d2:	f04f 0200 	mov.w	r2, #0
 80086d6:	f04f 0300 	mov.w	r3, #0
 80086da:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80086de:	4659      	mov	r1, fp
 80086e0:	018b      	lsls	r3, r1, #6
 80086e2:	4651      	mov	r1, sl
 80086e4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80086e8:	4651      	mov	r1, sl
 80086ea:	018a      	lsls	r2, r1, #6
 80086ec:	4651      	mov	r1, sl
 80086ee:	ebb2 0801 	subs.w	r8, r2, r1
 80086f2:	4659      	mov	r1, fp
 80086f4:	eb63 0901 	sbc.w	r9, r3, r1
 80086f8:	f04f 0200 	mov.w	r2, #0
 80086fc:	f04f 0300 	mov.w	r3, #0
 8008700:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008704:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008708:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800870c:	4690      	mov	r8, r2
 800870e:	4699      	mov	r9, r3
 8008710:	4623      	mov	r3, r4
 8008712:	eb18 0303 	adds.w	r3, r8, r3
 8008716:	613b      	str	r3, [r7, #16]
 8008718:	462b      	mov	r3, r5
 800871a:	eb49 0303 	adc.w	r3, r9, r3
 800871e:	617b      	str	r3, [r7, #20]
 8008720:	f04f 0200 	mov.w	r2, #0
 8008724:	f04f 0300 	mov.w	r3, #0
 8008728:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800872c:	4629      	mov	r1, r5
 800872e:	024b      	lsls	r3, r1, #9
 8008730:	4621      	mov	r1, r4
 8008732:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008736:	4621      	mov	r1, r4
 8008738:	024a      	lsls	r2, r1, #9
 800873a:	4610      	mov	r0, r2
 800873c:	4619      	mov	r1, r3
 800873e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008742:	2200      	movs	r2, #0
 8008744:	65bb      	str	r3, [r7, #88]	; 0x58
 8008746:	65fa      	str	r2, [r7, #92]	; 0x5c
 8008748:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800874c:	f7f8 fa9c 	bl	8000c88 <__aeabi_uldivmod>
 8008750:	4602      	mov	r2, r0
 8008752:	460b      	mov	r3, r1
 8008754:	4613      	mov	r3, r2
 8008756:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800875a:	e065      	b.n	8008828 <HAL_RCC_GetSysClockFreq+0x420>
 800875c:	40023800 	.word	0x40023800
 8008760:	00f42400 	.word	0x00f42400
 8008764:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008768:	4b3d      	ldr	r3, [pc, #244]	; (8008860 <HAL_RCC_GetSysClockFreq+0x458>)
 800876a:	685b      	ldr	r3, [r3, #4]
 800876c:	099b      	lsrs	r3, r3, #6
 800876e:	2200      	movs	r2, #0
 8008770:	4618      	mov	r0, r3
 8008772:	4611      	mov	r1, r2
 8008774:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008778:	653b      	str	r3, [r7, #80]	; 0x50
 800877a:	2300      	movs	r3, #0
 800877c:	657b      	str	r3, [r7, #84]	; 0x54
 800877e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8008782:	4642      	mov	r2, r8
 8008784:	464b      	mov	r3, r9
 8008786:	f04f 0000 	mov.w	r0, #0
 800878a:	f04f 0100 	mov.w	r1, #0
 800878e:	0159      	lsls	r1, r3, #5
 8008790:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008794:	0150      	lsls	r0, r2, #5
 8008796:	4602      	mov	r2, r0
 8008798:	460b      	mov	r3, r1
 800879a:	4641      	mov	r1, r8
 800879c:	1a51      	subs	r1, r2, r1
 800879e:	60b9      	str	r1, [r7, #8]
 80087a0:	4649      	mov	r1, r9
 80087a2:	eb63 0301 	sbc.w	r3, r3, r1
 80087a6:	60fb      	str	r3, [r7, #12]
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	f04f 0300 	mov.w	r3, #0
 80087b0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80087b4:	4659      	mov	r1, fp
 80087b6:	018b      	lsls	r3, r1, #6
 80087b8:	4651      	mov	r1, sl
 80087ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80087be:	4651      	mov	r1, sl
 80087c0:	018a      	lsls	r2, r1, #6
 80087c2:	4651      	mov	r1, sl
 80087c4:	1a54      	subs	r4, r2, r1
 80087c6:	4659      	mov	r1, fp
 80087c8:	eb63 0501 	sbc.w	r5, r3, r1
 80087cc:	f04f 0200 	mov.w	r2, #0
 80087d0:	f04f 0300 	mov.w	r3, #0
 80087d4:	00eb      	lsls	r3, r5, #3
 80087d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087da:	00e2      	lsls	r2, r4, #3
 80087dc:	4614      	mov	r4, r2
 80087de:	461d      	mov	r5, r3
 80087e0:	4643      	mov	r3, r8
 80087e2:	18e3      	adds	r3, r4, r3
 80087e4:	603b      	str	r3, [r7, #0]
 80087e6:	464b      	mov	r3, r9
 80087e8:	eb45 0303 	adc.w	r3, r5, r3
 80087ec:	607b      	str	r3, [r7, #4]
 80087ee:	f04f 0200 	mov.w	r2, #0
 80087f2:	f04f 0300 	mov.w	r3, #0
 80087f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087fa:	4629      	mov	r1, r5
 80087fc:	028b      	lsls	r3, r1, #10
 80087fe:	4621      	mov	r1, r4
 8008800:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008804:	4621      	mov	r1, r4
 8008806:	028a      	lsls	r2, r1, #10
 8008808:	4610      	mov	r0, r2
 800880a:	4619      	mov	r1, r3
 800880c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008810:	2200      	movs	r2, #0
 8008812:	64bb      	str	r3, [r7, #72]	; 0x48
 8008814:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008816:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800881a:	f7f8 fa35 	bl	8000c88 <__aeabi_uldivmod>
 800881e:	4602      	mov	r2, r0
 8008820:	460b      	mov	r3, r1
 8008822:	4613      	mov	r3, r2
 8008824:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008828:	4b0d      	ldr	r3, [pc, #52]	; (8008860 <HAL_RCC_GetSysClockFreq+0x458>)
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	0f1b      	lsrs	r3, r3, #28
 800882e:	f003 0307 	and.w	r3, r3, #7
 8008832:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8008836:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800883a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800883e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008842:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008846:	e003      	b.n	8008850 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008848:	4b06      	ldr	r3, [pc, #24]	; (8008864 <HAL_RCC_GetSysClockFreq+0x45c>)
 800884a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800884e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008850:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8008854:	4618      	mov	r0, r3
 8008856:	37b8      	adds	r7, #184	; 0xb8
 8008858:	46bd      	mov	sp, r7
 800885a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800885e:	bf00      	nop
 8008860:	40023800 	.word	0x40023800
 8008864:	00f42400 	.word	0x00f42400

08008868 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d101      	bne.n	800887a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008876:	2301      	movs	r3, #1
 8008878:	e28d      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f003 0301 	and.w	r3, r3, #1
 8008882:	2b00      	cmp	r3, #0
 8008884:	f000 8083 	beq.w	800898e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8008888:	4b94      	ldr	r3, [pc, #592]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	f003 030c 	and.w	r3, r3, #12
 8008890:	2b04      	cmp	r3, #4
 8008892:	d019      	beq.n	80088c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8008894:	4b91      	ldr	r3, [pc, #580]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800889c:	2b08      	cmp	r3, #8
 800889e:	d106      	bne.n	80088ae <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80088a0:	4b8e      	ldr	r3, [pc, #568]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088ac:	d00c      	beq.n	80088c8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088ae:	4b8b      	ldr	r3, [pc, #556]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80088b6:	2b0c      	cmp	r3, #12
 80088b8:	d112      	bne.n	80088e0 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088ba:	4b88      	ldr	r3, [pc, #544]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80088c6:	d10b      	bne.n	80088e0 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088c8:	4b84      	ldr	r3, [pc, #528]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d05b      	beq.n	800898c <HAL_RCC_OscConfig+0x124>
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d157      	bne.n	800898c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e25a      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80088e8:	d106      	bne.n	80088f8 <HAL_RCC_OscConfig+0x90>
 80088ea:	4b7c      	ldr	r3, [pc, #496]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4a7b      	ldr	r2, [pc, #492]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80088f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80088f4:	6013      	str	r3, [r2, #0]
 80088f6:	e01d      	b.n	8008934 <HAL_RCC_OscConfig+0xcc>
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	685b      	ldr	r3, [r3, #4]
 80088fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008900:	d10c      	bne.n	800891c <HAL_RCC_OscConfig+0xb4>
 8008902:	4b76      	ldr	r3, [pc, #472]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	4a75      	ldr	r2, [pc, #468]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008908:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800890c:	6013      	str	r3, [r2, #0]
 800890e:	4b73      	ldr	r3, [pc, #460]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a72      	ldr	r2, [pc, #456]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008914:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008918:	6013      	str	r3, [r2, #0]
 800891a:	e00b      	b.n	8008934 <HAL_RCC_OscConfig+0xcc>
 800891c:	4b6f      	ldr	r3, [pc, #444]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4a6e      	ldr	r2, [pc, #440]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008922:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008926:	6013      	str	r3, [r2, #0]
 8008928:	4b6c      	ldr	r3, [pc, #432]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a6b      	ldr	r2, [pc, #428]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 800892e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008932:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d013      	beq.n	8008964 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800893c:	f7fd fd08 	bl	8006350 <HAL_GetTick>
 8008940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008942:	e008      	b.n	8008956 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008944:	f7fd fd04 	bl	8006350 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	2b64      	cmp	r3, #100	; 0x64
 8008950:	d901      	bls.n	8008956 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8008952:	2303      	movs	r3, #3
 8008954:	e21f      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008956:	4b61      	ldr	r3, [pc, #388]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800895e:	2b00      	cmp	r3, #0
 8008960:	d0f0      	beq.n	8008944 <HAL_RCC_OscConfig+0xdc>
 8008962:	e014      	b.n	800898e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008964:	f7fd fcf4 	bl	8006350 <HAL_GetTick>
 8008968:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800896a:	e008      	b.n	800897e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800896c:	f7fd fcf0 	bl	8006350 <HAL_GetTick>
 8008970:	4602      	mov	r2, r0
 8008972:	693b      	ldr	r3, [r7, #16]
 8008974:	1ad3      	subs	r3, r2, r3
 8008976:	2b64      	cmp	r3, #100	; 0x64
 8008978:	d901      	bls.n	800897e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800897a:	2303      	movs	r3, #3
 800897c:	e20b      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800897e:	4b57      	ldr	r3, [pc, #348]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008986:	2b00      	cmp	r3, #0
 8008988:	d1f0      	bne.n	800896c <HAL_RCC_OscConfig+0x104>
 800898a:	e000      	b.n	800898e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800898c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b00      	cmp	r3, #0
 8008998:	d06f      	beq.n	8008a7a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800899a:	4b50      	ldr	r3, [pc, #320]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	f003 030c 	and.w	r3, r3, #12
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d017      	beq.n	80089d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089a6:	4b4d      	ldr	r3, [pc, #308]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80089ae:	2b08      	cmp	r3, #8
 80089b0:	d105      	bne.n	80089be <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089b2:	4b4a      	ldr	r3, [pc, #296]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d00b      	beq.n	80089d6 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089be:	4b47      	ldr	r3, [pc, #284]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80089c6:	2b0c      	cmp	r3, #12
 80089c8:	d11c      	bne.n	8008a04 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089ca:	4b44      	ldr	r3, [pc, #272]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d116      	bne.n	8008a04 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089d6:	4b41      	ldr	r3, [pc, #260]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d005      	beq.n	80089ee <HAL_RCC_OscConfig+0x186>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d001      	beq.n	80089ee <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80089ea:	2301      	movs	r3, #1
 80089ec:	e1d3      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089ee:	4b3b      	ldr	r3, [pc, #236]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	691b      	ldr	r3, [r3, #16]
 80089fa:	00db      	lsls	r3, r3, #3
 80089fc:	4937      	ldr	r1, [pc, #220]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 80089fe:	4313      	orrs	r3, r2
 8008a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a02:	e03a      	b.n	8008a7a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	68db      	ldr	r3, [r3, #12]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d020      	beq.n	8008a4e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a0c:	4b34      	ldr	r3, [pc, #208]	; (8008ae0 <HAL_RCC_OscConfig+0x278>)
 8008a0e:	2201      	movs	r2, #1
 8008a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a12:	f7fd fc9d 	bl	8006350 <HAL_GetTick>
 8008a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a18:	e008      	b.n	8008a2c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a1a:	f7fd fc99 	bl	8006350 <HAL_GetTick>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	1ad3      	subs	r3, r2, r3
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d901      	bls.n	8008a2c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008a28:	2303      	movs	r3, #3
 8008a2a:	e1b4      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a2c:	4b2b      	ldr	r3, [pc, #172]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 0302 	and.w	r3, r3, #2
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d0f0      	beq.n	8008a1a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a38:	4b28      	ldr	r3, [pc, #160]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691b      	ldr	r3, [r3, #16]
 8008a44:	00db      	lsls	r3, r3, #3
 8008a46:	4925      	ldr	r1, [pc, #148]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	600b      	str	r3, [r1, #0]
 8008a4c:	e015      	b.n	8008a7a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a4e:	4b24      	ldr	r3, [pc, #144]	; (8008ae0 <HAL_RCC_OscConfig+0x278>)
 8008a50:	2200      	movs	r2, #0
 8008a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a54:	f7fd fc7c 	bl	8006350 <HAL_GetTick>
 8008a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a5a:	e008      	b.n	8008a6e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008a5c:	f7fd fc78 	bl	8006350 <HAL_GetTick>
 8008a60:	4602      	mov	r2, r0
 8008a62:	693b      	ldr	r3, [r7, #16]
 8008a64:	1ad3      	subs	r3, r2, r3
 8008a66:	2b02      	cmp	r3, #2
 8008a68:	d901      	bls.n	8008a6e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8008a6a:	2303      	movs	r3, #3
 8008a6c:	e193      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a6e:	4b1b      	ldr	r3, [pc, #108]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f003 0302 	and.w	r3, r3, #2
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d1f0      	bne.n	8008a5c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f003 0308 	and.w	r3, r3, #8
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d036      	beq.n	8008af4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d016      	beq.n	8008abc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a8e:	4b15      	ldr	r3, [pc, #84]	; (8008ae4 <HAL_RCC_OscConfig+0x27c>)
 8008a90:	2201      	movs	r2, #1
 8008a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a94:	f7fd fc5c 	bl	8006350 <HAL_GetTick>
 8008a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a9a:	e008      	b.n	8008aae <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008a9c:	f7fd fc58 	bl	8006350 <HAL_GetTick>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	693b      	ldr	r3, [r7, #16]
 8008aa4:	1ad3      	subs	r3, r2, r3
 8008aa6:	2b02      	cmp	r3, #2
 8008aa8:	d901      	bls.n	8008aae <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8008aaa:	2303      	movs	r3, #3
 8008aac:	e173      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008aae:	4b0b      	ldr	r3, [pc, #44]	; (8008adc <HAL_RCC_OscConfig+0x274>)
 8008ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008ab2:	f003 0302 	and.w	r3, r3, #2
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0f0      	beq.n	8008a9c <HAL_RCC_OscConfig+0x234>
 8008aba:	e01b      	b.n	8008af4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008abc:	4b09      	ldr	r3, [pc, #36]	; (8008ae4 <HAL_RCC_OscConfig+0x27c>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ac2:	f7fd fc45 	bl	8006350 <HAL_GetTick>
 8008ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ac8:	e00e      	b.n	8008ae8 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008aca:	f7fd fc41 	bl	8006350 <HAL_GetTick>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	2b02      	cmp	r3, #2
 8008ad6:	d907      	bls.n	8008ae8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008ad8:	2303      	movs	r3, #3
 8008ada:	e15c      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
 8008adc:	40023800 	.word	0x40023800
 8008ae0:	42470000 	.word	0x42470000
 8008ae4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008ae8:	4b8a      	ldr	r3, [pc, #552]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008aec:	f003 0302 	and.w	r3, r3, #2
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d1ea      	bne.n	8008aca <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f003 0304 	and.w	r3, r3, #4
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	f000 8097 	beq.w	8008c30 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b02:	2300      	movs	r3, #0
 8008b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b06:	4b83      	ldr	r3, [pc, #524]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10f      	bne.n	8008b32 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b12:	2300      	movs	r3, #0
 8008b14:	60bb      	str	r3, [r7, #8]
 8008b16:	4b7f      	ldr	r3, [pc, #508]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b1a:	4a7e      	ldr	r2, [pc, #504]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b20:	6413      	str	r3, [r2, #64]	; 0x40
 8008b22:	4b7c      	ldr	r3, [pc, #496]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b2a:	60bb      	str	r3, [r7, #8]
 8008b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b32:	4b79      	ldr	r3, [pc, #484]	; (8008d18 <HAL_RCC_OscConfig+0x4b0>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d118      	bne.n	8008b70 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b3e:	4b76      	ldr	r3, [pc, #472]	; (8008d18 <HAL_RCC_OscConfig+0x4b0>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a75      	ldr	r2, [pc, #468]	; (8008d18 <HAL_RCC_OscConfig+0x4b0>)
 8008b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b4a:	f7fd fc01 	bl	8006350 <HAL_GetTick>
 8008b4e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b50:	e008      	b.n	8008b64 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b52:	f7fd fbfd 	bl	8006350 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	693b      	ldr	r3, [r7, #16]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	2b02      	cmp	r3, #2
 8008b5e:	d901      	bls.n	8008b64 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e118      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b64:	4b6c      	ldr	r3, [pc, #432]	; (8008d18 <HAL_RCC_OscConfig+0x4b0>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d0f0      	beq.n	8008b52 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	689b      	ldr	r3, [r3, #8]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	d106      	bne.n	8008b86 <HAL_RCC_OscConfig+0x31e>
 8008b78:	4b66      	ldr	r3, [pc, #408]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b7c:	4a65      	ldr	r2, [pc, #404]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b7e:	f043 0301 	orr.w	r3, r3, #1
 8008b82:	6713      	str	r3, [r2, #112]	; 0x70
 8008b84:	e01c      	b.n	8008bc0 <HAL_RCC_OscConfig+0x358>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	2b05      	cmp	r3, #5
 8008b8c:	d10c      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x340>
 8008b8e:	4b61      	ldr	r3, [pc, #388]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b92:	4a60      	ldr	r2, [pc, #384]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b94:	f043 0304 	orr.w	r3, r3, #4
 8008b98:	6713      	str	r3, [r2, #112]	; 0x70
 8008b9a:	4b5e      	ldr	r3, [pc, #376]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008b9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008b9e:	4a5d      	ldr	r2, [pc, #372]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008ba0:	f043 0301 	orr.w	r3, r3, #1
 8008ba4:	6713      	str	r3, [r2, #112]	; 0x70
 8008ba6:	e00b      	b.n	8008bc0 <HAL_RCC_OscConfig+0x358>
 8008ba8:	4b5a      	ldr	r3, [pc, #360]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bac:	4a59      	ldr	r2, [pc, #356]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008bae:	f023 0301 	bic.w	r3, r3, #1
 8008bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8008bb4:	4b57      	ldr	r3, [pc, #348]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bb8:	4a56      	ldr	r2, [pc, #344]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008bba:	f023 0304 	bic.w	r3, r3, #4
 8008bbe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d015      	beq.n	8008bf4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bc8:	f7fd fbc2 	bl	8006350 <HAL_GetTick>
 8008bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bce:	e00a      	b.n	8008be6 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bd0:	f7fd fbbe 	bl	8006350 <HAL_GetTick>
 8008bd4:	4602      	mov	r2, r0
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	1ad3      	subs	r3, r2, r3
 8008bda:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bde:	4293      	cmp	r3, r2
 8008be0:	d901      	bls.n	8008be6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008be2:	2303      	movs	r3, #3
 8008be4:	e0d7      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008be6:	4b4b      	ldr	r3, [pc, #300]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008bea:	f003 0302 	and.w	r3, r3, #2
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d0ee      	beq.n	8008bd0 <HAL_RCC_OscConfig+0x368>
 8008bf2:	e014      	b.n	8008c1e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bf4:	f7fd fbac 	bl	8006350 <HAL_GetTick>
 8008bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bfa:	e00a      	b.n	8008c12 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008bfc:	f7fd fba8 	bl	8006350 <HAL_GetTick>
 8008c00:	4602      	mov	r2, r0
 8008c02:	693b      	ldr	r3, [r7, #16]
 8008c04:	1ad3      	subs	r3, r2, r3
 8008c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d901      	bls.n	8008c12 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	e0c1      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c12:	4b40      	ldr	r3, [pc, #256]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c16:	f003 0302 	and.w	r3, r3, #2
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d1ee      	bne.n	8008bfc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c1e:	7dfb      	ldrb	r3, [r7, #23]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d105      	bne.n	8008c30 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c24:	4b3b      	ldr	r3, [pc, #236]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c28:	4a3a      	ldr	r2, [pc, #232]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008c2e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	699b      	ldr	r3, [r3, #24]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	f000 80ad 	beq.w	8008d94 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c3a:	4b36      	ldr	r3, [pc, #216]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008c3c:	689b      	ldr	r3, [r3, #8]
 8008c3e:	f003 030c 	and.w	r3, r3, #12
 8008c42:	2b08      	cmp	r3, #8
 8008c44:	d060      	beq.n	8008d08 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	699b      	ldr	r3, [r3, #24]
 8008c4a:	2b02      	cmp	r3, #2
 8008c4c:	d145      	bne.n	8008cda <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c4e:	4b33      	ldr	r3, [pc, #204]	; (8008d1c <HAL_RCC_OscConfig+0x4b4>)
 8008c50:	2200      	movs	r2, #0
 8008c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c54:	f7fd fb7c 	bl	8006350 <HAL_GetTick>
 8008c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c5a:	e008      	b.n	8008c6e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008c5c:	f7fd fb78 	bl	8006350 <HAL_GetTick>
 8008c60:	4602      	mov	r2, r0
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	1ad3      	subs	r3, r2, r3
 8008c66:	2b02      	cmp	r3, #2
 8008c68:	d901      	bls.n	8008c6e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8008c6a:	2303      	movs	r3, #3
 8008c6c:	e093      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c6e:	4b29      	ldr	r3, [pc, #164]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d1f0      	bne.n	8008c5c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	69da      	ldr	r2, [r3, #28]
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a1b      	ldr	r3, [r3, #32]
 8008c82:	431a      	orrs	r2, r3
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c88:	019b      	lsls	r3, r3, #6
 8008c8a:	431a      	orrs	r2, r3
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c90:	085b      	lsrs	r3, r3, #1
 8008c92:	3b01      	subs	r3, #1
 8008c94:	041b      	lsls	r3, r3, #16
 8008c96:	431a      	orrs	r2, r3
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c9c:	061b      	lsls	r3, r3, #24
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ca4:	071b      	lsls	r3, r3, #28
 8008ca6:	491b      	ldr	r1, [pc, #108]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008ca8:	4313      	orrs	r3, r2
 8008caa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008cac:	4b1b      	ldr	r3, [pc, #108]	; (8008d1c <HAL_RCC_OscConfig+0x4b4>)
 8008cae:	2201      	movs	r2, #1
 8008cb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cb2:	f7fd fb4d 	bl	8006350 <HAL_GetTick>
 8008cb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cb8:	e008      	b.n	8008ccc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008cba:	f7fd fb49 	bl	8006350 <HAL_GetTick>
 8008cbe:	4602      	mov	r2, r0
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	1ad3      	subs	r3, r2, r3
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	d901      	bls.n	8008ccc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008cc8:	2303      	movs	r3, #3
 8008cca:	e064      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ccc:	4b11      	ldr	r3, [pc, #68]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d0f0      	beq.n	8008cba <HAL_RCC_OscConfig+0x452>
 8008cd8:	e05c      	b.n	8008d94 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cda:	4b10      	ldr	r3, [pc, #64]	; (8008d1c <HAL_RCC_OscConfig+0x4b4>)
 8008cdc:	2200      	movs	r2, #0
 8008cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ce0:	f7fd fb36 	bl	8006350 <HAL_GetTick>
 8008ce4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008ce6:	e008      	b.n	8008cfa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008ce8:	f7fd fb32 	bl	8006350 <HAL_GetTick>
 8008cec:	4602      	mov	r2, r0
 8008cee:	693b      	ldr	r3, [r7, #16]
 8008cf0:	1ad3      	subs	r3, r2, r3
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d901      	bls.n	8008cfa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008cf6:	2303      	movs	r3, #3
 8008cf8:	e04d      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cfa:	4b06      	ldr	r3, [pc, #24]	; (8008d14 <HAL_RCC_OscConfig+0x4ac>)
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d1f0      	bne.n	8008ce8 <HAL_RCC_OscConfig+0x480>
 8008d06:	e045      	b.n	8008d94 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	699b      	ldr	r3, [r3, #24]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d107      	bne.n	8008d20 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008d10:	2301      	movs	r3, #1
 8008d12:	e040      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
 8008d14:	40023800 	.word	0x40023800
 8008d18:	40007000 	.word	0x40007000
 8008d1c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008d20:	4b1f      	ldr	r3, [pc, #124]	; (8008da0 <HAL_RCC_OscConfig+0x538>)
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	699b      	ldr	r3, [r3, #24]
 8008d2a:	2b01      	cmp	r3, #1
 8008d2c:	d030      	beq.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d38:	429a      	cmp	r2, r3
 8008d3a:	d129      	bne.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d46:	429a      	cmp	r2, r3
 8008d48:	d122      	bne.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d4a:	68fa      	ldr	r2, [r7, #12]
 8008d4c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008d50:	4013      	ands	r3, r2
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008d56:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d119      	bne.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d66:	085b      	lsrs	r3, r3, #1
 8008d68:	3b01      	subs	r3, #1
 8008d6a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d10f      	bne.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d7a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d7c:	429a      	cmp	r2, r3
 8008d7e:	d107      	bne.n	8008d90 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d8a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d8c:	429a      	cmp	r2, r3
 8008d8e:	d001      	beq.n	8008d94 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8008d90:	2301      	movs	r3, #1
 8008d92:	e000      	b.n	8008d96 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8008d94:	2300      	movs	r3, #0
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3718      	adds	r7, #24
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}
 8008d9e:	bf00      	nop
 8008da0:	40023800 	.word	0x40023800

08008da4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b082      	sub	sp, #8
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d101      	bne.n	8008db6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008db2:	2301      	movs	r3, #1
 8008db4:	e041      	b.n	8008e3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008dbc:	b2db      	uxtb	r3, r3
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d106      	bne.n	8008dd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f7fc fe08 	bl	80059e0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	2202      	movs	r2, #2
 8008dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	3304      	adds	r3, #4
 8008de0:	4619      	mov	r1, r3
 8008de2:	4610      	mov	r0, r2
 8008de4:	f001 f944 	bl	800a070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2201      	movs	r2, #1
 8008dec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	2201      	movs	r2, #1
 8008dfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2201      	movs	r2, #1
 8008e04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2201      	movs	r2, #1
 8008e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2201      	movs	r2, #1
 8008e14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2201      	movs	r2, #1
 8008e1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	2201      	movs	r2, #1
 8008e24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2201      	movs	r2, #1
 8008e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008e38:	2300      	movs	r3, #0
}
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	3708      	adds	r7, #8
 8008e3e:	46bd      	mov	sp, r7
 8008e40:	bd80      	pop	{r7, pc}
	...

08008e44 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008e44:	b480      	push	{r7}
 8008e46:	b085      	sub	sp, #20
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e52:	b2db      	uxtb	r3, r3
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d001      	beq.n	8008e5c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008e58:	2301      	movs	r3, #1
 8008e5a:	e046      	b.n	8008eea <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	2202      	movs	r2, #2
 8008e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	4a23      	ldr	r2, [pc, #140]	; (8008ef8 <HAL_TIM_Base_Start+0xb4>)
 8008e6a:	4293      	cmp	r3, r2
 8008e6c:	d022      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e76:	d01d      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a1f      	ldr	r2, [pc, #124]	; (8008efc <HAL_TIM_Base_Start+0xb8>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d018      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a1e      	ldr	r2, [pc, #120]	; (8008f00 <HAL_TIM_Base_Start+0xbc>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d013      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a1c      	ldr	r2, [pc, #112]	; (8008f04 <HAL_TIM_Base_Start+0xc0>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d00e      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a1b      	ldr	r2, [pc, #108]	; (8008f08 <HAL_TIM_Base_Start+0xc4>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d009      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a19      	ldr	r2, [pc, #100]	; (8008f0c <HAL_TIM_Base_Start+0xc8>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d004      	beq.n	8008eb4 <HAL_TIM_Base_Start+0x70>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a18      	ldr	r2, [pc, #96]	; (8008f10 <HAL_TIM_Base_Start+0xcc>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d111      	bne.n	8008ed8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f003 0307 	and.w	r3, r3, #7
 8008ebe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ec0:	68fb      	ldr	r3, [r7, #12]
 8008ec2:	2b06      	cmp	r3, #6
 8008ec4:	d010      	beq.n	8008ee8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	681a      	ldr	r2, [r3, #0]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f042 0201 	orr.w	r2, r2, #1
 8008ed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ed6:	e007      	b.n	8008ee8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681a      	ldr	r2, [r3, #0]
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	f042 0201 	orr.w	r2, r2, #1
 8008ee6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008ee8:	2300      	movs	r3, #0
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3714      	adds	r7, #20
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr
 8008ef6:	bf00      	nop
 8008ef8:	40010000 	.word	0x40010000
 8008efc:	40000400 	.word	0x40000400
 8008f00:	40000800 	.word	0x40000800
 8008f04:	40000c00 	.word	0x40000c00
 8008f08:	40010400 	.word	0x40010400
 8008f0c:	40014000 	.word	0x40014000
 8008f10:	40001800 	.word	0x40001800

08008f14 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b082      	sub	sp, #8
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d101      	bne.n	8008f26 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008f22:	2301      	movs	r3, #1
 8008f24:	e041      	b.n	8008faa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008f2c:	b2db      	uxtb	r3, r3
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d106      	bne.n	8008f40 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 f839 	bl	8008fb2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2202      	movs	r2, #2
 8008f44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681a      	ldr	r2, [r3, #0]
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	3304      	adds	r3, #4
 8008f50:	4619      	mov	r1, r3
 8008f52:	4610      	mov	r0, r2
 8008f54:	f001 f88c 	bl	800a070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	2201      	movs	r2, #1
 8008f5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	2201      	movs	r2, #1
 8008f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2201      	movs	r2, #1
 8008f6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2201      	movs	r2, #1
 8008f74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	2201      	movs	r2, #1
 8008f7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2201      	movs	r2, #1
 8008f84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2201      	movs	r2, #1
 8008f8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2201      	movs	r2, #1
 8008f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2201      	movs	r2, #1
 8008f9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008fa8:	2300      	movs	r3, #0
}
 8008faa:	4618      	mov	r0, r3
 8008fac:	3708      	adds	r7, #8
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}

08008fb2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b083      	sub	sp, #12
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008fba:	bf00      	nop
 8008fbc:	370c      	adds	r7, #12
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b084      	sub	sp, #16
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d109      	bne.n	8008fec <HAL_TIM_PWM_Start+0x24>
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008fde:	b2db      	uxtb	r3, r3
 8008fe0:	2b01      	cmp	r3, #1
 8008fe2:	bf14      	ite	ne
 8008fe4:	2301      	movne	r3, #1
 8008fe6:	2300      	moveq	r3, #0
 8008fe8:	b2db      	uxtb	r3, r3
 8008fea:	e022      	b.n	8009032 <HAL_TIM_PWM_Start+0x6a>
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	2b04      	cmp	r3, #4
 8008ff0:	d109      	bne.n	8009006 <HAL_TIM_PWM_Start+0x3e>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b01      	cmp	r3, #1
 8008ffc:	bf14      	ite	ne
 8008ffe:	2301      	movne	r3, #1
 8009000:	2300      	moveq	r3, #0
 8009002:	b2db      	uxtb	r3, r3
 8009004:	e015      	b.n	8009032 <HAL_TIM_PWM_Start+0x6a>
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	2b08      	cmp	r3, #8
 800900a:	d109      	bne.n	8009020 <HAL_TIM_PWM_Start+0x58>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b01      	cmp	r3, #1
 8009016:	bf14      	ite	ne
 8009018:	2301      	movne	r3, #1
 800901a:	2300      	moveq	r3, #0
 800901c:	b2db      	uxtb	r3, r3
 800901e:	e008      	b.n	8009032 <HAL_TIM_PWM_Start+0x6a>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009026:	b2db      	uxtb	r3, r3
 8009028:	2b01      	cmp	r3, #1
 800902a:	bf14      	ite	ne
 800902c:	2301      	movne	r3, #1
 800902e:	2300      	moveq	r3, #0
 8009030:	b2db      	uxtb	r3, r3
 8009032:	2b00      	cmp	r3, #0
 8009034:	d001      	beq.n	800903a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009036:	2301      	movs	r3, #1
 8009038:	e07c      	b.n	8009134 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d104      	bne.n	800904a <HAL_TIM_PWM_Start+0x82>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2202      	movs	r2, #2
 8009044:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009048:	e013      	b.n	8009072 <HAL_TIM_PWM_Start+0xaa>
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	2b04      	cmp	r3, #4
 800904e:	d104      	bne.n	800905a <HAL_TIM_PWM_Start+0x92>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2202      	movs	r2, #2
 8009054:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009058:	e00b      	b.n	8009072 <HAL_TIM_PWM_Start+0xaa>
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	2b08      	cmp	r3, #8
 800905e:	d104      	bne.n	800906a <HAL_TIM_PWM_Start+0xa2>
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2202      	movs	r2, #2
 8009064:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009068:	e003      	b.n	8009072 <HAL_TIM_PWM_Start+0xaa>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	2202      	movs	r2, #2
 800906e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2201      	movs	r2, #1
 8009078:	6839      	ldr	r1, [r7, #0]
 800907a:	4618      	mov	r0, r3
 800907c:	f001 fc0c 	bl	800a898 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a2d      	ldr	r2, [pc, #180]	; (800913c <HAL_TIM_PWM_Start+0x174>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d004      	beq.n	8009094 <HAL_TIM_PWM_Start+0xcc>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4a2c      	ldr	r2, [pc, #176]	; (8009140 <HAL_TIM_PWM_Start+0x178>)
 8009090:	4293      	cmp	r3, r2
 8009092:	d101      	bne.n	8009098 <HAL_TIM_PWM_Start+0xd0>
 8009094:	2301      	movs	r3, #1
 8009096:	e000      	b.n	800909a <HAL_TIM_PWM_Start+0xd2>
 8009098:	2300      	movs	r3, #0
 800909a:	2b00      	cmp	r3, #0
 800909c:	d007      	beq.n	80090ae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80090ac:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a22      	ldr	r2, [pc, #136]	; (800913c <HAL_TIM_PWM_Start+0x174>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d022      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090c0:	d01d      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	4a1f      	ldr	r2, [pc, #124]	; (8009144 <HAL_TIM_PWM_Start+0x17c>)
 80090c8:	4293      	cmp	r3, r2
 80090ca:	d018      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	4a1d      	ldr	r2, [pc, #116]	; (8009148 <HAL_TIM_PWM_Start+0x180>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d013      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	4a1c      	ldr	r2, [pc, #112]	; (800914c <HAL_TIM_PWM_Start+0x184>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d00e      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a16      	ldr	r2, [pc, #88]	; (8009140 <HAL_TIM_PWM_Start+0x178>)
 80090e6:	4293      	cmp	r3, r2
 80090e8:	d009      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a18      	ldr	r2, [pc, #96]	; (8009150 <HAL_TIM_PWM_Start+0x188>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d004      	beq.n	80090fe <HAL_TIM_PWM_Start+0x136>
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	4a16      	ldr	r2, [pc, #88]	; (8009154 <HAL_TIM_PWM_Start+0x18c>)
 80090fa:	4293      	cmp	r3, r2
 80090fc:	d111      	bne.n	8009122 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	689b      	ldr	r3, [r3, #8]
 8009104:	f003 0307 	and.w	r3, r3, #7
 8009108:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2b06      	cmp	r3, #6
 800910e:	d010      	beq.n	8009132 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681a      	ldr	r2, [r3, #0]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	f042 0201 	orr.w	r2, r2, #1
 800911e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009120:	e007      	b.n	8009132 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f042 0201 	orr.w	r2, r2, #1
 8009130:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	3710      	adds	r7, #16
 8009138:	46bd      	mov	sp, r7
 800913a:	bd80      	pop	{r7, pc}
 800913c:	40010000 	.word	0x40010000
 8009140:	40010400 	.word	0x40010400
 8009144:	40000400 	.word	0x40000400
 8009148:	40000800 	.word	0x40000800
 800914c:	40000c00 	.word	0x40000c00
 8009150:	40014000 	.word	0x40014000
 8009154:	40001800 	.word	0x40001800

08009158 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d101      	bne.n	800916a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009166:	2301      	movs	r3, #1
 8009168:	e041      	b.n	80091ee <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009170:	b2db      	uxtb	r3, r3
 8009172:	2b00      	cmp	r3, #0
 8009174:	d106      	bne.n	8009184 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	2200      	movs	r2, #0
 800917a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f000 f839 	bl	80091f6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2202      	movs	r2, #2
 8009188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681a      	ldr	r2, [r3, #0]
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	3304      	adds	r3, #4
 8009194:	4619      	mov	r1, r3
 8009196:	4610      	mov	r0, r2
 8009198:	f000 ff6a 	bl	800a070 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	2201      	movs	r2, #1
 80091a0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	2201      	movs	r2, #1
 80091a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2201      	movs	r2, #1
 80091b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2201      	movs	r2, #1
 80091b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	2201      	movs	r2, #1
 80091c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2201      	movs	r2, #1
 80091d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2201      	movs	r2, #1
 80091e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80091f6:	b480      	push	{r7}
 80091f8:	b083      	sub	sp, #12
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80091fe:	bf00      	nop
 8009200:	370c      	adds	r7, #12
 8009202:	46bd      	mov	sp, r7
 8009204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009208:	4770      	bx	lr
	...

0800920c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b086      	sub	sp, #24
 8009210:	af00      	add	r7, sp, #0
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	607a      	str	r2, [r7, #4]
 8009218:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800921a:	2300      	movs	r3, #0
 800921c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d104      	bne.n	800922e <HAL_TIM_IC_Start_DMA+0x22>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800922a:	b2db      	uxtb	r3, r3
 800922c:	e013      	b.n	8009256 <HAL_TIM_IC_Start_DMA+0x4a>
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	2b04      	cmp	r3, #4
 8009232:	d104      	bne.n	800923e <HAL_TIM_IC_Start_DMA+0x32>
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800923a:	b2db      	uxtb	r3, r3
 800923c:	e00b      	b.n	8009256 <HAL_TIM_IC_Start_DMA+0x4a>
 800923e:	68bb      	ldr	r3, [r7, #8]
 8009240:	2b08      	cmp	r3, #8
 8009242:	d104      	bne.n	800924e <HAL_TIM_IC_Start_DMA+0x42>
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800924a:	b2db      	uxtb	r3, r3
 800924c:	e003      	b.n	8009256 <HAL_TIM_IC_Start_DMA+0x4a>
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009254:	b2db      	uxtb	r3, r3
 8009256:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009258:	68bb      	ldr	r3, [r7, #8]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d104      	bne.n	8009268 <HAL_TIM_IC_Start_DMA+0x5c>
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009264:	b2db      	uxtb	r3, r3
 8009266:	e013      	b.n	8009290 <HAL_TIM_IC_Start_DMA+0x84>
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	2b04      	cmp	r3, #4
 800926c:	d104      	bne.n	8009278 <HAL_TIM_IC_Start_DMA+0x6c>
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009274:	b2db      	uxtb	r3, r3
 8009276:	e00b      	b.n	8009290 <HAL_TIM_IC_Start_DMA+0x84>
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	2b08      	cmp	r3, #8
 800927c:	d104      	bne.n	8009288 <HAL_TIM_IC_Start_DMA+0x7c>
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009284:	b2db      	uxtb	r3, r3
 8009286:	e003      	b.n	8009290 <HAL_TIM_IC_Start_DMA+0x84>
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800928e:	b2db      	uxtb	r3, r3
 8009290:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8009292:	7dbb      	ldrb	r3, [r7, #22]
 8009294:	2b02      	cmp	r3, #2
 8009296:	d002      	beq.n	800929e <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8009298:	7d7b      	ldrb	r3, [r7, #21]
 800929a:	2b02      	cmp	r3, #2
 800929c:	d101      	bne.n	80092a2 <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 800929e:	2302      	movs	r3, #2
 80092a0:	e146      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 80092a2:	7dbb      	ldrb	r3, [r7, #22]
 80092a4:	2b01      	cmp	r3, #1
 80092a6:	d143      	bne.n	8009330 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 80092a8:	7d7b      	ldrb	r3, [r7, #21]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d140      	bne.n	8009330 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d104      	bne.n	80092be <HAL_TIM_IC_Start_DMA+0xb2>
 80092b4:	887b      	ldrh	r3, [r7, #2]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d001      	beq.n	80092be <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 80092ba:	2301      	movs	r3, #1
 80092bc:	e138      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d104      	bne.n	80092ce <HAL_TIM_IC_Start_DMA+0xc2>
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2202      	movs	r2, #2
 80092c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80092cc:	e013      	b.n	80092f6 <HAL_TIM_IC_Start_DMA+0xea>
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	2b04      	cmp	r3, #4
 80092d2:	d104      	bne.n	80092de <HAL_TIM_IC_Start_DMA+0xd2>
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	2202      	movs	r2, #2
 80092d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80092dc:	e00b      	b.n	80092f6 <HAL_TIM_IC_Start_DMA+0xea>
 80092de:	68bb      	ldr	r3, [r7, #8]
 80092e0:	2b08      	cmp	r3, #8
 80092e2:	d104      	bne.n	80092ee <HAL_TIM_IC_Start_DMA+0xe2>
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	2202      	movs	r2, #2
 80092e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80092ec:	e003      	b.n	80092f6 <HAL_TIM_IC_Start_DMA+0xea>
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2202      	movs	r2, #2
 80092f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d104      	bne.n	8009306 <HAL_TIM_IC_Start_DMA+0xfa>
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	2202      	movs	r2, #2
 8009300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 8009304:	e016      	b.n	8009334 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009306:	68bb      	ldr	r3, [r7, #8]
 8009308:	2b04      	cmp	r3, #4
 800930a:	d104      	bne.n	8009316 <HAL_TIM_IC_Start_DMA+0x10a>
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2202      	movs	r2, #2
 8009310:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 8009314:	e00e      	b.n	8009334 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009316:	68bb      	ldr	r3, [r7, #8]
 8009318:	2b08      	cmp	r3, #8
 800931a:	d104      	bne.n	8009326 <HAL_TIM_IC_Start_DMA+0x11a>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	2202      	movs	r2, #2
 8009320:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 8009324:	e006      	b.n	8009334 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2202      	movs	r2, #2
 800932a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 800932e:	e001      	b.n	8009334 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8009330:	2301      	movs	r3, #1
 8009332:	e0fd      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	681b      	ldr	r3, [r3, #0]
 8009338:	2201      	movs	r2, #1
 800933a:	68b9      	ldr	r1, [r7, #8]
 800933c:	4618      	mov	r0, r3
 800933e:	f001 faab 	bl	800a898 <TIM_CCxChannelCmd>

  switch (Channel)
 8009342:	68bb      	ldr	r3, [r7, #8]
 8009344:	2b0c      	cmp	r3, #12
 8009346:	f200 80ad 	bhi.w	80094a4 <HAL_TIM_IC_Start_DMA+0x298>
 800934a:	a201      	add	r2, pc, #4	; (adr r2, 8009350 <HAL_TIM_IC_Start_DMA+0x144>)
 800934c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009350:	08009385 	.word	0x08009385
 8009354:	080094a5 	.word	0x080094a5
 8009358:	080094a5 	.word	0x080094a5
 800935c:	080094a5 	.word	0x080094a5
 8009360:	080093cd 	.word	0x080093cd
 8009364:	080094a5 	.word	0x080094a5
 8009368:	080094a5 	.word	0x080094a5
 800936c:	080094a5 	.word	0x080094a5
 8009370:	08009415 	.word	0x08009415
 8009374:	080094a5 	.word	0x080094a5
 8009378:	080094a5 	.word	0x080094a5
 800937c:	080094a5 	.word	0x080094a5
 8009380:	0800945d 	.word	0x0800945d
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009388:	4a6b      	ldr	r2, [pc, #428]	; (8009538 <HAL_TIM_IC_Start_DMA+0x32c>)
 800938a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009390:	4a6a      	ldr	r2, [pc, #424]	; (800953c <HAL_TIM_IC_Start_DMA+0x330>)
 8009392:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009398:	4a69      	ldr	r2, [pc, #420]	; (8009540 <HAL_TIM_IC_Start_DMA+0x334>)
 800939a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3334      	adds	r3, #52	; 0x34
 80093a6:	4619      	mov	r1, r3
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	887b      	ldrh	r3, [r7, #2]
 80093ac:	f7fd ff68 	bl	8007280 <HAL_DMA_Start_IT>
 80093b0:	4603      	mov	r3, r0
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d001      	beq.n	80093ba <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e0ba      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	68da      	ldr	r2, [r3, #12]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093c8:	60da      	str	r2, [r3, #12]
      break;
 80093ca:	e06e      	b.n	80094aa <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093d0:	4a59      	ldr	r2, [pc, #356]	; (8009538 <HAL_TIM_IC_Start_DMA+0x32c>)
 80093d2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093d8:	4a58      	ldr	r2, [pc, #352]	; (800953c <HAL_TIM_IC_Start_DMA+0x330>)
 80093da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093e0:	4a57      	ldr	r2, [pc, #348]	; (8009540 <HAL_TIM_IC_Start_DMA+0x334>)
 80093e2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	3338      	adds	r3, #56	; 0x38
 80093ee:	4619      	mov	r1, r3
 80093f0:	687a      	ldr	r2, [r7, #4]
 80093f2:	887b      	ldrh	r3, [r7, #2]
 80093f4:	f7fd ff44 	bl	8007280 <HAL_DMA_Start_IT>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d001      	beq.n	8009402 <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80093fe:	2301      	movs	r3, #1
 8009400:	e096      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	68da      	ldr	r2, [r3, #12]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009410:	60da      	str	r2, [r3, #12]
      break;
 8009412:	e04a      	b.n	80094aa <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009418:	4a47      	ldr	r2, [pc, #284]	; (8009538 <HAL_TIM_IC_Start_DMA+0x32c>)
 800941a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009420:	4a46      	ldr	r2, [pc, #280]	; (800953c <HAL_TIM_IC_Start_DMA+0x330>)
 8009422:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009428:	4a45      	ldr	r2, [pc, #276]	; (8009540 <HAL_TIM_IC_Start_DMA+0x334>)
 800942a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	333c      	adds	r3, #60	; 0x3c
 8009436:	4619      	mov	r1, r3
 8009438:	687a      	ldr	r2, [r7, #4]
 800943a:	887b      	ldrh	r3, [r7, #2]
 800943c:	f7fd ff20 	bl	8007280 <HAL_DMA_Start_IT>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d001      	beq.n	800944a <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009446:	2301      	movs	r3, #1
 8009448:	e072      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68da      	ldr	r2, [r3, #12]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009458:	60da      	str	r2, [r3, #12]
      break;
 800945a:	e026      	b.n	80094aa <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009460:	4a35      	ldr	r2, [pc, #212]	; (8009538 <HAL_TIM_IC_Start_DMA+0x32c>)
 8009462:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009468:	4a34      	ldr	r2, [pc, #208]	; (800953c <HAL_TIM_IC_Start_DMA+0x330>)
 800946a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009470:	4a33      	ldr	r2, [pc, #204]	; (8009540 <HAL_TIM_IC_Start_DMA+0x334>)
 8009472:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	3340      	adds	r3, #64	; 0x40
 800947e:	4619      	mov	r1, r3
 8009480:	687a      	ldr	r2, [r7, #4]
 8009482:	887b      	ldrh	r3, [r7, #2]
 8009484:	f7fd fefc 	bl	8007280 <HAL_DMA_Start_IT>
 8009488:	4603      	mov	r3, r0
 800948a:	2b00      	cmp	r3, #0
 800948c:	d001      	beq.n	8009492 <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800948e:	2301      	movs	r3, #1
 8009490:	e04e      	b.n	8009530 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	68da      	ldr	r2, [r3, #12]
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80094a0:	60da      	str	r2, [r3, #12]
      break;
 80094a2:	e002      	b.n	80094aa <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	75fb      	strb	r3, [r7, #23]
      break;
 80094a8:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	4a25      	ldr	r2, [pc, #148]	; (8009544 <HAL_TIM_IC_Start_DMA+0x338>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d022      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80094bc:	d01d      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4a21      	ldr	r2, [pc, #132]	; (8009548 <HAL_TIM_IC_Start_DMA+0x33c>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d018      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	4a1f      	ldr	r2, [pc, #124]	; (800954c <HAL_TIM_IC_Start_DMA+0x340>)
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d013      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	4a1e      	ldr	r2, [pc, #120]	; (8009550 <HAL_TIM_IC_Start_DMA+0x344>)
 80094d8:	4293      	cmp	r3, r2
 80094da:	d00e      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	4a1c      	ldr	r2, [pc, #112]	; (8009554 <HAL_TIM_IC_Start_DMA+0x348>)
 80094e2:	4293      	cmp	r3, r2
 80094e4:	d009      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	4a1b      	ldr	r2, [pc, #108]	; (8009558 <HAL_TIM_IC_Start_DMA+0x34c>)
 80094ec:	4293      	cmp	r3, r2
 80094ee:	d004      	beq.n	80094fa <HAL_TIM_IC_Start_DMA+0x2ee>
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	4a19      	ldr	r2, [pc, #100]	; (800955c <HAL_TIM_IC_Start_DMA+0x350>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d111      	bne.n	800951e <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f003 0307 	and.w	r3, r3, #7
 8009504:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009506:	693b      	ldr	r3, [r7, #16]
 8009508:	2b06      	cmp	r3, #6
 800950a:	d010      	beq.n	800952e <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	681a      	ldr	r2, [r3, #0]
 8009512:	68fb      	ldr	r3, [r7, #12]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f042 0201 	orr.w	r2, r2, #1
 800951a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800951c:	e007      	b.n	800952e <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	681b      	ldr	r3, [r3, #0]
 8009522:	681a      	ldr	r2, [r3, #0]
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f042 0201 	orr.w	r2, r2, #1
 800952c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800952e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009530:	4618      	mov	r0, r3
 8009532:	3718      	adds	r7, #24
 8009534:	46bd      	mov	sp, r7
 8009536:	bd80      	pop	{r7, pc}
 8009538:	08009f41 	.word	0x08009f41
 800953c:	0800a009 	.word	0x0800a009
 8009540:	08009eaf 	.word	0x08009eaf
 8009544:	40010000 	.word	0x40010000
 8009548:	40000400 	.word	0x40000400
 800954c:	40000800 	.word	0x40000800
 8009550:	40000c00 	.word	0x40000c00
 8009554:	40010400 	.word	0x40010400
 8009558:	40014000 	.word	0x40014000
 800955c:	40001800 	.word	0x40001800

08009560 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b086      	sub	sp, #24
 8009564:	af00      	add	r7, sp, #0
 8009566:	6078      	str	r0, [r7, #4]
 8009568:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2b00      	cmp	r3, #0
 800956e:	d101      	bne.n	8009574 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009570:	2301      	movs	r3, #1
 8009572:	e097      	b.n	80096a4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800957a:	b2db      	uxtb	r3, r3
 800957c:	2b00      	cmp	r3, #0
 800957e:	d106      	bne.n	800958e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2200      	movs	r2, #0
 8009584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f7fc fb31 	bl	8005bf0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	2202      	movs	r2, #2
 8009592:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	689b      	ldr	r3, [r3, #8]
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	6812      	ldr	r2, [r2, #0]
 80095a0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095a4:	f023 0307 	bic.w	r3, r3, #7
 80095a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	3304      	adds	r3, #4
 80095b2:	4619      	mov	r1, r3
 80095b4:	4610      	mov	r0, r2
 80095b6:	f000 fd5b 	bl	800a070 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	699b      	ldr	r3, [r3, #24]
 80095c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	6a1b      	ldr	r3, [r3, #32]
 80095d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	697a      	ldr	r2, [r7, #20]
 80095d8:	4313      	orrs	r3, r2
 80095da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095e2:	f023 0303 	bic.w	r3, r3, #3
 80095e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80095e8:	683b      	ldr	r3, [r7, #0]
 80095ea:	689a      	ldr	r2, [r3, #8]
 80095ec:	683b      	ldr	r3, [r7, #0]
 80095ee:	699b      	ldr	r3, [r3, #24]
 80095f0:	021b      	lsls	r3, r3, #8
 80095f2:	4313      	orrs	r3, r2
 80095f4:	693a      	ldr	r2, [r7, #16]
 80095f6:	4313      	orrs	r3, r2
 80095f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009600:	f023 030c 	bic.w	r3, r3, #12
 8009604:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009606:	693b      	ldr	r3, [r7, #16]
 8009608:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800960c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009610:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	68da      	ldr	r2, [r3, #12]
 8009616:	683b      	ldr	r3, [r7, #0]
 8009618:	69db      	ldr	r3, [r3, #28]
 800961a:	021b      	lsls	r3, r3, #8
 800961c:	4313      	orrs	r3, r2
 800961e:	693a      	ldr	r2, [r7, #16]
 8009620:	4313      	orrs	r3, r2
 8009622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	691b      	ldr	r3, [r3, #16]
 8009628:	011a      	lsls	r2, r3, #4
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	6a1b      	ldr	r3, [r3, #32]
 800962e:	031b      	lsls	r3, r3, #12
 8009630:	4313      	orrs	r3, r2
 8009632:	693a      	ldr	r2, [r7, #16]
 8009634:	4313      	orrs	r3, r2
 8009636:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800963e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009646:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	685a      	ldr	r2, [r3, #4]
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	695b      	ldr	r3, [r3, #20]
 8009650:	011b      	lsls	r3, r3, #4
 8009652:	4313      	orrs	r3, r2
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	4313      	orrs	r3, r2
 8009658:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	693a      	ldr	r2, [r7, #16]
 8009668:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	68fa      	ldr	r2, [r7, #12]
 8009670:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2201      	movs	r2, #1
 8009676:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	2201      	movs	r2, #1
 800967e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2201      	movs	r2, #1
 8009686:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2201      	movs	r2, #1
 800968e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	2201      	movs	r2, #1
 8009696:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	3718      	adds	r7, #24
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bd80      	pop	{r7, pc}

080096ac <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b084      	sub	sp, #16
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
 80096b4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096bc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80096c4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80096cc:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80096d4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d110      	bne.n	80096fe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80096dc:	7bfb      	ldrb	r3, [r7, #15]
 80096de:	2b01      	cmp	r3, #1
 80096e0:	d102      	bne.n	80096e8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80096e2:	7b7b      	ldrb	r3, [r7, #13]
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	d001      	beq.n	80096ec <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e069      	b.n	80097c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	2202      	movs	r2, #2
 80096f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2202      	movs	r2, #2
 80096f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80096fc:	e031      	b.n	8009762 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80096fe:	683b      	ldr	r3, [r7, #0]
 8009700:	2b04      	cmp	r3, #4
 8009702:	d110      	bne.n	8009726 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009704:	7bbb      	ldrb	r3, [r7, #14]
 8009706:	2b01      	cmp	r3, #1
 8009708:	d102      	bne.n	8009710 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800970a:	7b3b      	ldrb	r3, [r7, #12]
 800970c:	2b01      	cmp	r3, #1
 800970e:	d001      	beq.n	8009714 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009710:	2301      	movs	r3, #1
 8009712:	e055      	b.n	80097c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	2202      	movs	r2, #2
 8009718:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	2202      	movs	r2, #2
 8009720:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009724:	e01d      	b.n	8009762 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009726:	7bfb      	ldrb	r3, [r7, #15]
 8009728:	2b01      	cmp	r3, #1
 800972a:	d108      	bne.n	800973e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800972c:	7bbb      	ldrb	r3, [r7, #14]
 800972e:	2b01      	cmp	r3, #1
 8009730:	d105      	bne.n	800973e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009732:	7b7b      	ldrb	r3, [r7, #13]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d102      	bne.n	800973e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009738:	7b3b      	ldrb	r3, [r7, #12]
 800973a:	2b01      	cmp	r3, #1
 800973c:	d001      	beq.n	8009742 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800973e:	2301      	movs	r3, #1
 8009740:	e03e      	b.n	80097c0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2202      	movs	r2, #2
 8009746:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	2202      	movs	r2, #2
 800974e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	2202      	movs	r2, #2
 8009756:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2202      	movs	r2, #2
 800975e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d003      	beq.n	8009770 <HAL_TIM_Encoder_Start+0xc4>
 8009768:	683b      	ldr	r3, [r7, #0]
 800976a:	2b04      	cmp	r3, #4
 800976c:	d008      	beq.n	8009780 <HAL_TIM_Encoder_Start+0xd4>
 800976e:	e00f      	b.n	8009790 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	2201      	movs	r2, #1
 8009776:	2100      	movs	r1, #0
 8009778:	4618      	mov	r0, r3
 800977a:	f001 f88d 	bl	800a898 <TIM_CCxChannelCmd>
      break;
 800977e:	e016      	b.n	80097ae <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2201      	movs	r2, #1
 8009786:	2104      	movs	r1, #4
 8009788:	4618      	mov	r0, r3
 800978a:	f001 f885 	bl	800a898 <TIM_CCxChannelCmd>
      break;
 800978e:	e00e      	b.n	80097ae <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	2201      	movs	r2, #1
 8009796:	2100      	movs	r1, #0
 8009798:	4618      	mov	r0, r3
 800979a:	f001 f87d 	bl	800a898 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	2201      	movs	r2, #1
 80097a4:	2104      	movs	r1, #4
 80097a6:	4618      	mov	r0, r3
 80097a8:	f001 f876 	bl	800a898 <TIM_CCxChannelCmd>
      break;
 80097ac:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	681a      	ldr	r2, [r3, #0]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f042 0201 	orr.w	r2, r2, #1
 80097bc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80097be:	2300      	movs	r3, #0
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3710      	adds	r7, #16
 80097c4:	46bd      	mov	sp, r7
 80097c6:	bd80      	pop	{r7, pc}

080097c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80097c8:	b580      	push	{r7, lr}
 80097ca:	b082      	sub	sp, #8
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	691b      	ldr	r3, [r3, #16]
 80097d6:	f003 0302 	and.w	r3, r3, #2
 80097da:	2b02      	cmp	r3, #2
 80097dc:	d122      	bne.n	8009824 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	68db      	ldr	r3, [r3, #12]
 80097e4:	f003 0302 	and.w	r3, r3, #2
 80097e8:	2b02      	cmp	r3, #2
 80097ea:	d11b      	bne.n	8009824 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f06f 0202 	mvn.w	r2, #2
 80097f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2201      	movs	r2, #1
 80097fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	f003 0303 	and.w	r3, r3, #3
 8009806:	2b00      	cmp	r3, #0
 8009808:	d003      	beq.n	8009812 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800980a:	6878      	ldr	r0, [r7, #4]
 800980c:	f000 fb1d 	bl	8009e4a <HAL_TIM_IC_CaptureCallback>
 8009810:	e005      	b.n	800981e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fb0f 	bl	8009e36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009818:	6878      	ldr	r0, [r7, #4]
 800981a:	f000 fb2a 	bl	8009e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	2200      	movs	r2, #0
 8009822:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	691b      	ldr	r3, [r3, #16]
 800982a:	f003 0304 	and.w	r3, r3, #4
 800982e:	2b04      	cmp	r3, #4
 8009830:	d122      	bne.n	8009878 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	f003 0304 	and.w	r3, r3, #4
 800983c:	2b04      	cmp	r3, #4
 800983e:	d11b      	bne.n	8009878 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f06f 0204 	mvn.w	r2, #4
 8009848:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	2202      	movs	r2, #2
 800984e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	699b      	ldr	r3, [r3, #24]
 8009856:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800985a:	2b00      	cmp	r3, #0
 800985c:	d003      	beq.n	8009866 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	f000 faf3 	bl	8009e4a <HAL_TIM_IC_CaptureCallback>
 8009864:	e005      	b.n	8009872 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fae5 	bl	8009e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800986c:	6878      	ldr	r0, [r7, #4]
 800986e:	f000 fb00 	bl	8009e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2200      	movs	r2, #0
 8009876:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	691b      	ldr	r3, [r3, #16]
 800987e:	f003 0308 	and.w	r3, r3, #8
 8009882:	2b08      	cmp	r3, #8
 8009884:	d122      	bne.n	80098cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	f003 0308 	and.w	r3, r3, #8
 8009890:	2b08      	cmp	r3, #8
 8009892:	d11b      	bne.n	80098cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f06f 0208 	mvn.w	r2, #8
 800989c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	2204      	movs	r2, #4
 80098a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	69db      	ldr	r3, [r3, #28]
 80098aa:	f003 0303 	and.w	r3, r3, #3
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d003      	beq.n	80098ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fac9 	bl	8009e4a <HAL_TIM_IC_CaptureCallback>
 80098b8:	e005      	b.n	80098c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 fabb 	bl	8009e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098c0:	6878      	ldr	r0, [r7, #4]
 80098c2:	f000 fad6 	bl	8009e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	f003 0310 	and.w	r3, r3, #16
 80098d6:	2b10      	cmp	r3, #16
 80098d8:	d122      	bne.n	8009920 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	68db      	ldr	r3, [r3, #12]
 80098e0:	f003 0310 	and.w	r3, r3, #16
 80098e4:	2b10      	cmp	r3, #16
 80098e6:	d11b      	bne.n	8009920 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	f06f 0210 	mvn.w	r2, #16
 80098f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	2208      	movs	r2, #8
 80098f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	69db      	ldr	r3, [r3, #28]
 80098fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009902:	2b00      	cmp	r3, #0
 8009904:	d003      	beq.n	800990e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f000 fa9f 	bl	8009e4a <HAL_TIM_IC_CaptureCallback>
 800990c:	e005      	b.n	800991a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 fa91 	bl	8009e36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009914:	6878      	ldr	r0, [r7, #4]
 8009916:	f000 faac 	bl	8009e72 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	2200      	movs	r2, #0
 800991e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	691b      	ldr	r3, [r3, #16]
 8009926:	f003 0301 	and.w	r3, r3, #1
 800992a:	2b01      	cmp	r3, #1
 800992c:	d10e      	bne.n	800994c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68db      	ldr	r3, [r3, #12]
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	2b01      	cmp	r3, #1
 800993a:	d107      	bne.n	800994c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	f06f 0201 	mvn.w	r2, #1
 8009944:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 fa6b 	bl	8009e22 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	691b      	ldr	r3, [r3, #16]
 8009952:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009956:	2b80      	cmp	r3, #128	; 0x80
 8009958:	d10e      	bne.n	8009978 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009964:	2b80      	cmp	r3, #128	; 0x80
 8009966:	d107      	bne.n	8009978 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009972:	6878      	ldr	r0, [r7, #4]
 8009974:	f001 f88e 	bl	800aa94 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	691b      	ldr	r3, [r3, #16]
 800997e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009982:	2b40      	cmp	r3, #64	; 0x40
 8009984:	d10e      	bne.n	80099a4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	68db      	ldr	r3, [r3, #12]
 800998c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009990:	2b40      	cmp	r3, #64	; 0x40
 8009992:	d107      	bne.n	80099a4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800999c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 fa71 	bl	8009e86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	f003 0320 	and.w	r3, r3, #32
 80099ae:	2b20      	cmp	r3, #32
 80099b0:	d10e      	bne.n	80099d0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	f003 0320 	and.w	r3, r3, #32
 80099bc:	2b20      	cmp	r3, #32
 80099be:	d107      	bne.n	80099d0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	f06f 0220 	mvn.w	r2, #32
 80099c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f001 f858 	bl	800aa80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80099d0:	bf00      	nop
 80099d2:	3708      	adds	r7, #8
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b086      	sub	sp, #24
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80099e4:	2300      	movs	r3, #0
 80099e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d101      	bne.n	80099f6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80099f2:	2302      	movs	r3, #2
 80099f4:	e088      	b.n	8009b08 <HAL_TIM_IC_ConfigChannel+0x130>
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2201      	movs	r2, #1
 80099fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	d11b      	bne.n	8009a3c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6818      	ldr	r0, [r3, #0]
 8009a08:	68bb      	ldr	r3, [r7, #8]
 8009a0a:	6819      	ldr	r1, [r3, #0]
 8009a0c:	68bb      	ldr	r3, [r7, #8]
 8009a0e:	685a      	ldr	r2, [r3, #4]
 8009a10:	68bb      	ldr	r3, [r7, #8]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	f000 fd7c 	bl	800a510 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	699a      	ldr	r2, [r3, #24]
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f022 020c 	bic.w	r2, r2, #12
 8009a26:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	6999      	ldr	r1, [r3, #24]
 8009a2e:	68bb      	ldr	r3, [r7, #8]
 8009a30:	689a      	ldr	r2, [r3, #8]
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	430a      	orrs	r2, r1
 8009a38:	619a      	str	r2, [r3, #24]
 8009a3a:	e060      	b.n	8009afe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	2b04      	cmp	r3, #4
 8009a40:	d11c      	bne.n	8009a7c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	6818      	ldr	r0, [r3, #0]
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	6819      	ldr	r1, [r3, #0]
 8009a4a:	68bb      	ldr	r3, [r7, #8]
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	68db      	ldr	r3, [r3, #12]
 8009a52:	f000 fe00 	bl	800a656 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	699a      	ldr	r2, [r3, #24]
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009a64:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	6999      	ldr	r1, [r3, #24]
 8009a6c:	68bb      	ldr	r3, [r7, #8]
 8009a6e:	689b      	ldr	r3, [r3, #8]
 8009a70:	021a      	lsls	r2, r3, #8
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	430a      	orrs	r2, r1
 8009a78:	619a      	str	r2, [r3, #24]
 8009a7a:	e040      	b.n	8009afe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2b08      	cmp	r3, #8
 8009a80:	d11b      	bne.n	8009aba <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	6818      	ldr	r0, [r3, #0]
 8009a86:	68bb      	ldr	r3, [r7, #8]
 8009a88:	6819      	ldr	r1, [r3, #0]
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	685a      	ldr	r2, [r3, #4]
 8009a8e:	68bb      	ldr	r3, [r7, #8]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	f000 fe4d 	bl	800a730 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	69da      	ldr	r2, [r3, #28]
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f022 020c 	bic.w	r2, r2, #12
 8009aa4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	69d9      	ldr	r1, [r3, #28]
 8009aac:	68bb      	ldr	r3, [r7, #8]
 8009aae:	689a      	ldr	r2, [r3, #8]
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	430a      	orrs	r2, r1
 8009ab6:	61da      	str	r2, [r3, #28]
 8009ab8:	e021      	b.n	8009afe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2b0c      	cmp	r3, #12
 8009abe:	d11c      	bne.n	8009afa <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	6818      	ldr	r0, [r3, #0]
 8009ac4:	68bb      	ldr	r3, [r7, #8]
 8009ac6:	6819      	ldr	r1, [r3, #0]
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	685a      	ldr	r2, [r3, #4]
 8009acc:	68bb      	ldr	r3, [r7, #8]
 8009ace:	68db      	ldr	r3, [r3, #12]
 8009ad0:	f000 fe6a 	bl	800a7a8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	69da      	ldr	r2, [r3, #28]
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009ae2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	69d9      	ldr	r1, [r3, #28]
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	021a      	lsls	r2, r3, #8
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	430a      	orrs	r2, r1
 8009af6:	61da      	str	r2, [r3, #28]
 8009af8:	e001      	b.n	8009afe <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8009afa:	2301      	movs	r3, #1
 8009afc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3718      	adds	r7, #24
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}

08009b10 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b086      	sub	sp, #24
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	60f8      	str	r0, [r7, #12]
 8009b18:	60b9      	str	r1, [r7, #8]
 8009b1a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1c:	2300      	movs	r3, #0
 8009b1e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009b26:	2b01      	cmp	r3, #1
 8009b28:	d101      	bne.n	8009b2e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009b2a:	2302      	movs	r3, #2
 8009b2c:	e0ae      	b.n	8009c8c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	2201      	movs	r2, #1
 8009b32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	2b0c      	cmp	r3, #12
 8009b3a:	f200 809f 	bhi.w	8009c7c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009b3e:	a201      	add	r2, pc, #4	; (adr r2, 8009b44 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b44:	08009b79 	.word	0x08009b79
 8009b48:	08009c7d 	.word	0x08009c7d
 8009b4c:	08009c7d 	.word	0x08009c7d
 8009b50:	08009c7d 	.word	0x08009c7d
 8009b54:	08009bb9 	.word	0x08009bb9
 8009b58:	08009c7d 	.word	0x08009c7d
 8009b5c:	08009c7d 	.word	0x08009c7d
 8009b60:	08009c7d 	.word	0x08009c7d
 8009b64:	08009bfb 	.word	0x08009bfb
 8009b68:	08009c7d 	.word	0x08009c7d
 8009b6c:	08009c7d 	.word	0x08009c7d
 8009b70:	08009c7d 	.word	0x08009c7d
 8009b74:	08009c3b 	.word	0x08009c3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	68b9      	ldr	r1, [r7, #8]
 8009b7e:	4618      	mov	r0, r3
 8009b80:	f000 fb16 	bl	800a1b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	699a      	ldr	r2, [r3, #24]
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	f042 0208 	orr.w	r2, r2, #8
 8009b92:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	699a      	ldr	r2, [r3, #24]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f022 0204 	bic.w	r2, r2, #4
 8009ba2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	6999      	ldr	r1, [r3, #24]
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	691a      	ldr	r2, [r3, #16]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	430a      	orrs	r2, r1
 8009bb4:	619a      	str	r2, [r3, #24]
      break;
 8009bb6:	e064      	b.n	8009c82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	68b9      	ldr	r1, [r7, #8]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f000 fb66 	bl	800a290 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	699a      	ldr	r2, [r3, #24]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009bd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	699a      	ldr	r2, [r3, #24]
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	6999      	ldr	r1, [r3, #24]
 8009bea:	68bb      	ldr	r3, [r7, #8]
 8009bec:	691b      	ldr	r3, [r3, #16]
 8009bee:	021a      	lsls	r2, r3, #8
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	430a      	orrs	r2, r1
 8009bf6:	619a      	str	r2, [r3, #24]
      break;
 8009bf8:	e043      	b.n	8009c82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68b9      	ldr	r1, [r7, #8]
 8009c00:	4618      	mov	r0, r3
 8009c02:	f000 fbbb 	bl	800a37c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	69da      	ldr	r2, [r3, #28]
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	f042 0208 	orr.w	r2, r2, #8
 8009c14:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	69da      	ldr	r2, [r3, #28]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	f022 0204 	bic.w	r2, r2, #4
 8009c24:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	69d9      	ldr	r1, [r3, #28]
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	691a      	ldr	r2, [r3, #16]
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	430a      	orrs	r2, r1
 8009c36:	61da      	str	r2, [r3, #28]
      break;
 8009c38:	e023      	b.n	8009c82 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	68b9      	ldr	r1, [r7, #8]
 8009c40:	4618      	mov	r0, r3
 8009c42:	f000 fc0f 	bl	800a464 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	69da      	ldr	r2, [r3, #28]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009c54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	69da      	ldr	r2, [r3, #28]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	69d9      	ldr	r1, [r3, #28]
 8009c6c:	68bb      	ldr	r3, [r7, #8]
 8009c6e:	691b      	ldr	r3, [r3, #16]
 8009c70:	021a      	lsls	r2, r3, #8
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	430a      	orrs	r2, r1
 8009c78:	61da      	str	r2, [r3, #28]
      break;
 8009c7a:	e002      	b.n	8009c82 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	75fb      	strb	r3, [r7, #23]
      break;
 8009c80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2200      	movs	r2, #0
 8009c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3718      	adds	r7, #24
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
 8009c9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009ca8:	2b01      	cmp	r3, #1
 8009caa:	d101      	bne.n	8009cb0 <HAL_TIM_ConfigClockSource+0x1c>
 8009cac:	2302      	movs	r3, #2
 8009cae:	e0b4      	b.n	8009e1a <HAL_TIM_ConfigClockSource+0x186>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009cc8:	68bb      	ldr	r3, [r7, #8]
 8009cca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009cce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009cd0:	68bb      	ldr	r3, [r7, #8]
 8009cd2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009cd6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	68ba      	ldr	r2, [r7, #8]
 8009cde:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ce8:	d03e      	beq.n	8009d68 <HAL_TIM_ConfigClockSource+0xd4>
 8009cea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009cee:	f200 8087 	bhi.w	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009cf2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cf6:	f000 8086 	beq.w	8009e06 <HAL_TIM_ConfigClockSource+0x172>
 8009cfa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009cfe:	d87f      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d00:	2b70      	cmp	r3, #112	; 0x70
 8009d02:	d01a      	beq.n	8009d3a <HAL_TIM_ConfigClockSource+0xa6>
 8009d04:	2b70      	cmp	r3, #112	; 0x70
 8009d06:	d87b      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d08:	2b60      	cmp	r3, #96	; 0x60
 8009d0a:	d050      	beq.n	8009dae <HAL_TIM_ConfigClockSource+0x11a>
 8009d0c:	2b60      	cmp	r3, #96	; 0x60
 8009d0e:	d877      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d10:	2b50      	cmp	r3, #80	; 0x50
 8009d12:	d03c      	beq.n	8009d8e <HAL_TIM_ConfigClockSource+0xfa>
 8009d14:	2b50      	cmp	r3, #80	; 0x50
 8009d16:	d873      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d18:	2b40      	cmp	r3, #64	; 0x40
 8009d1a:	d058      	beq.n	8009dce <HAL_TIM_ConfigClockSource+0x13a>
 8009d1c:	2b40      	cmp	r3, #64	; 0x40
 8009d1e:	d86f      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d20:	2b30      	cmp	r3, #48	; 0x30
 8009d22:	d064      	beq.n	8009dee <HAL_TIM_ConfigClockSource+0x15a>
 8009d24:	2b30      	cmp	r3, #48	; 0x30
 8009d26:	d86b      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d28:	2b20      	cmp	r3, #32
 8009d2a:	d060      	beq.n	8009dee <HAL_TIM_ConfigClockSource+0x15a>
 8009d2c:	2b20      	cmp	r3, #32
 8009d2e:	d867      	bhi.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d05c      	beq.n	8009dee <HAL_TIM_ConfigClockSource+0x15a>
 8009d34:	2b10      	cmp	r3, #16
 8009d36:	d05a      	beq.n	8009dee <HAL_TIM_ConfigClockSource+0x15a>
 8009d38:	e062      	b.n	8009e00 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6818      	ldr	r0, [r3, #0]
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	6899      	ldr	r1, [r3, #8]
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	685a      	ldr	r2, [r3, #4]
 8009d46:	683b      	ldr	r3, [r7, #0]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	f000 fd85 	bl	800a858 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	689b      	ldr	r3, [r3, #8]
 8009d54:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009d5c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	68ba      	ldr	r2, [r7, #8]
 8009d64:	609a      	str	r2, [r3, #8]
      break;
 8009d66:	e04f      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	6818      	ldr	r0, [r3, #0]
 8009d6c:	683b      	ldr	r3, [r7, #0]
 8009d6e:	6899      	ldr	r1, [r3, #8]
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	685a      	ldr	r2, [r3, #4]
 8009d74:	683b      	ldr	r3, [r7, #0]
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	f000 fd6e 	bl	800a858 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	689a      	ldr	r2, [r3, #8]
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009d8a:	609a      	str	r2, [r3, #8]
      break;
 8009d8c:	e03c      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	6818      	ldr	r0, [r3, #0]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	6859      	ldr	r1, [r3, #4]
 8009d96:	683b      	ldr	r3, [r7, #0]
 8009d98:	68db      	ldr	r3, [r3, #12]
 8009d9a:	461a      	mov	r2, r3
 8009d9c:	f000 fc2c 	bl	800a5f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2150      	movs	r1, #80	; 0x50
 8009da6:	4618      	mov	r0, r3
 8009da8:	f000 fd3b 	bl	800a822 <TIM_ITRx_SetConfig>
      break;
 8009dac:	e02c      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6818      	ldr	r0, [r3, #0]
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	6859      	ldr	r1, [r3, #4]
 8009db6:	683b      	ldr	r3, [r7, #0]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	461a      	mov	r2, r3
 8009dbc:	f000 fc88 	bl	800a6d0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	2160      	movs	r1, #96	; 0x60
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	f000 fd2b 	bl	800a822 <TIM_ITRx_SetConfig>
      break;
 8009dcc:	e01c      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6818      	ldr	r0, [r3, #0]
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	6859      	ldr	r1, [r3, #4]
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	68db      	ldr	r3, [r3, #12]
 8009dda:	461a      	mov	r2, r3
 8009ddc:	f000 fc0c 	bl	800a5f8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	2140      	movs	r1, #64	; 0x40
 8009de6:	4618      	mov	r0, r3
 8009de8:	f000 fd1b 	bl	800a822 <TIM_ITRx_SetConfig>
      break;
 8009dec:	e00c      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	681a      	ldr	r2, [r3, #0]
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	4619      	mov	r1, r3
 8009df8:	4610      	mov	r0, r2
 8009dfa:	f000 fd12 	bl	800a822 <TIM_ITRx_SetConfig>
      break;
 8009dfe:	e003      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009e00:	2301      	movs	r3, #1
 8009e02:	73fb      	strb	r3, [r7, #15]
      break;
 8009e04:	e000      	b.n	8009e08 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009e06:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	2201      	movs	r2, #1
 8009e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	2200      	movs	r2, #0
 8009e14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3710      	adds	r7, #16
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}

08009e22 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e22:	b480      	push	{r7}
 8009e24:	b083      	sub	sp, #12
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009e2a:	bf00      	nop
 8009e2c:	370c      	adds	r7, #12
 8009e2e:	46bd      	mov	sp, r7
 8009e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e34:	4770      	bx	lr

08009e36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009e36:	b480      	push	{r7}
 8009e38:	b083      	sub	sp, #12
 8009e3a:	af00      	add	r7, sp, #0
 8009e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009e3e:	bf00      	nop
 8009e40:	370c      	adds	r7, #12
 8009e42:	46bd      	mov	sp, r7
 8009e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e48:	4770      	bx	lr

08009e4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e4a:	b480      	push	{r7}
 8009e4c:	b083      	sub	sp, #12
 8009e4e:	af00      	add	r7, sp, #0
 8009e50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e52:	bf00      	nop
 8009e54:	370c      	adds	r7, #12
 8009e56:	46bd      	mov	sp, r7
 8009e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5c:	4770      	bx	lr

08009e5e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009e5e:	b480      	push	{r7}
 8009e60:	b083      	sub	sp, #12
 8009e62:	af00      	add	r7, sp, #0
 8009e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8009e66:	bf00      	nop
 8009e68:	370c      	adds	r7, #12
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e70:	4770      	bx	lr

08009e72 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b083      	sub	sp, #12
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e7a:	bf00      	nop
 8009e7c:	370c      	adds	r7, #12
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr

08009e86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e86:	b480      	push	{r7}
 8009e88:	b083      	sub	sp, #12
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e8e:	bf00      	nop
 8009e90:	370c      	adds	r7, #12
 8009e92:	46bd      	mov	sp, r7
 8009e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e98:	4770      	bx	lr

08009e9a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009e9a:	b480      	push	{r7}
 8009e9c:	b083      	sub	sp, #12
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009ea2:	bf00      	nop
 8009ea4:	370c      	adds	r7, #12
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eac:	4770      	bx	lr

08009eae <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009eae:	b580      	push	{r7, lr}
 8009eb0:	b084      	sub	sp, #16
 8009eb2:	af00      	add	r7, sp, #0
 8009eb4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eba:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d107      	bne.n	8009ed6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2201      	movs	r2, #1
 8009eca:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	2201      	movs	r2, #1
 8009ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ed4:	e02a      	b.n	8009f2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eda:	687a      	ldr	r2, [r7, #4]
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d107      	bne.n	8009ef0 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	2202      	movs	r2, #2
 8009ee4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009eee:	e01d      	b.n	8009f2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef4:	687a      	ldr	r2, [r7, #4]
 8009ef6:	429a      	cmp	r2, r3
 8009ef8:	d107      	bne.n	8009f0a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2204      	movs	r2, #4
 8009efe:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	2201      	movs	r2, #1
 8009f04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f08:	e010      	b.n	8009f2c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f0e:	687a      	ldr	r2, [r7, #4]
 8009f10:	429a      	cmp	r2, r3
 8009f12:	d107      	bne.n	8009f24 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	2208      	movs	r2, #8
 8009f18:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	2201      	movs	r2, #1
 8009f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009f22:	e003      	b.n	8009f2c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	2201      	movs	r2, #1
 8009f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	f7ff ffb4 	bl	8009e9a <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2200      	movs	r2, #0
 8009f36:	771a      	strb	r2, [r3, #28]
}
 8009f38:	bf00      	nop
 8009f3a:	3710      	adds	r7, #16
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	bd80      	pop	{r7, pc}

08009f40 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8009f40:	b580      	push	{r7, lr}
 8009f42:	b084      	sub	sp, #16
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f4c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f52:	687a      	ldr	r2, [r7, #4]
 8009f54:	429a      	cmp	r2, r3
 8009f56:	d10f      	bne.n	8009f78 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	69db      	ldr	r3, [r3, #28]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d146      	bne.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	2201      	movs	r2, #1
 8009f6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009f76:	e03d      	b.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	429a      	cmp	r2, r3
 8009f80:	d10f      	bne.n	8009fa2 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2202      	movs	r2, #2
 8009f86:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	69db      	ldr	r3, [r3, #28]
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d131      	bne.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2201      	movs	r2, #1
 8009f94:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009fa0:	e028      	b.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009fa6:	687a      	ldr	r2, [r7, #4]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d10f      	bne.n	8009fcc <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2204      	movs	r2, #4
 8009fb0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	69db      	ldr	r3, [r3, #28]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d11c      	bne.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009fca:	e013      	b.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fd0:	687a      	ldr	r2, [r7, #4]
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d10e      	bne.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	2208      	movs	r2, #8
 8009fda:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	69db      	ldr	r3, [r3, #28]
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d107      	bne.n	8009ff4 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2201      	movs	r2, #1
 8009fe8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8009ff4:	68f8      	ldr	r0, [r7, #12]
 8009ff6:	f7ff ff28 	bl	8009e4a <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	2200      	movs	r2, #0
 8009ffe:	771a      	strb	r2, [r3, #28]
}
 800a000:	bf00      	nop
 800a002:	3710      	adds	r7, #16
 800a004:	46bd      	mov	sp, r7
 800a006:	bd80      	pop	{r7, pc}

0800a008 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b084      	sub	sp, #16
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a014:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a01a:	687a      	ldr	r2, [r7, #4]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d103      	bne.n	800a028 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2201      	movs	r2, #1
 800a024:	771a      	strb	r2, [r3, #28]
 800a026:	e019      	b.n	800a05c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a02c:	687a      	ldr	r2, [r7, #4]
 800a02e:	429a      	cmp	r2, r3
 800a030:	d103      	bne.n	800a03a <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2202      	movs	r2, #2
 800a036:	771a      	strb	r2, [r3, #28]
 800a038:	e010      	b.n	800a05c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	429a      	cmp	r2, r3
 800a042:	d103      	bne.n	800a04c <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	2204      	movs	r2, #4
 800a048:	771a      	strb	r2, [r3, #28]
 800a04a:	e007      	b.n	800a05c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a050:	687a      	ldr	r2, [r7, #4]
 800a052:	429a      	cmp	r2, r3
 800a054:	d102      	bne.n	800a05c <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	2208      	movs	r2, #8
 800a05a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800a05c:	68f8      	ldr	r0, [r7, #12]
 800a05e:	f7ff fefe 	bl	8009e5e <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	2200      	movs	r2, #0
 800a066:	771a      	strb	r2, [r3, #28]
}
 800a068:	bf00      	nop
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a070:	b480      	push	{r7}
 800a072:	b085      	sub	sp, #20
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]
 800a078:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a40      	ldr	r2, [pc, #256]	; (800a184 <TIM_Base_SetConfig+0x114>)
 800a084:	4293      	cmp	r3, r2
 800a086:	d013      	beq.n	800a0b0 <TIM_Base_SetConfig+0x40>
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a08e:	d00f      	beq.n	800a0b0 <TIM_Base_SetConfig+0x40>
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	4a3d      	ldr	r2, [pc, #244]	; (800a188 <TIM_Base_SetConfig+0x118>)
 800a094:	4293      	cmp	r3, r2
 800a096:	d00b      	beq.n	800a0b0 <TIM_Base_SetConfig+0x40>
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	4a3c      	ldr	r2, [pc, #240]	; (800a18c <TIM_Base_SetConfig+0x11c>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d007      	beq.n	800a0b0 <TIM_Base_SetConfig+0x40>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	4a3b      	ldr	r2, [pc, #236]	; (800a190 <TIM_Base_SetConfig+0x120>)
 800a0a4:	4293      	cmp	r3, r2
 800a0a6:	d003      	beq.n	800a0b0 <TIM_Base_SetConfig+0x40>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a3a      	ldr	r2, [pc, #232]	; (800a194 <TIM_Base_SetConfig+0x124>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d108      	bne.n	800a0c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a0b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	68fa      	ldr	r2, [r7, #12]
 800a0be:	4313      	orrs	r3, r2
 800a0c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	4a2f      	ldr	r2, [pc, #188]	; (800a184 <TIM_Base_SetConfig+0x114>)
 800a0c6:	4293      	cmp	r3, r2
 800a0c8:	d02b      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a0d0:	d027      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	4a2c      	ldr	r2, [pc, #176]	; (800a188 <TIM_Base_SetConfig+0x118>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d023      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	4a2b      	ldr	r2, [pc, #172]	; (800a18c <TIM_Base_SetConfig+0x11c>)
 800a0de:	4293      	cmp	r3, r2
 800a0e0:	d01f      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	4a2a      	ldr	r2, [pc, #168]	; (800a190 <TIM_Base_SetConfig+0x120>)
 800a0e6:	4293      	cmp	r3, r2
 800a0e8:	d01b      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	4a29      	ldr	r2, [pc, #164]	; (800a194 <TIM_Base_SetConfig+0x124>)
 800a0ee:	4293      	cmp	r3, r2
 800a0f0:	d017      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	4a28      	ldr	r2, [pc, #160]	; (800a198 <TIM_Base_SetConfig+0x128>)
 800a0f6:	4293      	cmp	r3, r2
 800a0f8:	d013      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	4a27      	ldr	r2, [pc, #156]	; (800a19c <TIM_Base_SetConfig+0x12c>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	d00f      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a26      	ldr	r2, [pc, #152]	; (800a1a0 <TIM_Base_SetConfig+0x130>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d00b      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	4a25      	ldr	r2, [pc, #148]	; (800a1a4 <TIM_Base_SetConfig+0x134>)
 800a10e:	4293      	cmp	r3, r2
 800a110:	d007      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a24      	ldr	r2, [pc, #144]	; (800a1a8 <TIM_Base_SetConfig+0x138>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d003      	beq.n	800a122 <TIM_Base_SetConfig+0xb2>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a23      	ldr	r2, [pc, #140]	; (800a1ac <TIM_Base_SetConfig+0x13c>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d108      	bne.n	800a134 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a128:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a12a:	683b      	ldr	r3, [r7, #0]
 800a12c:	68db      	ldr	r3, [r3, #12]
 800a12e:	68fa      	ldr	r2, [r7, #12]
 800a130:	4313      	orrs	r3, r2
 800a132:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	695b      	ldr	r3, [r3, #20]
 800a13e:	4313      	orrs	r3, r2
 800a140:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a148:	683b      	ldr	r3, [r7, #0]
 800a14a:	689a      	ldr	r2, [r3, #8]
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	4a0a      	ldr	r2, [pc, #40]	; (800a184 <TIM_Base_SetConfig+0x114>)
 800a15c:	4293      	cmp	r3, r2
 800a15e:	d003      	beq.n	800a168 <TIM_Base_SetConfig+0xf8>
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a0c      	ldr	r2, [pc, #48]	; (800a194 <TIM_Base_SetConfig+0x124>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d103      	bne.n	800a170 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a168:	683b      	ldr	r3, [r7, #0]
 800a16a:	691a      	ldr	r2, [r3, #16]
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2201      	movs	r2, #1
 800a174:	615a      	str	r2, [r3, #20]
}
 800a176:	bf00      	nop
 800a178:	3714      	adds	r7, #20
 800a17a:	46bd      	mov	sp, r7
 800a17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a180:	4770      	bx	lr
 800a182:	bf00      	nop
 800a184:	40010000 	.word	0x40010000
 800a188:	40000400 	.word	0x40000400
 800a18c:	40000800 	.word	0x40000800
 800a190:	40000c00 	.word	0x40000c00
 800a194:	40010400 	.word	0x40010400
 800a198:	40014000 	.word	0x40014000
 800a19c:	40014400 	.word	0x40014400
 800a1a0:	40014800 	.word	0x40014800
 800a1a4:	40001800 	.word	0x40001800
 800a1a8:	40001c00 	.word	0x40001c00
 800a1ac:	40002000 	.word	0x40002000

0800a1b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b087      	sub	sp, #28
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	6a1b      	ldr	r3, [r3, #32]
 800a1be:	f023 0201 	bic.w	r2, r3, #1
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6a1b      	ldr	r3, [r3, #32]
 800a1ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	699b      	ldr	r3, [r3, #24]
 800a1d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	f023 0303 	bic.w	r3, r3, #3
 800a1e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a1e8:	683b      	ldr	r3, [r7, #0]
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	68fa      	ldr	r2, [r7, #12]
 800a1ee:	4313      	orrs	r3, r2
 800a1f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a1f2:	697b      	ldr	r3, [r7, #20]
 800a1f4:	f023 0302 	bic.w	r3, r3, #2
 800a1f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	689b      	ldr	r3, [r3, #8]
 800a1fe:	697a      	ldr	r2, [r7, #20]
 800a200:	4313      	orrs	r3, r2
 800a202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	4a20      	ldr	r2, [pc, #128]	; (800a288 <TIM_OC1_SetConfig+0xd8>)
 800a208:	4293      	cmp	r3, r2
 800a20a:	d003      	beq.n	800a214 <TIM_OC1_SetConfig+0x64>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	4a1f      	ldr	r2, [pc, #124]	; (800a28c <TIM_OC1_SetConfig+0xdc>)
 800a210:	4293      	cmp	r3, r2
 800a212:	d10c      	bne.n	800a22e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	f023 0308 	bic.w	r3, r3, #8
 800a21a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a21c:	683b      	ldr	r3, [r7, #0]
 800a21e:	68db      	ldr	r3, [r3, #12]
 800a220:	697a      	ldr	r2, [r7, #20]
 800a222:	4313      	orrs	r3, r2
 800a224:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a226:	697b      	ldr	r3, [r7, #20]
 800a228:	f023 0304 	bic.w	r3, r3, #4
 800a22c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	4a15      	ldr	r2, [pc, #84]	; (800a288 <TIM_OC1_SetConfig+0xd8>)
 800a232:	4293      	cmp	r3, r2
 800a234:	d003      	beq.n	800a23e <TIM_OC1_SetConfig+0x8e>
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	4a14      	ldr	r2, [pc, #80]	; (800a28c <TIM_OC1_SetConfig+0xdc>)
 800a23a:	4293      	cmp	r3, r2
 800a23c:	d111      	bne.n	800a262 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a244:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a24c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	695b      	ldr	r3, [r3, #20]
 800a252:	693a      	ldr	r2, [r7, #16]
 800a254:	4313      	orrs	r3, r2
 800a256:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a258:	683b      	ldr	r3, [r7, #0]
 800a25a:	699b      	ldr	r3, [r3, #24]
 800a25c:	693a      	ldr	r2, [r7, #16]
 800a25e:	4313      	orrs	r3, r2
 800a260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	693a      	ldr	r2, [r7, #16]
 800a266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	68fa      	ldr	r2, [r7, #12]
 800a26c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	685a      	ldr	r2, [r3, #4]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	697a      	ldr	r2, [r7, #20]
 800a27a:	621a      	str	r2, [r3, #32]
}
 800a27c:	bf00      	nop
 800a27e:	371c      	adds	r7, #28
 800a280:	46bd      	mov	sp, r7
 800a282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a286:	4770      	bx	lr
 800a288:	40010000 	.word	0x40010000
 800a28c:	40010400 	.word	0x40010400

0800a290 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a290:	b480      	push	{r7}
 800a292:	b087      	sub	sp, #28
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
 800a298:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	6a1b      	ldr	r3, [r3, #32]
 800a29e:	f023 0210 	bic.w	r2, r3, #16
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a1b      	ldr	r3, [r3, #32]
 800a2aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	685b      	ldr	r3, [r3, #4]
 800a2b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	699b      	ldr	r3, [r3, #24]
 800a2b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a2be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a2c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	021b      	lsls	r3, r3, #8
 800a2ce:	68fa      	ldr	r2, [r7, #12]
 800a2d0:	4313      	orrs	r3, r2
 800a2d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	f023 0320 	bic.w	r3, r3, #32
 800a2da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a2dc:	683b      	ldr	r3, [r7, #0]
 800a2de:	689b      	ldr	r3, [r3, #8]
 800a2e0:	011b      	lsls	r3, r3, #4
 800a2e2:	697a      	ldr	r2, [r7, #20]
 800a2e4:	4313      	orrs	r3, r2
 800a2e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	4a22      	ldr	r2, [pc, #136]	; (800a374 <TIM_OC2_SetConfig+0xe4>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d003      	beq.n	800a2f8 <TIM_OC2_SetConfig+0x68>
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	4a21      	ldr	r2, [pc, #132]	; (800a378 <TIM_OC2_SetConfig+0xe8>)
 800a2f4:	4293      	cmp	r3, r2
 800a2f6:	d10d      	bne.n	800a314 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a2fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	68db      	ldr	r3, [r3, #12]
 800a304:	011b      	lsls	r3, r3, #4
 800a306:	697a      	ldr	r2, [r7, #20]
 800a308:	4313      	orrs	r3, r2
 800a30a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a312:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	4a17      	ldr	r2, [pc, #92]	; (800a374 <TIM_OC2_SetConfig+0xe4>)
 800a318:	4293      	cmp	r3, r2
 800a31a:	d003      	beq.n	800a324 <TIM_OC2_SetConfig+0x94>
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	4a16      	ldr	r2, [pc, #88]	; (800a378 <TIM_OC2_SetConfig+0xe8>)
 800a320:	4293      	cmp	r3, r2
 800a322:	d113      	bne.n	800a34c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a324:	693b      	ldr	r3, [r7, #16]
 800a326:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a32a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a332:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a334:	683b      	ldr	r3, [r7, #0]
 800a336:	695b      	ldr	r3, [r3, #20]
 800a338:	009b      	lsls	r3, r3, #2
 800a33a:	693a      	ldr	r2, [r7, #16]
 800a33c:	4313      	orrs	r3, r2
 800a33e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a340:	683b      	ldr	r3, [r7, #0]
 800a342:	699b      	ldr	r3, [r3, #24]
 800a344:	009b      	lsls	r3, r3, #2
 800a346:	693a      	ldr	r2, [r7, #16]
 800a348:	4313      	orrs	r3, r2
 800a34a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	693a      	ldr	r2, [r7, #16]
 800a350:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a358:	683b      	ldr	r3, [r7, #0]
 800a35a:	685a      	ldr	r2, [r3, #4]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	697a      	ldr	r2, [r7, #20]
 800a364:	621a      	str	r2, [r3, #32]
}
 800a366:	bf00      	nop
 800a368:	371c      	adds	r7, #28
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
 800a372:	bf00      	nop
 800a374:	40010000 	.word	0x40010000
 800a378:	40010400 	.word	0x40010400

0800a37c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a37c:	b480      	push	{r7}
 800a37e:	b087      	sub	sp, #28
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
 800a384:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	6a1b      	ldr	r3, [r3, #32]
 800a38a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6a1b      	ldr	r3, [r3, #32]
 800a396:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	685b      	ldr	r3, [r3, #4]
 800a39c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	69db      	ldr	r3, [r3, #28]
 800a3a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a3aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	f023 0303 	bic.w	r3, r3, #3
 800a3b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a3b4:	683b      	ldr	r3, [r7, #0]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	4313      	orrs	r3, r2
 800a3bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a3be:	697b      	ldr	r3, [r7, #20]
 800a3c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a3c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a3c6:	683b      	ldr	r3, [r7, #0]
 800a3c8:	689b      	ldr	r3, [r3, #8]
 800a3ca:	021b      	lsls	r3, r3, #8
 800a3cc:	697a      	ldr	r2, [r7, #20]
 800a3ce:	4313      	orrs	r3, r2
 800a3d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	4a21      	ldr	r2, [pc, #132]	; (800a45c <TIM_OC3_SetConfig+0xe0>)
 800a3d6:	4293      	cmp	r3, r2
 800a3d8:	d003      	beq.n	800a3e2 <TIM_OC3_SetConfig+0x66>
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	4a20      	ldr	r2, [pc, #128]	; (800a460 <TIM_OC3_SetConfig+0xe4>)
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d10d      	bne.n	800a3fe <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a3e2:	697b      	ldr	r3, [r7, #20]
 800a3e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a3e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a3ea:	683b      	ldr	r3, [r7, #0]
 800a3ec:	68db      	ldr	r3, [r3, #12]
 800a3ee:	021b      	lsls	r3, r3, #8
 800a3f0:	697a      	ldr	r2, [r7, #20]
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a3fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	4a16      	ldr	r2, [pc, #88]	; (800a45c <TIM_OC3_SetConfig+0xe0>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d003      	beq.n	800a40e <TIM_OC3_SetConfig+0x92>
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	4a15      	ldr	r2, [pc, #84]	; (800a460 <TIM_OC3_SetConfig+0xe4>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d113      	bne.n	800a436 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a414:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a416:	693b      	ldr	r3, [r7, #16]
 800a418:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a41c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a41e:	683b      	ldr	r3, [r7, #0]
 800a420:	695b      	ldr	r3, [r3, #20]
 800a422:	011b      	lsls	r3, r3, #4
 800a424:	693a      	ldr	r2, [r7, #16]
 800a426:	4313      	orrs	r3, r2
 800a428:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a42a:	683b      	ldr	r3, [r7, #0]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	011b      	lsls	r3, r3, #4
 800a430:	693a      	ldr	r2, [r7, #16]
 800a432:	4313      	orrs	r3, r2
 800a434:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	693a      	ldr	r2, [r7, #16]
 800a43a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	68fa      	ldr	r2, [r7, #12]
 800a440:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	685a      	ldr	r2, [r3, #4]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	697a      	ldr	r2, [r7, #20]
 800a44e:	621a      	str	r2, [r3, #32]
}
 800a450:	bf00      	nop
 800a452:	371c      	adds	r7, #28
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr
 800a45c:	40010000 	.word	0x40010000
 800a460:	40010400 	.word	0x40010400

0800a464 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a464:	b480      	push	{r7}
 800a466:	b087      	sub	sp, #28
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
 800a46c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6a1b      	ldr	r3, [r3, #32]
 800a472:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6a1b      	ldr	r3, [r3, #32]
 800a47e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	685b      	ldr	r3, [r3, #4]
 800a484:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a486:	687b      	ldr	r3, [r7, #4]
 800a488:	69db      	ldr	r3, [r3, #28]
 800a48a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a492:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a49a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a49c:	683b      	ldr	r3, [r7, #0]
 800a49e:	681b      	ldr	r3, [r3, #0]
 800a4a0:	021b      	lsls	r3, r3, #8
 800a4a2:	68fa      	ldr	r2, [r7, #12]
 800a4a4:	4313      	orrs	r3, r2
 800a4a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a4a8:	693b      	ldr	r3, [r7, #16]
 800a4aa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a4ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a4b0:	683b      	ldr	r3, [r7, #0]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	031b      	lsls	r3, r3, #12
 800a4b6:	693a      	ldr	r2, [r7, #16]
 800a4b8:	4313      	orrs	r3, r2
 800a4ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	4a12      	ldr	r2, [pc, #72]	; (800a508 <TIM_OC4_SetConfig+0xa4>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d003      	beq.n	800a4cc <TIM_OC4_SetConfig+0x68>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	4a11      	ldr	r2, [pc, #68]	; (800a50c <TIM_OC4_SetConfig+0xa8>)
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d109      	bne.n	800a4e0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a4d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	695b      	ldr	r3, [r3, #20]
 800a4d8:	019b      	lsls	r3, r3, #6
 800a4da:	697a      	ldr	r2, [r7, #20]
 800a4dc:	4313      	orrs	r3, r2
 800a4de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	697a      	ldr	r2, [r7, #20]
 800a4e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	685a      	ldr	r2, [r3, #4]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	693a      	ldr	r2, [r7, #16]
 800a4f8:	621a      	str	r2, [r3, #32]
}
 800a4fa:	bf00      	nop
 800a4fc:	371c      	adds	r7, #28
 800a4fe:	46bd      	mov	sp, r7
 800a500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a504:	4770      	bx	lr
 800a506:	bf00      	nop
 800a508:	40010000 	.word	0x40010000
 800a50c:	40010400 	.word	0x40010400

0800a510 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a510:	b480      	push	{r7}
 800a512:	b087      	sub	sp, #28
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	6a1b      	ldr	r3, [r3, #32]
 800a522:	f023 0201 	bic.w	r2, r3, #1
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	699b      	ldr	r3, [r3, #24]
 800a52e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	6a1b      	ldr	r3, [r3, #32]
 800a534:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a536:	68fb      	ldr	r3, [r7, #12]
 800a538:	4a28      	ldr	r2, [pc, #160]	; (800a5dc <TIM_TI1_SetConfig+0xcc>)
 800a53a:	4293      	cmp	r3, r2
 800a53c:	d01b      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a544:	d017      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a546:	68fb      	ldr	r3, [r7, #12]
 800a548:	4a25      	ldr	r2, [pc, #148]	; (800a5e0 <TIM_TI1_SetConfig+0xd0>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d013      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	4a24      	ldr	r2, [pc, #144]	; (800a5e4 <TIM_TI1_SetConfig+0xd4>)
 800a552:	4293      	cmp	r3, r2
 800a554:	d00f      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	4a23      	ldr	r2, [pc, #140]	; (800a5e8 <TIM_TI1_SetConfig+0xd8>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	d00b      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	4a22      	ldr	r2, [pc, #136]	; (800a5ec <TIM_TI1_SetConfig+0xdc>)
 800a562:	4293      	cmp	r3, r2
 800a564:	d007      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	4a21      	ldr	r2, [pc, #132]	; (800a5f0 <TIM_TI1_SetConfig+0xe0>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	d003      	beq.n	800a576 <TIM_TI1_SetConfig+0x66>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	4a20      	ldr	r2, [pc, #128]	; (800a5f4 <TIM_TI1_SetConfig+0xe4>)
 800a572:	4293      	cmp	r3, r2
 800a574:	d101      	bne.n	800a57a <TIM_TI1_SetConfig+0x6a>
 800a576:	2301      	movs	r3, #1
 800a578:	e000      	b.n	800a57c <TIM_TI1_SetConfig+0x6c>
 800a57a:	2300      	movs	r3, #0
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d008      	beq.n	800a592 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a580:	697b      	ldr	r3, [r7, #20]
 800a582:	f023 0303 	bic.w	r3, r3, #3
 800a586:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a588:	697a      	ldr	r2, [r7, #20]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	4313      	orrs	r3, r2
 800a58e:	617b      	str	r3, [r7, #20]
 800a590:	e003      	b.n	800a59a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	f043 0301 	orr.w	r3, r3, #1
 800a598:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a59a:	697b      	ldr	r3, [r7, #20]
 800a59c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a5a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a5a2:	683b      	ldr	r3, [r7, #0]
 800a5a4:	011b      	lsls	r3, r3, #4
 800a5a6:	b2db      	uxtb	r3, r3
 800a5a8:	697a      	ldr	r2, [r7, #20]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	f023 030a 	bic.w	r3, r3, #10
 800a5b4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	f003 030a 	and.w	r3, r3, #10
 800a5bc:	693a      	ldr	r2, [r7, #16]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	697a      	ldr	r2, [r7, #20]
 800a5c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	693a      	ldr	r2, [r7, #16]
 800a5cc:	621a      	str	r2, [r3, #32]
}
 800a5ce:	bf00      	nop
 800a5d0:	371c      	adds	r7, #28
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
 800a5da:	bf00      	nop
 800a5dc:	40010000 	.word	0x40010000
 800a5e0:	40000400 	.word	0x40000400
 800a5e4:	40000800 	.word	0x40000800
 800a5e8:	40000c00 	.word	0x40000c00
 800a5ec:	40010400 	.word	0x40010400
 800a5f0:	40014000 	.word	0x40014000
 800a5f4:	40001800 	.word	0x40001800

0800a5f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b087      	sub	sp, #28
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	60f8      	str	r0, [r7, #12]
 800a600:	60b9      	str	r1, [r7, #8]
 800a602:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	6a1b      	ldr	r3, [r3, #32]
 800a608:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	6a1b      	ldr	r3, [r3, #32]
 800a60e:	f023 0201 	bic.w	r2, r3, #1
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	699b      	ldr	r3, [r3, #24]
 800a61a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a622:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	011b      	lsls	r3, r3, #4
 800a628:	693a      	ldr	r2, [r7, #16]
 800a62a:	4313      	orrs	r3, r2
 800a62c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a62e:	697b      	ldr	r3, [r7, #20]
 800a630:	f023 030a 	bic.w	r3, r3, #10
 800a634:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a636:	697a      	ldr	r2, [r7, #20]
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	693a      	ldr	r2, [r7, #16]
 800a642:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	697a      	ldr	r2, [r7, #20]
 800a648:	621a      	str	r2, [r3, #32]
}
 800a64a:	bf00      	nop
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr

0800a656 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a656:	b480      	push	{r7}
 800a658:	b087      	sub	sp, #28
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	60f8      	str	r0, [r7, #12]
 800a65e:	60b9      	str	r1, [r7, #8]
 800a660:	607a      	str	r2, [r7, #4]
 800a662:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6a1b      	ldr	r3, [r3, #32]
 800a668:	f023 0210 	bic.w	r2, r3, #16
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	699b      	ldr	r3, [r3, #24]
 800a674:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a676:	68fb      	ldr	r3, [r7, #12]
 800a678:	6a1b      	ldr	r3, [r3, #32]
 800a67a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a682:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	021b      	lsls	r3, r3, #8
 800a688:	697a      	ldr	r2, [r7, #20]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a68e:	697b      	ldr	r3, [r7, #20]
 800a690:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a694:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	031b      	lsls	r3, r3, #12
 800a69a:	b29b      	uxth	r3, r3
 800a69c:	697a      	ldr	r2, [r7, #20]
 800a69e:	4313      	orrs	r3, r2
 800a6a0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a6a2:	693b      	ldr	r3, [r7, #16]
 800a6a4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a6a8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a6aa:	68bb      	ldr	r3, [r7, #8]
 800a6ac:	011b      	lsls	r3, r3, #4
 800a6ae:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a6b2:	693a      	ldr	r2, [r7, #16]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	697a      	ldr	r2, [r7, #20]
 800a6bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	693a      	ldr	r2, [r7, #16]
 800a6c2:	621a      	str	r2, [r3, #32]
}
 800a6c4:	bf00      	nop
 800a6c6:	371c      	adds	r7, #28
 800a6c8:	46bd      	mov	sp, r7
 800a6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ce:	4770      	bx	lr

0800a6d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b087      	sub	sp, #28
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	60f8      	str	r0, [r7, #12]
 800a6d8:	60b9      	str	r1, [r7, #8]
 800a6da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	6a1b      	ldr	r3, [r3, #32]
 800a6e0:	f023 0210 	bic.w	r2, r3, #16
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	699b      	ldr	r3, [r3, #24]
 800a6ec:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	6a1b      	ldr	r3, [r3, #32]
 800a6f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a6f4:	697b      	ldr	r3, [r7, #20]
 800a6f6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a6fa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	031b      	lsls	r3, r3, #12
 800a700:	697a      	ldr	r2, [r7, #20]
 800a702:	4313      	orrs	r3, r2
 800a704:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a706:	693b      	ldr	r3, [r7, #16]
 800a708:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a70c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a70e:	68bb      	ldr	r3, [r7, #8]
 800a710:	011b      	lsls	r3, r3, #4
 800a712:	693a      	ldr	r2, [r7, #16]
 800a714:	4313      	orrs	r3, r2
 800a716:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	697a      	ldr	r2, [r7, #20]
 800a71c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	693a      	ldr	r2, [r7, #16]
 800a722:	621a      	str	r2, [r3, #32]
}
 800a724:	bf00      	nop
 800a726:	371c      	adds	r7, #28
 800a728:	46bd      	mov	sp, r7
 800a72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72e:	4770      	bx	lr

0800a730 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a730:	b480      	push	{r7}
 800a732:	b087      	sub	sp, #28
 800a734:	af00      	add	r7, sp, #0
 800a736:	60f8      	str	r0, [r7, #12]
 800a738:	60b9      	str	r1, [r7, #8]
 800a73a:	607a      	str	r2, [r7, #4]
 800a73c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6a1b      	ldr	r3, [r3, #32]
 800a742:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	69db      	ldr	r3, [r3, #28]
 800a74e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	6a1b      	ldr	r3, [r3, #32]
 800a754:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	f023 0303 	bic.w	r3, r3, #3
 800a75c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a75e:	697a      	ldr	r2, [r7, #20]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	4313      	orrs	r3, r2
 800a764:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a766:	697b      	ldr	r3, [r7, #20]
 800a768:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a76c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	011b      	lsls	r3, r3, #4
 800a772:	b2db      	uxtb	r3, r3
 800a774:	697a      	ldr	r2, [r7, #20]
 800a776:	4313      	orrs	r3, r2
 800a778:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a77a:	693b      	ldr	r3, [r7, #16]
 800a77c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a780:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a782:	68bb      	ldr	r3, [r7, #8]
 800a784:	021b      	lsls	r3, r3, #8
 800a786:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a78a:	693a      	ldr	r2, [r7, #16]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	697a      	ldr	r2, [r7, #20]
 800a794:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	693a      	ldr	r2, [r7, #16]
 800a79a:	621a      	str	r2, [r3, #32]
}
 800a79c:	bf00      	nop
 800a79e:	371c      	adds	r7, #28
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr

0800a7a8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a7a8:	b480      	push	{r7}
 800a7aa:	b087      	sub	sp, #28
 800a7ac:	af00      	add	r7, sp, #0
 800a7ae:	60f8      	str	r0, [r7, #12]
 800a7b0:	60b9      	str	r1, [r7, #8]
 800a7b2:	607a      	str	r2, [r7, #4]
 800a7b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	6a1b      	ldr	r3, [r3, #32]
 800a7ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	69db      	ldr	r3, [r3, #28]
 800a7c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	6a1b      	ldr	r3, [r3, #32]
 800a7cc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7d4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	021b      	lsls	r3, r3, #8
 800a7da:	697a      	ldr	r2, [r7, #20]
 800a7dc:	4313      	orrs	r3, r2
 800a7de:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a7e0:	697b      	ldr	r3, [r7, #20]
 800a7e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a7e6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	031b      	lsls	r3, r3, #12
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	697a      	ldr	r2, [r7, #20]
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a7f4:	693b      	ldr	r3, [r7, #16]
 800a7f6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a7fa:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a7fc:	68bb      	ldr	r3, [r7, #8]
 800a7fe:	031b      	lsls	r3, r3, #12
 800a800:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a804:	693a      	ldr	r2, [r7, #16]
 800a806:	4313      	orrs	r3, r2
 800a808:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	697a      	ldr	r2, [r7, #20]
 800a80e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	693a      	ldr	r2, [r7, #16]
 800a814:	621a      	str	r2, [r3, #32]
}
 800a816:	bf00      	nop
 800a818:	371c      	adds	r7, #28
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr

0800a822 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a822:	b480      	push	{r7}
 800a824:	b085      	sub	sp, #20
 800a826:	af00      	add	r7, sp, #0
 800a828:	6078      	str	r0, [r7, #4]
 800a82a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a838:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a83a:	683a      	ldr	r2, [r7, #0]
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	4313      	orrs	r3, r2
 800a840:	f043 0307 	orr.w	r3, r3, #7
 800a844:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	68fa      	ldr	r2, [r7, #12]
 800a84a:	609a      	str	r2, [r3, #8]
}
 800a84c:	bf00      	nop
 800a84e:	3714      	adds	r7, #20
 800a850:	46bd      	mov	sp, r7
 800a852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a856:	4770      	bx	lr

0800a858 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a858:	b480      	push	{r7}
 800a85a:	b087      	sub	sp, #28
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	60f8      	str	r0, [r7, #12]
 800a860:	60b9      	str	r1, [r7, #8]
 800a862:	607a      	str	r2, [r7, #4]
 800a864:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	689b      	ldr	r3, [r3, #8]
 800a86a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a872:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	021a      	lsls	r2, r3, #8
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	431a      	orrs	r2, r3
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	4313      	orrs	r3, r2
 800a880:	697a      	ldr	r2, [r7, #20]
 800a882:	4313      	orrs	r3, r2
 800a884:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	697a      	ldr	r2, [r7, #20]
 800a88a:	609a      	str	r2, [r3, #8]
}
 800a88c:	bf00      	nop
 800a88e:	371c      	adds	r7, #28
 800a890:	46bd      	mov	sp, r7
 800a892:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a896:	4770      	bx	lr

0800a898 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a898:	b480      	push	{r7}
 800a89a:	b087      	sub	sp, #28
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	60f8      	str	r0, [r7, #12]
 800a8a0:	60b9      	str	r1, [r7, #8]
 800a8a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a8a4:	68bb      	ldr	r3, [r7, #8]
 800a8a6:	f003 031f 	and.w	r3, r3, #31
 800a8aa:	2201      	movs	r2, #1
 800a8ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a8b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	6a1a      	ldr	r2, [r3, #32]
 800a8b6:	697b      	ldr	r3, [r7, #20]
 800a8b8:	43db      	mvns	r3, r3
 800a8ba:	401a      	ands	r2, r3
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	6a1a      	ldr	r2, [r3, #32]
 800a8c4:	68bb      	ldr	r3, [r7, #8]
 800a8c6:	f003 031f 	and.w	r3, r3, #31
 800a8ca:	6879      	ldr	r1, [r7, #4]
 800a8cc:	fa01 f303 	lsl.w	r3, r1, r3
 800a8d0:	431a      	orrs	r2, r3
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	621a      	str	r2, [r3, #32]
}
 800a8d6:	bf00      	nop
 800a8d8:	371c      	adds	r7, #28
 800a8da:	46bd      	mov	sp, r7
 800a8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8e0:	4770      	bx	lr
	...

0800a8e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a8e4:	b480      	push	{r7}
 800a8e6:	b085      	sub	sp, #20
 800a8e8:	af00      	add	r7, sp, #0
 800a8ea:	6078      	str	r0, [r7, #4]
 800a8ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d101      	bne.n	800a8fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	e05a      	b.n	800a9b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	2201      	movs	r2, #1
 800a900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	2202      	movs	r2, #2
 800a908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	681b      	ldr	r3, [r3, #0]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	689b      	ldr	r3, [r3, #8]
 800a91a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a922:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a924:	683b      	ldr	r3, [r7, #0]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	68fa      	ldr	r2, [r7, #12]
 800a92a:	4313      	orrs	r3, r2
 800a92c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	68fa      	ldr	r2, [r7, #12]
 800a934:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	4a21      	ldr	r2, [pc, #132]	; (800a9c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d022      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a948:	d01d      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	4a1d      	ldr	r2, [pc, #116]	; (800a9c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a950:	4293      	cmp	r3, r2
 800a952:	d018      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	4a1b      	ldr	r2, [pc, #108]	; (800a9c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a95a:	4293      	cmp	r3, r2
 800a95c:	d013      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4a1a      	ldr	r2, [pc, #104]	; (800a9cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d00e      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	4a18      	ldr	r2, [pc, #96]	; (800a9d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d009      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	4a17      	ldr	r2, [pc, #92]	; (800a9d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a978:	4293      	cmp	r3, r2
 800a97a:	d004      	beq.n	800a986 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	4a15      	ldr	r2, [pc, #84]	; (800a9d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a982:	4293      	cmp	r3, r2
 800a984:	d10c      	bne.n	800a9a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a98c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	4313      	orrs	r3, r2
 800a996:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	68ba      	ldr	r2, [r7, #8]
 800a99e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a9b0:	2300      	movs	r3, #0
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3714      	adds	r7, #20
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9bc:	4770      	bx	lr
 800a9be:	bf00      	nop
 800a9c0:	40010000 	.word	0x40010000
 800a9c4:	40000400 	.word	0x40000400
 800a9c8:	40000800 	.word	0x40000800
 800a9cc:	40000c00 	.word	0x40000c00
 800a9d0:	40010400 	.word	0x40010400
 800a9d4:	40014000 	.word	0x40014000
 800a9d8:	40001800 	.word	0x40001800

0800a9dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a9dc:	b480      	push	{r7}
 800a9de:	b085      	sub	sp, #20
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
 800a9e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a9e6:	2300      	movs	r3, #0
 800a9e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a9f0:	2b01      	cmp	r3, #1
 800a9f2:	d101      	bne.n	800a9f8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a9f4:	2302      	movs	r3, #2
 800a9f6:	e03d      	b.n	800aa74 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2201      	movs	r2, #1
 800a9fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	4313      	orrs	r3, r2
 800aa0c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aa14:	683b      	ldr	r3, [r7, #0]
 800aa16:	689b      	ldr	r3, [r3, #8]
 800aa18:	4313      	orrs	r3, r2
 800aa1a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	4313      	orrs	r3, r2
 800aa28:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aa30:	683b      	ldr	r3, [r7, #0]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4313      	orrs	r3, r2
 800aa36:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aa3e:	683b      	ldr	r3, [r7, #0]
 800aa40:	691b      	ldr	r3, [r3, #16]
 800aa42:	4313      	orrs	r3, r2
 800aa44:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	695b      	ldr	r3, [r3, #20]
 800aa50:	4313      	orrs	r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aa5a:	683b      	ldr	r3, [r7, #0]
 800aa5c:	69db      	ldr	r3, [r3, #28]
 800aa5e:	4313      	orrs	r3, r2
 800aa60:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	68fa      	ldr	r2, [r7, #12]
 800aa68:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa72:	2300      	movs	r3, #0
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	3714      	adds	r7, #20
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800aa88:	bf00      	nop
 800aa8a:	370c      	adds	r7, #12
 800aa8c:	46bd      	mov	sp, r7
 800aa8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa92:	4770      	bx	lr

0800aa94 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800aa94:	b480      	push	{r7}
 800aa96:	b083      	sub	sp, #12
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800aa9c:	bf00      	nop
 800aa9e:	370c      	adds	r7, #12
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa6:	4770      	bx	lr

0800aaa8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d101      	bne.n	800aaba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800aab6:	2301      	movs	r3, #1
 800aab8:	e03f      	b.n	800ab3a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d106      	bne.n	800aad4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	2200      	movs	r2, #0
 800aaca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7fb f95c 	bl	8005d8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	2224      	movs	r2, #36	; 0x24
 800aad8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	68da      	ldr	r2, [r3, #12]
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	681b      	ldr	r3, [r3, #0]
 800aae6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aaea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f000 fe81 	bl	800b7f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	691a      	ldr	r2, [r3, #16]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ab00:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	695a      	ldr	r2, [r3, #20]
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ab10:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	68da      	ldr	r2, [r3, #12]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab20:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	2220      	movs	r2, #32
 800ab2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2220      	movs	r2, #32
 800ab34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ab38:	2300      	movs	r3, #0
}
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	3708      	adds	r7, #8
 800ab3e:	46bd      	mov	sp, r7
 800ab40:	bd80      	pop	{r7, pc}

0800ab42 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab42:	b580      	push	{r7, lr}
 800ab44:	b08a      	sub	sp, #40	; 0x28
 800ab46:	af02      	add	r7, sp, #8
 800ab48:	60f8      	str	r0, [r7, #12]
 800ab4a:	60b9      	str	r1, [r7, #8]
 800ab4c:	603b      	str	r3, [r7, #0]
 800ab4e:	4613      	mov	r3, r2
 800ab50:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ab52:	2300      	movs	r3, #0
 800ab54:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab5c:	b2db      	uxtb	r3, r3
 800ab5e:	2b20      	cmp	r3, #32
 800ab60:	d17c      	bne.n	800ac5c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ab62:	68bb      	ldr	r3, [r7, #8]
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d002      	beq.n	800ab6e <HAL_UART_Transmit+0x2c>
 800ab68:	88fb      	ldrh	r3, [r7, #6]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d101      	bne.n	800ab72 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ab6e:	2301      	movs	r3, #1
 800ab70:	e075      	b.n	800ac5e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	d101      	bne.n	800ab80 <HAL_UART_Transmit+0x3e>
 800ab7c:	2302      	movs	r3, #2
 800ab7e:	e06e      	b.n	800ac5e <HAL_UART_Transmit+0x11c>
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2201      	movs	r2, #1
 800ab84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2200      	movs	r2, #0
 800ab8c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2221      	movs	r2, #33	; 0x21
 800ab92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ab96:	f7fb fbdb 	bl	8006350 <HAL_GetTick>
 800ab9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	88fa      	ldrh	r2, [r7, #6]
 800aba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	88fa      	ldrh	r2, [r7, #6]
 800aba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	689b      	ldr	r3, [r3, #8]
 800abac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800abb0:	d108      	bne.n	800abc4 <HAL_UART_Transmit+0x82>
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	691b      	ldr	r3, [r3, #16]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d104      	bne.n	800abc4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800abba:	2300      	movs	r3, #0
 800abbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	61bb      	str	r3, [r7, #24]
 800abc2:	e003      	b.n	800abcc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800abc4:	68bb      	ldr	r3, [r7, #8]
 800abc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800abc8:	2300      	movs	r3, #0
 800abca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800abcc:	68fb      	ldr	r3, [r7, #12]
 800abce:	2200      	movs	r2, #0
 800abd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800abd4:	e02a      	b.n	800ac2c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	9300      	str	r3, [sp, #0]
 800abda:	697b      	ldr	r3, [r7, #20]
 800abdc:	2200      	movs	r2, #0
 800abde:	2180      	movs	r1, #128	; 0x80
 800abe0:	68f8      	ldr	r0, [r7, #12]
 800abe2:	f000 fbc1 	bl	800b368 <UART_WaitOnFlagUntilTimeout>
 800abe6:	4603      	mov	r3, r0
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d001      	beq.n	800abf0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800abec:	2303      	movs	r3, #3
 800abee:	e036      	b.n	800ac5e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800abf0:	69fb      	ldr	r3, [r7, #28]
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10b      	bne.n	800ac0e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800abf6:	69bb      	ldr	r3, [r7, #24]
 800abf8:	881b      	ldrh	r3, [r3, #0]
 800abfa:	461a      	mov	r2, r3
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ac04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ac06:	69bb      	ldr	r3, [r7, #24]
 800ac08:	3302      	adds	r3, #2
 800ac0a:	61bb      	str	r3, [r7, #24]
 800ac0c:	e007      	b.n	800ac1e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ac0e:	69fb      	ldr	r3, [r7, #28]
 800ac10:	781a      	ldrb	r2, [r3, #0]
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800ac18:	69fb      	ldr	r3, [r7, #28]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac22:	b29b      	uxth	r3, r3
 800ac24:	3b01      	subs	r3, #1
 800ac26:	b29a      	uxth	r2, r3
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d1cf      	bne.n	800abd6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	9300      	str	r3, [sp, #0]
 800ac3a:	697b      	ldr	r3, [r7, #20]
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	2140      	movs	r1, #64	; 0x40
 800ac40:	68f8      	ldr	r0, [r7, #12]
 800ac42:	f000 fb91 	bl	800b368 <UART_WaitOnFlagUntilTimeout>
 800ac46:	4603      	mov	r3, r0
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d001      	beq.n	800ac50 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800ac4c:	2303      	movs	r3, #3
 800ac4e:	e006      	b.n	800ac5e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2220      	movs	r2, #32
 800ac54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	e000      	b.n	800ac5e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ac5c:	2302      	movs	r3, #2
  }
}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3720      	adds	r7, #32
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b08a      	sub	sp, #40	; 0x28
 800ac6a:	af02      	add	r7, sp, #8
 800ac6c:	60f8      	str	r0, [r7, #12]
 800ac6e:	60b9      	str	r1, [r7, #8]
 800ac70:	603b      	str	r3, [r7, #0]
 800ac72:	4613      	mov	r3, r2
 800ac74:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ac76:	2300      	movs	r3, #0
 800ac78:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ac80:	b2db      	uxtb	r3, r3
 800ac82:	2b20      	cmp	r3, #32
 800ac84:	f040 808c 	bne.w	800ada0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d002      	beq.n	800ac94 <HAL_UART_Receive+0x2e>
 800ac8e:	88fb      	ldrh	r3, [r7, #6]
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d101      	bne.n	800ac98 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800ac94:	2301      	movs	r3, #1
 800ac96:	e084      	b.n	800ada2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d101      	bne.n	800aca6 <HAL_UART_Receive+0x40>
 800aca2:	2302      	movs	r3, #2
 800aca4:	e07d      	b.n	800ada2 <HAL_UART_Receive+0x13c>
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	2201      	movs	r2, #1
 800acaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2200      	movs	r2, #0
 800acb2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	2222      	movs	r2, #34	; 0x22
 800acb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	2200      	movs	r2, #0
 800acc0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800acc2:	f7fb fb45 	bl	8006350 <HAL_GetTick>
 800acc6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	88fa      	ldrh	r2, [r7, #6]
 800accc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	88fa      	ldrh	r2, [r7, #6]
 800acd2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	689b      	ldr	r3, [r3, #8]
 800acd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800acdc:	d108      	bne.n	800acf0 <HAL_UART_Receive+0x8a>
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	691b      	ldr	r3, [r3, #16]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d104      	bne.n	800acf0 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800ace6:	2300      	movs	r3, #0
 800ace8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	61bb      	str	r3, [r7, #24]
 800acee:	e003      	b.n	800acf8 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800acf0:	68bb      	ldr	r3, [r7, #8]
 800acf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800acf4:	2300      	movs	r3, #0
 800acf6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	2200      	movs	r2, #0
 800acfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800ad00:	e043      	b.n	800ad8a <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	9300      	str	r3, [sp, #0]
 800ad06:	697b      	ldr	r3, [r7, #20]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	2120      	movs	r1, #32
 800ad0c:	68f8      	ldr	r0, [r7, #12]
 800ad0e:	f000 fb2b 	bl	800b368 <UART_WaitOnFlagUntilTimeout>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800ad18:	2303      	movs	r3, #3
 800ad1a:	e042      	b.n	800ada2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d10c      	bne.n	800ad3c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ad2e:	b29a      	uxth	r2, r3
 800ad30:	69bb      	ldr	r3, [r7, #24]
 800ad32:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800ad34:	69bb      	ldr	r3, [r7, #24]
 800ad36:	3302      	adds	r3, #2
 800ad38:	61bb      	str	r3, [r7, #24]
 800ad3a:	e01f      	b.n	800ad7c <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	689b      	ldr	r3, [r3, #8]
 800ad40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ad44:	d007      	beq.n	800ad56 <HAL_UART_Receive+0xf0>
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d10a      	bne.n	800ad64 <HAL_UART_Receive+0xfe>
 800ad4e:	68fb      	ldr	r3, [r7, #12]
 800ad50:	691b      	ldr	r3, [r3, #16]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d106      	bne.n	800ad64 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	685b      	ldr	r3, [r3, #4]
 800ad5c:	b2da      	uxtb	r2, r3
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	701a      	strb	r2, [r3, #0]
 800ad62:	e008      	b.n	800ad76 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	b2db      	uxtb	r3, r3
 800ad6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad70:	b2da      	uxtb	r2, r3
 800ad72:	69fb      	ldr	r3, [r7, #28]
 800ad74:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800ad76:	69fb      	ldr	r3, [r7, #28]
 800ad78:	3301      	adds	r3, #1
 800ad7a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad80:	b29b      	uxth	r3, r3
 800ad82:	3b01      	subs	r3, #1
 800ad84:	b29a      	uxth	r2, r3
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad8e:	b29b      	uxth	r3, r3
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d1b6      	bne.n	800ad02 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	2220      	movs	r2, #32
 800ad98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800ad9c:	2300      	movs	r3, #0
 800ad9e:	e000      	b.n	800ada2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800ada0:	2302      	movs	r3, #2
  }
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3720      	adds	r7, #32
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}

0800adaa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800adaa:	b580      	push	{r7, lr}
 800adac:	b084      	sub	sp, #16
 800adae:	af00      	add	r7, sp, #0
 800adb0:	60f8      	str	r0, [r7, #12]
 800adb2:	60b9      	str	r1, [r7, #8]
 800adb4:	4613      	mov	r3, r2
 800adb6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	2b20      	cmp	r3, #32
 800adc2:	d11d      	bne.n	800ae00 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800adc4:	68bb      	ldr	r3, [r7, #8]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d002      	beq.n	800add0 <HAL_UART_Receive_IT+0x26>
 800adca:	88fb      	ldrh	r3, [r7, #6]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	d101      	bne.n	800add4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800add0:	2301      	movs	r3, #1
 800add2:	e016      	b.n	800ae02 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800adda:	2b01      	cmp	r3, #1
 800addc:	d101      	bne.n	800ade2 <HAL_UART_Receive_IT+0x38>
 800adde:	2302      	movs	r3, #2
 800ade0:	e00f      	b.n	800ae02 <HAL_UART_Receive_IT+0x58>
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	2201      	movs	r2, #1
 800ade6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2200      	movs	r2, #0
 800adee:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800adf0:	88fb      	ldrh	r3, [r7, #6]
 800adf2:	461a      	mov	r2, r3
 800adf4:	68b9      	ldr	r1, [r7, #8]
 800adf6:	68f8      	ldr	r0, [r7, #12]
 800adf8:	f000 fb24 	bl	800b444 <UART_Start_Receive_IT>
 800adfc:	4603      	mov	r3, r0
 800adfe:	e000      	b.n	800ae02 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ae00:	2302      	movs	r3, #2
  }
}
 800ae02:	4618      	mov	r0, r3
 800ae04:	3710      	adds	r7, #16
 800ae06:	46bd      	mov	sp, r7
 800ae08:	bd80      	pop	{r7, pc}
	...

0800ae0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b0ba      	sub	sp, #232	; 0xe8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	68db      	ldr	r3, [r3, #12]
 800ae24:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	695b      	ldr	r3, [r3, #20]
 800ae2e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800ae32:	2300      	movs	r3, #0
 800ae34:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800ae3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae42:	f003 030f 	and.w	r3, r3, #15
 800ae46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800ae4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10f      	bne.n	800ae72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800ae52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae56:	f003 0320 	and.w	r3, r3, #32
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d009      	beq.n	800ae72 <HAL_UART_IRQHandler+0x66>
 800ae5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae62:	f003 0320 	and.w	r3, r3, #32
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d003      	beq.n	800ae72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 fc07 	bl	800b67e <UART_Receive_IT>
      return;
 800ae70:	e256      	b.n	800b320 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800ae72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	f000 80de 	beq.w	800b038 <HAL_UART_IRQHandler+0x22c>
 800ae7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ae80:	f003 0301 	and.w	r3, r3, #1
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d106      	bne.n	800ae96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ae88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae8c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	f000 80d1 	beq.w	800b038 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ae96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae9a:	f003 0301 	and.w	r3, r3, #1
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d00b      	beq.n	800aeba <HAL_UART_IRQHandler+0xae>
 800aea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d005      	beq.n	800aeba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aeb2:	f043 0201 	orr.w	r2, r3, #1
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aeba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aebe:	f003 0304 	and.w	r3, r3, #4
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d00b      	beq.n	800aede <HAL_UART_IRQHandler+0xd2>
 800aec6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aeca:	f003 0301 	and.w	r3, r3, #1
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d005      	beq.n	800aede <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aed6:	f043 0202 	orr.w	r2, r3, #2
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800aede:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aee2:	f003 0302 	and.w	r3, r3, #2
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d00b      	beq.n	800af02 <HAL_UART_IRQHandler+0xf6>
 800aeea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aeee:	f003 0301 	and.w	r3, r3, #1
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d005      	beq.n	800af02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aefa:	f043 0204 	orr.w	r2, r3, #4
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800af02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af06:	f003 0308 	and.w	r3, r3, #8
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d011      	beq.n	800af32 <HAL_UART_IRQHandler+0x126>
 800af0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af12:	f003 0320 	and.w	r3, r3, #32
 800af16:	2b00      	cmp	r3, #0
 800af18:	d105      	bne.n	800af26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800af1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800af1e:	f003 0301 	and.w	r3, r3, #1
 800af22:	2b00      	cmp	r3, #0
 800af24:	d005      	beq.n	800af32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2a:	f043 0208 	orr.w	r2, r3, #8
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af36:	2b00      	cmp	r3, #0
 800af38:	f000 81ed 	beq.w	800b316 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800af3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800af40:	f003 0320 	and.w	r3, r3, #32
 800af44:	2b00      	cmp	r3, #0
 800af46:	d008      	beq.n	800af5a <HAL_UART_IRQHandler+0x14e>
 800af48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800af4c:	f003 0320 	and.w	r3, r3, #32
 800af50:	2b00      	cmp	r3, #0
 800af52:	d002      	beq.n	800af5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800af54:	6878      	ldr	r0, [r7, #4]
 800af56:	f000 fb92 	bl	800b67e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	695b      	ldr	r3, [r3, #20]
 800af60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af64:	2b40      	cmp	r3, #64	; 0x40
 800af66:	bf0c      	ite	eq
 800af68:	2301      	moveq	r3, #1
 800af6a:	2300      	movne	r3, #0
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af76:	f003 0308 	and.w	r3, r3, #8
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d103      	bne.n	800af86 <HAL_UART_IRQHandler+0x17a>
 800af7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800af82:	2b00      	cmp	r3, #0
 800af84:	d04f      	beq.n	800b026 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800af86:	6878      	ldr	r0, [r7, #4]
 800af88:	f000 fa9a 	bl	800b4c0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	681b      	ldr	r3, [r3, #0]
 800af90:	695b      	ldr	r3, [r3, #20]
 800af92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af96:	2b40      	cmp	r3, #64	; 0x40
 800af98:	d141      	bne.n	800b01e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	3314      	adds	r3, #20
 800afa0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800afa8:	e853 3f00 	ldrex	r3, [r3]
 800afac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800afb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800afb4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	3314      	adds	r3, #20
 800afc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800afc6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800afca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800afd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800afd6:	e841 2300 	strex	r3, r2, [r1]
 800afda:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800afde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d1d9      	bne.n	800af9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afea:	2b00      	cmp	r3, #0
 800afec:	d013      	beq.n	800b016 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aff2:	4a7d      	ldr	r2, [pc, #500]	; (800b1e8 <HAL_UART_IRQHandler+0x3dc>)
 800aff4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800affa:	4618      	mov	r0, r3
 800affc:	f7fc fa08 	bl	8007410 <HAL_DMA_Abort_IT>
 800b000:	4603      	mov	r3, r0
 800b002:	2b00      	cmp	r3, #0
 800b004:	d016      	beq.n	800b034 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b00a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b00c:	687a      	ldr	r2, [r7, #4]
 800b00e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b010:	4610      	mov	r0, r2
 800b012:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b014:	e00e      	b.n	800b034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 f990 	bl	800b33c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b01c:	e00a      	b.n	800b034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 f98c 	bl	800b33c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b024:	e006      	b.n	800b034 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f000 f988 	bl	800b33c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	2200      	movs	r2, #0
 800b030:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b032:	e170      	b.n	800b316 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b034:	bf00      	nop
    return;
 800b036:	e16e      	b.n	800b316 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b03c:	2b01      	cmp	r3, #1
 800b03e:	f040 814a 	bne.w	800b2d6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b046:	f003 0310 	and.w	r3, r3, #16
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f000 8143 	beq.w	800b2d6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b050:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b054:	f003 0310 	and.w	r3, r3, #16
 800b058:	2b00      	cmp	r3, #0
 800b05a:	f000 813c 	beq.w	800b2d6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b05e:	2300      	movs	r3, #0
 800b060:	60bb      	str	r3, [r7, #8]
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	60bb      	str	r3, [r7, #8]
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	685b      	ldr	r3, [r3, #4]
 800b070:	60bb      	str	r3, [r7, #8]
 800b072:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	695b      	ldr	r3, [r3, #20]
 800b07a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b07e:	2b40      	cmp	r3, #64	; 0x40
 800b080:	f040 80b4 	bne.w	800b1ec <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b090:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b094:	2b00      	cmp	r3, #0
 800b096:	f000 8140 	beq.w	800b31a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b09e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	f080 8139 	bcs.w	800b31a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b0ae:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b4:	69db      	ldr	r3, [r3, #28]
 800b0b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b0ba:	f000 8088 	beq.w	800b1ce <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	330c      	adds	r3, #12
 800b0c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b0cc:	e853 3f00 	ldrex	r3, [r3]
 800b0d0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b0d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b0d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b0dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	330c      	adds	r3, #12
 800b0e6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b0ea:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b0ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b0f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b0fa:	e841 2300 	strex	r3, r2, [r1]
 800b0fe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b102:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b106:	2b00      	cmp	r3, #0
 800b108:	d1d9      	bne.n	800b0be <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	3314      	adds	r3, #20
 800b110:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b114:	e853 3f00 	ldrex	r3, [r3]
 800b118:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b11a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b11c:	f023 0301 	bic.w	r3, r3, #1
 800b120:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	3314      	adds	r3, #20
 800b12a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b12e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b132:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b134:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b136:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b13a:	e841 2300 	strex	r3, r2, [r1]
 800b13e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b140:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b142:	2b00      	cmp	r3, #0
 800b144:	d1e1      	bne.n	800b10a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	3314      	adds	r3, #20
 800b14c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b14e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b150:	e853 3f00 	ldrex	r3, [r3]
 800b154:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b156:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b158:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b15c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	3314      	adds	r3, #20
 800b166:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b16a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b16c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b16e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b170:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b172:	e841 2300 	strex	r3, r2, [r1]
 800b176:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b178:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d1e3      	bne.n	800b146 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	2220      	movs	r2, #32
 800b182:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	2200      	movs	r2, #0
 800b18a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	330c      	adds	r3, #12
 800b192:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b194:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b196:	e853 3f00 	ldrex	r3, [r3]
 800b19a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b19c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b19e:	f023 0310 	bic.w	r3, r3, #16
 800b1a2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	330c      	adds	r3, #12
 800b1ac:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b1b0:	65ba      	str	r2, [r7, #88]	; 0x58
 800b1b2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1b4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b1b6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b1b8:	e841 2300 	strex	r3, r2, [r1]
 800b1bc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b1be:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d1e3      	bne.n	800b18c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	f7fc f8b1 	bl	8007330 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b1d6:	b29b      	uxth	r3, r3
 800b1d8:	1ad3      	subs	r3, r2, r3
 800b1da:	b29b      	uxth	r3, r3
 800b1dc:	4619      	mov	r1, r3
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f000 f8b6 	bl	800b350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b1e4:	e099      	b.n	800b31a <HAL_UART_IRQHandler+0x50e>
 800b1e6:	bf00      	nop
 800b1e8:	0800b587 	.word	0x0800b587
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b1f4:	b29b      	uxth	r3, r3
 800b1f6:	1ad3      	subs	r3, r2, r3
 800b1f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b200:	b29b      	uxth	r3, r3
 800b202:	2b00      	cmp	r3, #0
 800b204:	f000 808b 	beq.w	800b31e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800b208:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	f000 8086 	beq.w	800b31e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	330c      	adds	r3, #12
 800b218:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b21c:	e853 3f00 	ldrex	r3, [r3]
 800b220:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b224:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b228:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	330c      	adds	r3, #12
 800b232:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b236:	647a      	str	r2, [r7, #68]	; 0x44
 800b238:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b23a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b23c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b23e:	e841 2300 	strex	r3, r2, [r1]
 800b242:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b244:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1e3      	bne.n	800b212 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	3314      	adds	r3, #20
 800b250:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b254:	e853 3f00 	ldrex	r3, [r3]
 800b258:	623b      	str	r3, [r7, #32]
   return(result);
 800b25a:	6a3b      	ldr	r3, [r7, #32]
 800b25c:	f023 0301 	bic.w	r3, r3, #1
 800b260:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	3314      	adds	r3, #20
 800b26a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b26e:	633a      	str	r2, [r7, #48]	; 0x30
 800b270:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b272:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b274:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b276:	e841 2300 	strex	r3, r2, [r1]
 800b27a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d1e3      	bne.n	800b24a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2220      	movs	r2, #32
 800b286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	2200      	movs	r2, #0
 800b28e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	330c      	adds	r3, #12
 800b296:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	e853 3f00 	ldrex	r3, [r3]
 800b29e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	f023 0310 	bic.w	r3, r3, #16
 800b2a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	330c      	adds	r3, #12
 800b2b0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b2b4:	61fa      	str	r2, [r7, #28]
 800b2b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2b8:	69b9      	ldr	r1, [r7, #24]
 800b2ba:	69fa      	ldr	r2, [r7, #28]
 800b2bc:	e841 2300 	strex	r3, r2, [r1]
 800b2c0:	617b      	str	r3, [r7, #20]
   return(result);
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d1e3      	bne.n	800b290 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b2c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f83e 	bl	800b350 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b2d4:	e023      	b.n	800b31e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b2d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d009      	beq.n	800b2f6 <HAL_UART_IRQHandler+0x4ea>
 800b2e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b2e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2ea:	2b00      	cmp	r3, #0
 800b2ec:	d003      	beq.n	800b2f6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800b2ee:	6878      	ldr	r0, [r7, #4]
 800b2f0:	f000 f95d 	bl	800b5ae <UART_Transmit_IT>
    return;
 800b2f4:	e014      	b.n	800b320 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b2f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b2fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d00e      	beq.n	800b320 <HAL_UART_IRQHandler+0x514>
 800b302:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b30a:	2b00      	cmp	r3, #0
 800b30c:	d008      	beq.n	800b320 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800b30e:	6878      	ldr	r0, [r7, #4]
 800b310:	f000 f99d 	bl	800b64e <UART_EndTransmit_IT>
    return;
 800b314:	e004      	b.n	800b320 <HAL_UART_IRQHandler+0x514>
    return;
 800b316:	bf00      	nop
 800b318:	e002      	b.n	800b320 <HAL_UART_IRQHandler+0x514>
      return;
 800b31a:	bf00      	nop
 800b31c:	e000      	b.n	800b320 <HAL_UART_IRQHandler+0x514>
      return;
 800b31e:	bf00      	nop
  }
}
 800b320:	37e8      	adds	r7, #232	; 0xe8
 800b322:	46bd      	mov	sp, r7
 800b324:	bd80      	pop	{r7, pc}
 800b326:	bf00      	nop

0800b328 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b328:	b480      	push	{r7}
 800b32a:	b083      	sub	sp, #12
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b330:	bf00      	nop
 800b332:	370c      	adds	r7, #12
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b083      	sub	sp, #12
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b344:	bf00      	nop
 800b346:	370c      	adds	r7, #12
 800b348:	46bd      	mov	sp, r7
 800b34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34e:	4770      	bx	lr

0800b350 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b350:	b480      	push	{r7}
 800b352:	b083      	sub	sp, #12
 800b354:	af00      	add	r7, sp, #0
 800b356:	6078      	str	r0, [r7, #4]
 800b358:	460b      	mov	r3, r1
 800b35a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b35c:	bf00      	nop
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800b368:	b580      	push	{r7, lr}
 800b36a:	b090      	sub	sp, #64	; 0x40
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	60f8      	str	r0, [r7, #12]
 800b370:	60b9      	str	r1, [r7, #8]
 800b372:	603b      	str	r3, [r7, #0]
 800b374:	4613      	mov	r3, r2
 800b376:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b378:	e050      	b.n	800b41c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b37a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b37c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b380:	d04c      	beq.n	800b41c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b382:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b384:	2b00      	cmp	r3, #0
 800b386:	d007      	beq.n	800b398 <UART_WaitOnFlagUntilTimeout+0x30>
 800b388:	f7fa ffe2 	bl	8006350 <HAL_GetTick>
 800b38c:	4602      	mov	r2, r0
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	1ad3      	subs	r3, r2, r3
 800b392:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b394:	429a      	cmp	r2, r3
 800b396:	d241      	bcs.n	800b41c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	330c      	adds	r3, #12
 800b39e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3a2:	e853 3f00 	ldrex	r3, [r3]
 800b3a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b3ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	330c      	adds	r3, #12
 800b3b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800b3b8:	637a      	str	r2, [r7, #52]	; 0x34
 800b3ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b3be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b3c0:	e841 2300 	strex	r3, r2, [r1]
 800b3c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b3c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d1e5      	bne.n	800b398 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	3314      	adds	r3, #20
 800b3d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d4:	697b      	ldr	r3, [r7, #20]
 800b3d6:	e853 3f00 	ldrex	r3, [r3]
 800b3da:	613b      	str	r3, [r7, #16]
   return(result);
 800b3dc:	693b      	ldr	r3, [r7, #16]
 800b3de:	f023 0301 	bic.w	r3, r3, #1
 800b3e2:	63bb      	str	r3, [r7, #56]	; 0x38
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	3314      	adds	r3, #20
 800b3ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b3ec:	623a      	str	r2, [r7, #32]
 800b3ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f0:	69f9      	ldr	r1, [r7, #28]
 800b3f2:	6a3a      	ldr	r2, [r7, #32]
 800b3f4:	e841 2300 	strex	r3, r2, [r1]
 800b3f8:	61bb      	str	r3, [r7, #24]
   return(result);
 800b3fa:	69bb      	ldr	r3, [r7, #24]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d1e5      	bne.n	800b3cc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2220      	movs	r2, #32
 800b404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	2220      	movs	r2, #32
 800b40c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	2200      	movs	r2, #0
 800b414:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b418:	2303      	movs	r3, #3
 800b41a:	e00f      	b.n	800b43c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	681a      	ldr	r2, [r3, #0]
 800b422:	68bb      	ldr	r3, [r7, #8]
 800b424:	4013      	ands	r3, r2
 800b426:	68ba      	ldr	r2, [r7, #8]
 800b428:	429a      	cmp	r2, r3
 800b42a:	bf0c      	ite	eq
 800b42c:	2301      	moveq	r3, #1
 800b42e:	2300      	movne	r3, #0
 800b430:	b2db      	uxtb	r3, r3
 800b432:	461a      	mov	r2, r3
 800b434:	79fb      	ldrb	r3, [r7, #7]
 800b436:	429a      	cmp	r2, r3
 800b438:	d09f      	beq.n	800b37a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b43a:	2300      	movs	r3, #0
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3740      	adds	r7, #64	; 0x40
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b444:	b480      	push	{r7}
 800b446:	b085      	sub	sp, #20
 800b448:	af00      	add	r7, sp, #0
 800b44a:	60f8      	str	r0, [r7, #12]
 800b44c:	60b9      	str	r1, [r7, #8]
 800b44e:	4613      	mov	r3, r2
 800b450:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	68ba      	ldr	r2, [r7, #8]
 800b456:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	88fa      	ldrh	r2, [r7, #6]
 800b45c:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	88fa      	ldrh	r2, [r7, #6]
 800b462:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	2200      	movs	r2, #0
 800b468:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2222      	movs	r2, #34	; 0x22
 800b46e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	2200      	movs	r2, #0
 800b476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	691b      	ldr	r3, [r3, #16]
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d007      	beq.n	800b492 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b490:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	695a      	ldr	r2, [r3, #20]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f042 0201 	orr.w	r2, r2, #1
 800b4a0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68da      	ldr	r2, [r3, #12]
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	f042 0220 	orr.w	r2, r2, #32
 800b4b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b4b2:	2300      	movs	r3, #0
}
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	3714      	adds	r7, #20
 800b4b8:	46bd      	mov	sp, r7
 800b4ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4be:	4770      	bx	lr

0800b4c0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b095      	sub	sp, #84	; 0x54
 800b4c4:	af00      	add	r7, sp, #0
 800b4c6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	330c      	adds	r3, #12
 800b4ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b4d2:	e853 3f00 	ldrex	r3, [r3]
 800b4d6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b4d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4da:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b4de:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	330c      	adds	r3, #12
 800b4e6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b4e8:	643a      	str	r2, [r7, #64]	; 0x40
 800b4ea:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ec:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b4ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b4f0:	e841 2300 	strex	r3, r2, [r1]
 800b4f4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b4f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1e5      	bne.n	800b4c8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	3314      	adds	r3, #20
 800b502:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b504:	6a3b      	ldr	r3, [r7, #32]
 800b506:	e853 3f00 	ldrex	r3, [r3]
 800b50a:	61fb      	str	r3, [r7, #28]
   return(result);
 800b50c:	69fb      	ldr	r3, [r7, #28]
 800b50e:	f023 0301 	bic.w	r3, r3, #1
 800b512:	64bb      	str	r3, [r7, #72]	; 0x48
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	3314      	adds	r3, #20
 800b51a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b51c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b51e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b520:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b522:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b524:	e841 2300 	strex	r3, r2, [r1]
 800b528:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b52a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d1e5      	bne.n	800b4fc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b534:	2b01      	cmp	r3, #1
 800b536:	d119      	bne.n	800b56c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	330c      	adds	r3, #12
 800b53e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	e853 3f00 	ldrex	r3, [r3]
 800b546:	60bb      	str	r3, [r7, #8]
   return(result);
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	f023 0310 	bic.w	r3, r3, #16
 800b54e:	647b      	str	r3, [r7, #68]	; 0x44
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	330c      	adds	r3, #12
 800b556:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b558:	61ba      	str	r2, [r7, #24]
 800b55a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b55c:	6979      	ldr	r1, [r7, #20]
 800b55e:	69ba      	ldr	r2, [r7, #24]
 800b560:	e841 2300 	strex	r3, r2, [r1]
 800b564:	613b      	str	r3, [r7, #16]
   return(result);
 800b566:	693b      	ldr	r3, [r7, #16]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d1e5      	bne.n	800b538 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2220      	movs	r2, #32
 800b570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b57a:	bf00      	nop
 800b57c:	3754      	adds	r7, #84	; 0x54
 800b57e:	46bd      	mov	sp, r7
 800b580:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b584:	4770      	bx	lr

0800b586 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b586:	b580      	push	{r7, lr}
 800b588:	b084      	sub	sp, #16
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b592:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b594:	68fb      	ldr	r3, [r7, #12]
 800b596:	2200      	movs	r2, #0
 800b598:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	2200      	movs	r2, #0
 800b59e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b5a0:	68f8      	ldr	r0, [r7, #12]
 800b5a2:	f7ff fecb 	bl	800b33c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5a6:	bf00      	nop
 800b5a8:	3710      	adds	r7, #16
 800b5aa:	46bd      	mov	sp, r7
 800b5ac:	bd80      	pop	{r7, pc}

0800b5ae <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b5ae:	b480      	push	{r7}
 800b5b0:	b085      	sub	sp, #20
 800b5b2:	af00      	add	r7, sp, #0
 800b5b4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b5bc:	b2db      	uxtb	r3, r3
 800b5be:	2b21      	cmp	r3, #33	; 0x21
 800b5c0:	d13e      	bne.n	800b640 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	689b      	ldr	r3, [r3, #8]
 800b5c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5ca:	d114      	bne.n	800b5f6 <UART_Transmit_IT+0x48>
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	691b      	ldr	r3, [r3, #16]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d110      	bne.n	800b5f6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6a1b      	ldr	r3, [r3, #32]
 800b5d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	881b      	ldrh	r3, [r3, #0]
 800b5de:	461a      	mov	r2, r3
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b5e8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6a1b      	ldr	r3, [r3, #32]
 800b5ee:	1c9a      	adds	r2, r3, #2
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	621a      	str	r2, [r3, #32]
 800b5f4:	e008      	b.n	800b608 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	6a1b      	ldr	r3, [r3, #32]
 800b5fa:	1c59      	adds	r1, r3, #1
 800b5fc:	687a      	ldr	r2, [r7, #4]
 800b5fe:	6211      	str	r1, [r2, #32]
 800b600:	781a      	ldrb	r2, [r3, #0]
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	3b01      	subs	r3, #1
 800b610:	b29b      	uxth	r3, r3
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	4619      	mov	r1, r3
 800b616:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d10f      	bne.n	800b63c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	68da      	ldr	r2, [r3, #12]
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b62a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	68da      	ldr	r2, [r3, #12]
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b63a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b63c:	2300      	movs	r3, #0
 800b63e:	e000      	b.n	800b642 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b640:	2302      	movs	r3, #2
  }
}
 800b642:	4618      	mov	r0, r3
 800b644:	3714      	adds	r7, #20
 800b646:	46bd      	mov	sp, r7
 800b648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b64c:	4770      	bx	lr

0800b64e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b64e:	b580      	push	{r7, lr}
 800b650:	b082      	sub	sp, #8
 800b652:	af00      	add	r7, sp, #0
 800b654:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	68da      	ldr	r2, [r3, #12]
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b664:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	2220      	movs	r2, #32
 800b66a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f7ff fe5a 	bl	800b328 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b674:	2300      	movs	r3, #0
}
 800b676:	4618      	mov	r0, r3
 800b678:	3708      	adds	r7, #8
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}

0800b67e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b67e:	b580      	push	{r7, lr}
 800b680:	b08c      	sub	sp, #48	; 0x30
 800b682:	af00      	add	r7, sp, #0
 800b684:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b68c:	b2db      	uxtb	r3, r3
 800b68e:	2b22      	cmp	r3, #34	; 0x22
 800b690:	f040 80ab 	bne.w	800b7ea <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	689b      	ldr	r3, [r3, #8]
 800b698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b69c:	d117      	bne.n	800b6ce <UART_Receive_IT+0x50>
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	691b      	ldr	r3, [r3, #16]
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d113      	bne.n	800b6ce <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6ae:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	b29b      	uxth	r3, r3
 800b6b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b6bc:	b29a      	uxth	r2, r3
 800b6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b6c0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b6c2:	687b      	ldr	r3, [r7, #4]
 800b6c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6c6:	1c9a      	adds	r2, r3, #2
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	629a      	str	r2, [r3, #40]	; 0x28
 800b6cc:	e026      	b.n	800b71c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b6d2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b6d4:	2300      	movs	r3, #0
 800b6d6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	689b      	ldr	r3, [r3, #8]
 800b6dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b6e0:	d007      	beq.n	800b6f2 <UART_Receive_IT+0x74>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	689b      	ldr	r3, [r3, #8]
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d10a      	bne.n	800b700 <UART_Receive_IT+0x82>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	691b      	ldr	r3, [r3, #16]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d106      	bne.n	800b700 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	681b      	ldr	r3, [r3, #0]
 800b6f6:	685b      	ldr	r3, [r3, #4]
 800b6f8:	b2da      	uxtb	r2, r3
 800b6fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b6fc:	701a      	strb	r2, [r3, #0]
 800b6fe:	e008      	b.n	800b712 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	681b      	ldr	r3, [r3, #0]
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	b2db      	uxtb	r3, r3
 800b708:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b70c:	b2da      	uxtb	r2, r3
 800b70e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b710:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b716:	1c5a      	adds	r2, r3, #1
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b720:	b29b      	uxth	r3, r3
 800b722:	3b01      	subs	r3, #1
 800b724:	b29b      	uxth	r3, r3
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	4619      	mov	r1, r3
 800b72a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d15a      	bne.n	800b7e6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	681b      	ldr	r3, [r3, #0]
 800b734:	68da      	ldr	r2, [r3, #12]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	681b      	ldr	r3, [r3, #0]
 800b73a:	f022 0220 	bic.w	r2, r2, #32
 800b73e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	68da      	ldr	r2, [r3, #12]
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b74e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	695a      	ldr	r2, [r3, #20]
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	f022 0201 	bic.w	r2, r2, #1
 800b75e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	2220      	movs	r2, #32
 800b764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b76c:	2b01      	cmp	r3, #1
 800b76e:	d135      	bne.n	800b7dc <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	330c      	adds	r3, #12
 800b77c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	e853 3f00 	ldrex	r3, [r3]
 800b784:	613b      	str	r3, [r7, #16]
   return(result);
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	f023 0310 	bic.w	r3, r3, #16
 800b78c:	627b      	str	r3, [r7, #36]	; 0x24
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	330c      	adds	r3, #12
 800b794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b796:	623a      	str	r2, [r7, #32]
 800b798:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b79a:	69f9      	ldr	r1, [r7, #28]
 800b79c:	6a3a      	ldr	r2, [r7, #32]
 800b79e:	e841 2300 	strex	r3, r2, [r1]
 800b7a2:	61bb      	str	r3, [r7, #24]
   return(result);
 800b7a4:	69bb      	ldr	r3, [r7, #24]
 800b7a6:	2b00      	cmp	r3, #0
 800b7a8:	d1e5      	bne.n	800b776 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	f003 0310 	and.w	r3, r3, #16
 800b7b4:	2b10      	cmp	r3, #16
 800b7b6:	d10a      	bne.n	800b7ce <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	60fb      	str	r3, [r7, #12]
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	60fb      	str	r3, [r7, #12]
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	681b      	ldr	r3, [r3, #0]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	60fb      	str	r3, [r7, #12]
 800b7cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b7d2:	4619      	mov	r1, r3
 800b7d4:	6878      	ldr	r0, [r7, #4]
 800b7d6:	f7ff fdbb 	bl	800b350 <HAL_UARTEx_RxEventCallback>
 800b7da:	e002      	b.n	800b7e2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b7dc:	6878      	ldr	r0, [r7, #4]
 800b7de:	f7f9 ff53 	bl	8005688 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	e002      	b.n	800b7ec <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	e000      	b.n	800b7ec <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b7ea:	2302      	movs	r3, #2
  }
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	3730      	adds	r7, #48	; 0x30
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	bd80      	pop	{r7, pc}

0800b7f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b7f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b7f8:	b0c0      	sub	sp, #256	; 0x100
 800b7fa:	af00      	add	r7, sp, #0
 800b7fc:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	691b      	ldr	r3, [r3, #16]
 800b808:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b80c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b810:	68d9      	ldr	r1, [r3, #12]
 800b812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b816:	681a      	ldr	r2, [r3, #0]
 800b818:	ea40 0301 	orr.w	r3, r0, r1
 800b81c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b81e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b822:	689a      	ldr	r2, [r3, #8]
 800b824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b828:	691b      	ldr	r3, [r3, #16]
 800b82a:	431a      	orrs	r2, r3
 800b82c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b830:	695b      	ldr	r3, [r3, #20]
 800b832:	431a      	orrs	r2, r3
 800b834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b838:	69db      	ldr	r3, [r3, #28]
 800b83a:	4313      	orrs	r3, r2
 800b83c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b840:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	68db      	ldr	r3, [r3, #12]
 800b848:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b84c:	f021 010c 	bic.w	r1, r1, #12
 800b850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b854:	681a      	ldr	r2, [r3, #0]
 800b856:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b85a:	430b      	orrs	r3, r1
 800b85c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b85e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	695b      	ldr	r3, [r3, #20]
 800b866:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b86a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b86e:	6999      	ldr	r1, [r3, #24]
 800b870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	ea40 0301 	orr.w	r3, r0, r1
 800b87a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b87c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b880:	681a      	ldr	r2, [r3, #0]
 800b882:	4b8f      	ldr	r3, [pc, #572]	; (800bac0 <UART_SetConfig+0x2cc>)
 800b884:	429a      	cmp	r2, r3
 800b886:	d005      	beq.n	800b894 <UART_SetConfig+0xa0>
 800b888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b88c:	681a      	ldr	r2, [r3, #0]
 800b88e:	4b8d      	ldr	r3, [pc, #564]	; (800bac4 <UART_SetConfig+0x2d0>)
 800b890:	429a      	cmp	r2, r3
 800b892:	d104      	bne.n	800b89e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b894:	f7fc fda4 	bl	80083e0 <HAL_RCC_GetPCLK2Freq>
 800b898:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b89c:	e003      	b.n	800b8a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b89e:	f7fc fd8b 	bl	80083b8 <HAL_RCC_GetPCLK1Freq>
 800b8a2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b8a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8aa:	69db      	ldr	r3, [r3, #28]
 800b8ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b8b0:	f040 810c 	bne.w	800bacc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b8b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b8be:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b8c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b8c6:	4622      	mov	r2, r4
 800b8c8:	462b      	mov	r3, r5
 800b8ca:	1891      	adds	r1, r2, r2
 800b8cc:	65b9      	str	r1, [r7, #88]	; 0x58
 800b8ce:	415b      	adcs	r3, r3
 800b8d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b8d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b8d6:	4621      	mov	r1, r4
 800b8d8:	eb12 0801 	adds.w	r8, r2, r1
 800b8dc:	4629      	mov	r1, r5
 800b8de:	eb43 0901 	adc.w	r9, r3, r1
 800b8e2:	f04f 0200 	mov.w	r2, #0
 800b8e6:	f04f 0300 	mov.w	r3, #0
 800b8ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b8ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b8f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b8f6:	4690      	mov	r8, r2
 800b8f8:	4699      	mov	r9, r3
 800b8fa:	4623      	mov	r3, r4
 800b8fc:	eb18 0303 	adds.w	r3, r8, r3
 800b900:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b904:	462b      	mov	r3, r5
 800b906:	eb49 0303 	adc.w	r3, r9, r3
 800b90a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b90e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b912:	685b      	ldr	r3, [r3, #4]
 800b914:	2200      	movs	r2, #0
 800b916:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b91a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b91e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b922:	460b      	mov	r3, r1
 800b924:	18db      	adds	r3, r3, r3
 800b926:	653b      	str	r3, [r7, #80]	; 0x50
 800b928:	4613      	mov	r3, r2
 800b92a:	eb42 0303 	adc.w	r3, r2, r3
 800b92e:	657b      	str	r3, [r7, #84]	; 0x54
 800b930:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b934:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b938:	f7f5 f9a6 	bl	8000c88 <__aeabi_uldivmod>
 800b93c:	4602      	mov	r2, r0
 800b93e:	460b      	mov	r3, r1
 800b940:	4b61      	ldr	r3, [pc, #388]	; (800bac8 <UART_SetConfig+0x2d4>)
 800b942:	fba3 2302 	umull	r2, r3, r3, r2
 800b946:	095b      	lsrs	r3, r3, #5
 800b948:	011c      	lsls	r4, r3, #4
 800b94a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b94e:	2200      	movs	r2, #0
 800b950:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b954:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b958:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b95c:	4642      	mov	r2, r8
 800b95e:	464b      	mov	r3, r9
 800b960:	1891      	adds	r1, r2, r2
 800b962:	64b9      	str	r1, [r7, #72]	; 0x48
 800b964:	415b      	adcs	r3, r3
 800b966:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b968:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b96c:	4641      	mov	r1, r8
 800b96e:	eb12 0a01 	adds.w	sl, r2, r1
 800b972:	4649      	mov	r1, r9
 800b974:	eb43 0b01 	adc.w	fp, r3, r1
 800b978:	f04f 0200 	mov.w	r2, #0
 800b97c:	f04f 0300 	mov.w	r3, #0
 800b980:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b984:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b988:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b98c:	4692      	mov	sl, r2
 800b98e:	469b      	mov	fp, r3
 800b990:	4643      	mov	r3, r8
 800b992:	eb1a 0303 	adds.w	r3, sl, r3
 800b996:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b99a:	464b      	mov	r3, r9
 800b99c:	eb4b 0303 	adc.w	r3, fp, r3
 800b9a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b9a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b9b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b9b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b9b8:	460b      	mov	r3, r1
 800b9ba:	18db      	adds	r3, r3, r3
 800b9bc:	643b      	str	r3, [r7, #64]	; 0x40
 800b9be:	4613      	mov	r3, r2
 800b9c0:	eb42 0303 	adc.w	r3, r2, r3
 800b9c4:	647b      	str	r3, [r7, #68]	; 0x44
 800b9c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b9ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b9ce:	f7f5 f95b 	bl	8000c88 <__aeabi_uldivmod>
 800b9d2:	4602      	mov	r2, r0
 800b9d4:	460b      	mov	r3, r1
 800b9d6:	4611      	mov	r1, r2
 800b9d8:	4b3b      	ldr	r3, [pc, #236]	; (800bac8 <UART_SetConfig+0x2d4>)
 800b9da:	fba3 2301 	umull	r2, r3, r3, r1
 800b9de:	095b      	lsrs	r3, r3, #5
 800b9e0:	2264      	movs	r2, #100	; 0x64
 800b9e2:	fb02 f303 	mul.w	r3, r2, r3
 800b9e6:	1acb      	subs	r3, r1, r3
 800b9e8:	00db      	lsls	r3, r3, #3
 800b9ea:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b9ee:	4b36      	ldr	r3, [pc, #216]	; (800bac8 <UART_SetConfig+0x2d4>)
 800b9f0:	fba3 2302 	umull	r2, r3, r3, r2
 800b9f4:	095b      	lsrs	r3, r3, #5
 800b9f6:	005b      	lsls	r3, r3, #1
 800b9f8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b9fc:	441c      	add	r4, r3
 800b9fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba02:	2200      	movs	r2, #0
 800ba04:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ba08:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800ba0c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800ba10:	4642      	mov	r2, r8
 800ba12:	464b      	mov	r3, r9
 800ba14:	1891      	adds	r1, r2, r2
 800ba16:	63b9      	str	r1, [r7, #56]	; 0x38
 800ba18:	415b      	adcs	r3, r3
 800ba1a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ba1c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ba20:	4641      	mov	r1, r8
 800ba22:	1851      	adds	r1, r2, r1
 800ba24:	6339      	str	r1, [r7, #48]	; 0x30
 800ba26:	4649      	mov	r1, r9
 800ba28:	414b      	adcs	r3, r1
 800ba2a:	637b      	str	r3, [r7, #52]	; 0x34
 800ba2c:	f04f 0200 	mov.w	r2, #0
 800ba30:	f04f 0300 	mov.w	r3, #0
 800ba34:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800ba38:	4659      	mov	r1, fp
 800ba3a:	00cb      	lsls	r3, r1, #3
 800ba3c:	4651      	mov	r1, sl
 800ba3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba42:	4651      	mov	r1, sl
 800ba44:	00ca      	lsls	r2, r1, #3
 800ba46:	4610      	mov	r0, r2
 800ba48:	4619      	mov	r1, r3
 800ba4a:	4603      	mov	r3, r0
 800ba4c:	4642      	mov	r2, r8
 800ba4e:	189b      	adds	r3, r3, r2
 800ba50:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ba54:	464b      	mov	r3, r9
 800ba56:	460a      	mov	r2, r1
 800ba58:	eb42 0303 	adc.w	r3, r2, r3
 800ba5c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ba60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba64:	685b      	ldr	r3, [r3, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ba6c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800ba70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800ba74:	460b      	mov	r3, r1
 800ba76:	18db      	adds	r3, r3, r3
 800ba78:	62bb      	str	r3, [r7, #40]	; 0x28
 800ba7a:	4613      	mov	r3, r2
 800ba7c:	eb42 0303 	adc.w	r3, r2, r3
 800ba80:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba82:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800ba86:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800ba8a:	f7f5 f8fd 	bl	8000c88 <__aeabi_uldivmod>
 800ba8e:	4602      	mov	r2, r0
 800ba90:	460b      	mov	r3, r1
 800ba92:	4b0d      	ldr	r3, [pc, #52]	; (800bac8 <UART_SetConfig+0x2d4>)
 800ba94:	fba3 1302 	umull	r1, r3, r3, r2
 800ba98:	095b      	lsrs	r3, r3, #5
 800ba9a:	2164      	movs	r1, #100	; 0x64
 800ba9c:	fb01 f303 	mul.w	r3, r1, r3
 800baa0:	1ad3      	subs	r3, r2, r3
 800baa2:	00db      	lsls	r3, r3, #3
 800baa4:	3332      	adds	r3, #50	; 0x32
 800baa6:	4a08      	ldr	r2, [pc, #32]	; (800bac8 <UART_SetConfig+0x2d4>)
 800baa8:	fba2 2303 	umull	r2, r3, r2, r3
 800baac:	095b      	lsrs	r3, r3, #5
 800baae:	f003 0207 	and.w	r2, r3, #7
 800bab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	4422      	add	r2, r4
 800baba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800babc:	e105      	b.n	800bcca <UART_SetConfig+0x4d6>
 800babe:	bf00      	nop
 800bac0:	40011000 	.word	0x40011000
 800bac4:	40011400 	.word	0x40011400
 800bac8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bacc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bad0:	2200      	movs	r2, #0
 800bad2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bad6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800bada:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800bade:	4642      	mov	r2, r8
 800bae0:	464b      	mov	r3, r9
 800bae2:	1891      	adds	r1, r2, r2
 800bae4:	6239      	str	r1, [r7, #32]
 800bae6:	415b      	adcs	r3, r3
 800bae8:	627b      	str	r3, [r7, #36]	; 0x24
 800baea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800baee:	4641      	mov	r1, r8
 800baf0:	1854      	adds	r4, r2, r1
 800baf2:	4649      	mov	r1, r9
 800baf4:	eb43 0501 	adc.w	r5, r3, r1
 800baf8:	f04f 0200 	mov.w	r2, #0
 800bafc:	f04f 0300 	mov.w	r3, #0
 800bb00:	00eb      	lsls	r3, r5, #3
 800bb02:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bb06:	00e2      	lsls	r2, r4, #3
 800bb08:	4614      	mov	r4, r2
 800bb0a:	461d      	mov	r5, r3
 800bb0c:	4643      	mov	r3, r8
 800bb0e:	18e3      	adds	r3, r4, r3
 800bb10:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bb14:	464b      	mov	r3, r9
 800bb16:	eb45 0303 	adc.w	r3, r5, r3
 800bb1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bb1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	2200      	movs	r2, #0
 800bb26:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bb2a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bb2e:	f04f 0200 	mov.w	r2, #0
 800bb32:	f04f 0300 	mov.w	r3, #0
 800bb36:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bb3a:	4629      	mov	r1, r5
 800bb3c:	008b      	lsls	r3, r1, #2
 800bb3e:	4621      	mov	r1, r4
 800bb40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bb44:	4621      	mov	r1, r4
 800bb46:	008a      	lsls	r2, r1, #2
 800bb48:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bb4c:	f7f5 f89c 	bl	8000c88 <__aeabi_uldivmod>
 800bb50:	4602      	mov	r2, r0
 800bb52:	460b      	mov	r3, r1
 800bb54:	4b60      	ldr	r3, [pc, #384]	; (800bcd8 <UART_SetConfig+0x4e4>)
 800bb56:	fba3 2302 	umull	r2, r3, r3, r2
 800bb5a:	095b      	lsrs	r3, r3, #5
 800bb5c:	011c      	lsls	r4, r3, #4
 800bb5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bb62:	2200      	movs	r2, #0
 800bb64:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bb68:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bb6c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bb70:	4642      	mov	r2, r8
 800bb72:	464b      	mov	r3, r9
 800bb74:	1891      	adds	r1, r2, r2
 800bb76:	61b9      	str	r1, [r7, #24]
 800bb78:	415b      	adcs	r3, r3
 800bb7a:	61fb      	str	r3, [r7, #28]
 800bb7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bb80:	4641      	mov	r1, r8
 800bb82:	1851      	adds	r1, r2, r1
 800bb84:	6139      	str	r1, [r7, #16]
 800bb86:	4649      	mov	r1, r9
 800bb88:	414b      	adcs	r3, r1
 800bb8a:	617b      	str	r3, [r7, #20]
 800bb8c:	f04f 0200 	mov.w	r2, #0
 800bb90:	f04f 0300 	mov.w	r3, #0
 800bb94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bb98:	4659      	mov	r1, fp
 800bb9a:	00cb      	lsls	r3, r1, #3
 800bb9c:	4651      	mov	r1, sl
 800bb9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bba2:	4651      	mov	r1, sl
 800bba4:	00ca      	lsls	r2, r1, #3
 800bba6:	4610      	mov	r0, r2
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4603      	mov	r3, r0
 800bbac:	4642      	mov	r2, r8
 800bbae:	189b      	adds	r3, r3, r2
 800bbb0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bbb4:	464b      	mov	r3, r9
 800bbb6:	460a      	mov	r2, r1
 800bbb8:	eb42 0303 	adc.w	r3, r2, r3
 800bbbc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bbc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc4:	685b      	ldr	r3, [r3, #4]
 800bbc6:	2200      	movs	r2, #0
 800bbc8:	67bb      	str	r3, [r7, #120]	; 0x78
 800bbca:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bbcc:	f04f 0200 	mov.w	r2, #0
 800bbd0:	f04f 0300 	mov.w	r3, #0
 800bbd4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bbd8:	4649      	mov	r1, r9
 800bbda:	008b      	lsls	r3, r1, #2
 800bbdc:	4641      	mov	r1, r8
 800bbde:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bbe2:	4641      	mov	r1, r8
 800bbe4:	008a      	lsls	r2, r1, #2
 800bbe6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bbea:	f7f5 f84d 	bl	8000c88 <__aeabi_uldivmod>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	4b39      	ldr	r3, [pc, #228]	; (800bcd8 <UART_SetConfig+0x4e4>)
 800bbf4:	fba3 1302 	umull	r1, r3, r3, r2
 800bbf8:	095b      	lsrs	r3, r3, #5
 800bbfa:	2164      	movs	r1, #100	; 0x64
 800bbfc:	fb01 f303 	mul.w	r3, r1, r3
 800bc00:	1ad3      	subs	r3, r2, r3
 800bc02:	011b      	lsls	r3, r3, #4
 800bc04:	3332      	adds	r3, #50	; 0x32
 800bc06:	4a34      	ldr	r2, [pc, #208]	; (800bcd8 <UART_SetConfig+0x4e4>)
 800bc08:	fba2 2303 	umull	r2, r3, r2, r3
 800bc0c:	095b      	lsrs	r3, r3, #5
 800bc0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bc12:	441c      	add	r4, r3
 800bc14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc18:	2200      	movs	r2, #0
 800bc1a:	673b      	str	r3, [r7, #112]	; 0x70
 800bc1c:	677a      	str	r2, [r7, #116]	; 0x74
 800bc1e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bc22:	4642      	mov	r2, r8
 800bc24:	464b      	mov	r3, r9
 800bc26:	1891      	adds	r1, r2, r2
 800bc28:	60b9      	str	r1, [r7, #8]
 800bc2a:	415b      	adcs	r3, r3
 800bc2c:	60fb      	str	r3, [r7, #12]
 800bc2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bc32:	4641      	mov	r1, r8
 800bc34:	1851      	adds	r1, r2, r1
 800bc36:	6039      	str	r1, [r7, #0]
 800bc38:	4649      	mov	r1, r9
 800bc3a:	414b      	adcs	r3, r1
 800bc3c:	607b      	str	r3, [r7, #4]
 800bc3e:	f04f 0200 	mov.w	r2, #0
 800bc42:	f04f 0300 	mov.w	r3, #0
 800bc46:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bc4a:	4659      	mov	r1, fp
 800bc4c:	00cb      	lsls	r3, r1, #3
 800bc4e:	4651      	mov	r1, sl
 800bc50:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bc54:	4651      	mov	r1, sl
 800bc56:	00ca      	lsls	r2, r1, #3
 800bc58:	4610      	mov	r0, r2
 800bc5a:	4619      	mov	r1, r3
 800bc5c:	4603      	mov	r3, r0
 800bc5e:	4642      	mov	r2, r8
 800bc60:	189b      	adds	r3, r3, r2
 800bc62:	66bb      	str	r3, [r7, #104]	; 0x68
 800bc64:	464b      	mov	r3, r9
 800bc66:	460a      	mov	r2, r1
 800bc68:	eb42 0303 	adc.w	r3, r2, r3
 800bc6c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800bc6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc72:	685b      	ldr	r3, [r3, #4]
 800bc74:	2200      	movs	r2, #0
 800bc76:	663b      	str	r3, [r7, #96]	; 0x60
 800bc78:	667a      	str	r2, [r7, #100]	; 0x64
 800bc7a:	f04f 0200 	mov.w	r2, #0
 800bc7e:	f04f 0300 	mov.w	r3, #0
 800bc82:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800bc86:	4649      	mov	r1, r9
 800bc88:	008b      	lsls	r3, r1, #2
 800bc8a:	4641      	mov	r1, r8
 800bc8c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bc90:	4641      	mov	r1, r8
 800bc92:	008a      	lsls	r2, r1, #2
 800bc94:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800bc98:	f7f4 fff6 	bl	8000c88 <__aeabi_uldivmod>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	460b      	mov	r3, r1
 800bca0:	4b0d      	ldr	r3, [pc, #52]	; (800bcd8 <UART_SetConfig+0x4e4>)
 800bca2:	fba3 1302 	umull	r1, r3, r3, r2
 800bca6:	095b      	lsrs	r3, r3, #5
 800bca8:	2164      	movs	r1, #100	; 0x64
 800bcaa:	fb01 f303 	mul.w	r3, r1, r3
 800bcae:	1ad3      	subs	r3, r2, r3
 800bcb0:	011b      	lsls	r3, r3, #4
 800bcb2:	3332      	adds	r3, #50	; 0x32
 800bcb4:	4a08      	ldr	r2, [pc, #32]	; (800bcd8 <UART_SetConfig+0x4e4>)
 800bcb6:	fba2 2303 	umull	r2, r3, r2, r3
 800bcba:	095b      	lsrs	r3, r3, #5
 800bcbc:	f003 020f 	and.w	r2, r3, #15
 800bcc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4422      	add	r2, r4
 800bcc8:	609a      	str	r2, [r3, #8]
}
 800bcca:	bf00      	nop
 800bccc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bcd6:	bf00      	nop
 800bcd8:	51eb851f 	.word	0x51eb851f

0800bcdc <__errno>:
 800bcdc:	4b01      	ldr	r3, [pc, #4]	; (800bce4 <__errno+0x8>)
 800bcde:	6818      	ldr	r0, [r3, #0]
 800bce0:	4770      	bx	lr
 800bce2:	bf00      	nop
 800bce4:	200000a8 	.word	0x200000a8

0800bce8 <__libc_init_array>:
 800bce8:	b570      	push	{r4, r5, r6, lr}
 800bcea:	4d0d      	ldr	r5, [pc, #52]	; (800bd20 <__libc_init_array+0x38>)
 800bcec:	4c0d      	ldr	r4, [pc, #52]	; (800bd24 <__libc_init_array+0x3c>)
 800bcee:	1b64      	subs	r4, r4, r5
 800bcf0:	10a4      	asrs	r4, r4, #2
 800bcf2:	2600      	movs	r6, #0
 800bcf4:	42a6      	cmp	r6, r4
 800bcf6:	d109      	bne.n	800bd0c <__libc_init_array+0x24>
 800bcf8:	4d0b      	ldr	r5, [pc, #44]	; (800bd28 <__libc_init_array+0x40>)
 800bcfa:	4c0c      	ldr	r4, [pc, #48]	; (800bd2c <__libc_init_array+0x44>)
 800bcfc:	f004 f952 	bl	800ffa4 <_init>
 800bd00:	1b64      	subs	r4, r4, r5
 800bd02:	10a4      	asrs	r4, r4, #2
 800bd04:	2600      	movs	r6, #0
 800bd06:	42a6      	cmp	r6, r4
 800bd08:	d105      	bne.n	800bd16 <__libc_init_array+0x2e>
 800bd0a:	bd70      	pop	{r4, r5, r6, pc}
 800bd0c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd10:	4798      	blx	r3
 800bd12:	3601      	adds	r6, #1
 800bd14:	e7ee      	b.n	800bcf4 <__libc_init_array+0xc>
 800bd16:	f855 3b04 	ldr.w	r3, [r5], #4
 800bd1a:	4798      	blx	r3
 800bd1c:	3601      	adds	r6, #1
 800bd1e:	e7f2      	b.n	800bd06 <__libc_init_array+0x1e>
 800bd20:	08010718 	.word	0x08010718
 800bd24:	08010718 	.word	0x08010718
 800bd28:	08010718 	.word	0x08010718
 800bd2c:	0801071c 	.word	0x0801071c

0800bd30 <memset>:
 800bd30:	4402      	add	r2, r0
 800bd32:	4603      	mov	r3, r0
 800bd34:	4293      	cmp	r3, r2
 800bd36:	d100      	bne.n	800bd3a <memset+0xa>
 800bd38:	4770      	bx	lr
 800bd3a:	f803 1b01 	strb.w	r1, [r3], #1
 800bd3e:	e7f9      	b.n	800bd34 <memset+0x4>

0800bd40 <__cvt>:
 800bd40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bd44:	ec55 4b10 	vmov	r4, r5, d0
 800bd48:	2d00      	cmp	r5, #0
 800bd4a:	460e      	mov	r6, r1
 800bd4c:	4619      	mov	r1, r3
 800bd4e:	462b      	mov	r3, r5
 800bd50:	bfbb      	ittet	lt
 800bd52:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800bd56:	461d      	movlt	r5, r3
 800bd58:	2300      	movge	r3, #0
 800bd5a:	232d      	movlt	r3, #45	; 0x2d
 800bd5c:	700b      	strb	r3, [r1, #0]
 800bd5e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd60:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800bd64:	4691      	mov	r9, r2
 800bd66:	f023 0820 	bic.w	r8, r3, #32
 800bd6a:	bfbc      	itt	lt
 800bd6c:	4622      	movlt	r2, r4
 800bd6e:	4614      	movlt	r4, r2
 800bd70:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bd74:	d005      	beq.n	800bd82 <__cvt+0x42>
 800bd76:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800bd7a:	d100      	bne.n	800bd7e <__cvt+0x3e>
 800bd7c:	3601      	adds	r6, #1
 800bd7e:	2102      	movs	r1, #2
 800bd80:	e000      	b.n	800bd84 <__cvt+0x44>
 800bd82:	2103      	movs	r1, #3
 800bd84:	ab03      	add	r3, sp, #12
 800bd86:	9301      	str	r3, [sp, #4]
 800bd88:	ab02      	add	r3, sp, #8
 800bd8a:	9300      	str	r3, [sp, #0]
 800bd8c:	ec45 4b10 	vmov	d0, r4, r5
 800bd90:	4653      	mov	r3, sl
 800bd92:	4632      	mov	r2, r6
 800bd94:	f000 fcec 	bl	800c770 <_dtoa_r>
 800bd98:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800bd9c:	4607      	mov	r7, r0
 800bd9e:	d102      	bne.n	800bda6 <__cvt+0x66>
 800bda0:	f019 0f01 	tst.w	r9, #1
 800bda4:	d022      	beq.n	800bdec <__cvt+0xac>
 800bda6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800bdaa:	eb07 0906 	add.w	r9, r7, r6
 800bdae:	d110      	bne.n	800bdd2 <__cvt+0x92>
 800bdb0:	783b      	ldrb	r3, [r7, #0]
 800bdb2:	2b30      	cmp	r3, #48	; 0x30
 800bdb4:	d10a      	bne.n	800bdcc <__cvt+0x8c>
 800bdb6:	2200      	movs	r2, #0
 800bdb8:	2300      	movs	r3, #0
 800bdba:	4620      	mov	r0, r4
 800bdbc:	4629      	mov	r1, r5
 800bdbe:	f7f4 fea3 	bl	8000b08 <__aeabi_dcmpeq>
 800bdc2:	b918      	cbnz	r0, 800bdcc <__cvt+0x8c>
 800bdc4:	f1c6 0601 	rsb	r6, r6, #1
 800bdc8:	f8ca 6000 	str.w	r6, [sl]
 800bdcc:	f8da 3000 	ldr.w	r3, [sl]
 800bdd0:	4499      	add	r9, r3
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	4620      	mov	r0, r4
 800bdd8:	4629      	mov	r1, r5
 800bdda:	f7f4 fe95 	bl	8000b08 <__aeabi_dcmpeq>
 800bdde:	b108      	cbz	r0, 800bde4 <__cvt+0xa4>
 800bde0:	f8cd 900c 	str.w	r9, [sp, #12]
 800bde4:	2230      	movs	r2, #48	; 0x30
 800bde6:	9b03      	ldr	r3, [sp, #12]
 800bde8:	454b      	cmp	r3, r9
 800bdea:	d307      	bcc.n	800bdfc <__cvt+0xbc>
 800bdec:	9b03      	ldr	r3, [sp, #12]
 800bdee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bdf0:	1bdb      	subs	r3, r3, r7
 800bdf2:	4638      	mov	r0, r7
 800bdf4:	6013      	str	r3, [r2, #0]
 800bdf6:	b004      	add	sp, #16
 800bdf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bdfc:	1c59      	adds	r1, r3, #1
 800bdfe:	9103      	str	r1, [sp, #12]
 800be00:	701a      	strb	r2, [r3, #0]
 800be02:	e7f0      	b.n	800bde6 <__cvt+0xa6>

0800be04 <__exponent>:
 800be04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be06:	4603      	mov	r3, r0
 800be08:	2900      	cmp	r1, #0
 800be0a:	bfb8      	it	lt
 800be0c:	4249      	neglt	r1, r1
 800be0e:	f803 2b02 	strb.w	r2, [r3], #2
 800be12:	bfb4      	ite	lt
 800be14:	222d      	movlt	r2, #45	; 0x2d
 800be16:	222b      	movge	r2, #43	; 0x2b
 800be18:	2909      	cmp	r1, #9
 800be1a:	7042      	strb	r2, [r0, #1]
 800be1c:	dd2a      	ble.n	800be74 <__exponent+0x70>
 800be1e:	f10d 0407 	add.w	r4, sp, #7
 800be22:	46a4      	mov	ip, r4
 800be24:	270a      	movs	r7, #10
 800be26:	46a6      	mov	lr, r4
 800be28:	460a      	mov	r2, r1
 800be2a:	fb91 f6f7 	sdiv	r6, r1, r7
 800be2e:	fb07 1516 	mls	r5, r7, r6, r1
 800be32:	3530      	adds	r5, #48	; 0x30
 800be34:	2a63      	cmp	r2, #99	; 0x63
 800be36:	f104 34ff 	add.w	r4, r4, #4294967295
 800be3a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800be3e:	4631      	mov	r1, r6
 800be40:	dcf1      	bgt.n	800be26 <__exponent+0x22>
 800be42:	3130      	adds	r1, #48	; 0x30
 800be44:	f1ae 0502 	sub.w	r5, lr, #2
 800be48:	f804 1c01 	strb.w	r1, [r4, #-1]
 800be4c:	1c44      	adds	r4, r0, #1
 800be4e:	4629      	mov	r1, r5
 800be50:	4561      	cmp	r1, ip
 800be52:	d30a      	bcc.n	800be6a <__exponent+0x66>
 800be54:	f10d 0209 	add.w	r2, sp, #9
 800be58:	eba2 020e 	sub.w	r2, r2, lr
 800be5c:	4565      	cmp	r5, ip
 800be5e:	bf88      	it	hi
 800be60:	2200      	movhi	r2, #0
 800be62:	4413      	add	r3, r2
 800be64:	1a18      	subs	r0, r3, r0
 800be66:	b003      	add	sp, #12
 800be68:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be6e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800be72:	e7ed      	b.n	800be50 <__exponent+0x4c>
 800be74:	2330      	movs	r3, #48	; 0x30
 800be76:	3130      	adds	r1, #48	; 0x30
 800be78:	7083      	strb	r3, [r0, #2]
 800be7a:	70c1      	strb	r1, [r0, #3]
 800be7c:	1d03      	adds	r3, r0, #4
 800be7e:	e7f1      	b.n	800be64 <__exponent+0x60>

0800be80 <_printf_float>:
 800be80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be84:	ed2d 8b02 	vpush	{d8}
 800be88:	b08d      	sub	sp, #52	; 0x34
 800be8a:	460c      	mov	r4, r1
 800be8c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800be90:	4616      	mov	r6, r2
 800be92:	461f      	mov	r7, r3
 800be94:	4605      	mov	r5, r0
 800be96:	f001 fa59 	bl	800d34c <_localeconv_r>
 800be9a:	f8d0 a000 	ldr.w	sl, [r0]
 800be9e:	4650      	mov	r0, sl
 800bea0:	f7f4 f9b6 	bl	8000210 <strlen>
 800bea4:	2300      	movs	r3, #0
 800bea6:	930a      	str	r3, [sp, #40]	; 0x28
 800bea8:	6823      	ldr	r3, [r4, #0]
 800beaa:	9305      	str	r3, [sp, #20]
 800beac:	f8d8 3000 	ldr.w	r3, [r8]
 800beb0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800beb4:	3307      	adds	r3, #7
 800beb6:	f023 0307 	bic.w	r3, r3, #7
 800beba:	f103 0208 	add.w	r2, r3, #8
 800bebe:	f8c8 2000 	str.w	r2, [r8]
 800bec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800beca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800bece:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bed2:	9307      	str	r3, [sp, #28]
 800bed4:	f8cd 8018 	str.w	r8, [sp, #24]
 800bed8:	ee08 0a10 	vmov	s16, r0
 800bedc:	4b9f      	ldr	r3, [pc, #636]	; (800c15c <_printf_float+0x2dc>)
 800bede:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bee2:	f04f 32ff 	mov.w	r2, #4294967295
 800bee6:	f7f4 fe41 	bl	8000b6c <__aeabi_dcmpun>
 800beea:	bb88      	cbnz	r0, 800bf50 <_printf_float+0xd0>
 800beec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bef0:	4b9a      	ldr	r3, [pc, #616]	; (800c15c <_printf_float+0x2dc>)
 800bef2:	f04f 32ff 	mov.w	r2, #4294967295
 800bef6:	f7f4 fe1b 	bl	8000b30 <__aeabi_dcmple>
 800befa:	bb48      	cbnz	r0, 800bf50 <_printf_float+0xd0>
 800befc:	2200      	movs	r2, #0
 800befe:	2300      	movs	r3, #0
 800bf00:	4640      	mov	r0, r8
 800bf02:	4649      	mov	r1, r9
 800bf04:	f7f4 fe0a 	bl	8000b1c <__aeabi_dcmplt>
 800bf08:	b110      	cbz	r0, 800bf10 <_printf_float+0x90>
 800bf0a:	232d      	movs	r3, #45	; 0x2d
 800bf0c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf10:	4b93      	ldr	r3, [pc, #588]	; (800c160 <_printf_float+0x2e0>)
 800bf12:	4894      	ldr	r0, [pc, #592]	; (800c164 <_printf_float+0x2e4>)
 800bf14:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800bf18:	bf94      	ite	ls
 800bf1a:	4698      	movls	r8, r3
 800bf1c:	4680      	movhi	r8, r0
 800bf1e:	2303      	movs	r3, #3
 800bf20:	6123      	str	r3, [r4, #16]
 800bf22:	9b05      	ldr	r3, [sp, #20]
 800bf24:	f023 0204 	bic.w	r2, r3, #4
 800bf28:	6022      	str	r2, [r4, #0]
 800bf2a:	f04f 0900 	mov.w	r9, #0
 800bf2e:	9700      	str	r7, [sp, #0]
 800bf30:	4633      	mov	r3, r6
 800bf32:	aa0b      	add	r2, sp, #44	; 0x2c
 800bf34:	4621      	mov	r1, r4
 800bf36:	4628      	mov	r0, r5
 800bf38:	f000 f9d8 	bl	800c2ec <_printf_common>
 800bf3c:	3001      	adds	r0, #1
 800bf3e:	f040 8090 	bne.w	800c062 <_printf_float+0x1e2>
 800bf42:	f04f 30ff 	mov.w	r0, #4294967295
 800bf46:	b00d      	add	sp, #52	; 0x34
 800bf48:	ecbd 8b02 	vpop	{d8}
 800bf4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf50:	4642      	mov	r2, r8
 800bf52:	464b      	mov	r3, r9
 800bf54:	4640      	mov	r0, r8
 800bf56:	4649      	mov	r1, r9
 800bf58:	f7f4 fe08 	bl	8000b6c <__aeabi_dcmpun>
 800bf5c:	b140      	cbz	r0, 800bf70 <_printf_float+0xf0>
 800bf5e:	464b      	mov	r3, r9
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	bfbc      	itt	lt
 800bf64:	232d      	movlt	r3, #45	; 0x2d
 800bf66:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800bf6a:	487f      	ldr	r0, [pc, #508]	; (800c168 <_printf_float+0x2e8>)
 800bf6c:	4b7f      	ldr	r3, [pc, #508]	; (800c16c <_printf_float+0x2ec>)
 800bf6e:	e7d1      	b.n	800bf14 <_printf_float+0x94>
 800bf70:	6863      	ldr	r3, [r4, #4]
 800bf72:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800bf76:	9206      	str	r2, [sp, #24]
 800bf78:	1c5a      	adds	r2, r3, #1
 800bf7a:	d13f      	bne.n	800bffc <_printf_float+0x17c>
 800bf7c:	2306      	movs	r3, #6
 800bf7e:	6063      	str	r3, [r4, #4]
 800bf80:	9b05      	ldr	r3, [sp, #20]
 800bf82:	6861      	ldr	r1, [r4, #4]
 800bf84:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800bf88:	2300      	movs	r3, #0
 800bf8a:	9303      	str	r3, [sp, #12]
 800bf8c:	ab0a      	add	r3, sp, #40	; 0x28
 800bf8e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800bf92:	ab09      	add	r3, sp, #36	; 0x24
 800bf94:	ec49 8b10 	vmov	d0, r8, r9
 800bf98:	9300      	str	r3, [sp, #0]
 800bf9a:	6022      	str	r2, [r4, #0]
 800bf9c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800bfa0:	4628      	mov	r0, r5
 800bfa2:	f7ff fecd 	bl	800bd40 <__cvt>
 800bfa6:	9b06      	ldr	r3, [sp, #24]
 800bfa8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800bfaa:	2b47      	cmp	r3, #71	; 0x47
 800bfac:	4680      	mov	r8, r0
 800bfae:	d108      	bne.n	800bfc2 <_printf_float+0x142>
 800bfb0:	1cc8      	adds	r0, r1, #3
 800bfb2:	db02      	blt.n	800bfba <_printf_float+0x13a>
 800bfb4:	6863      	ldr	r3, [r4, #4]
 800bfb6:	4299      	cmp	r1, r3
 800bfb8:	dd41      	ble.n	800c03e <_printf_float+0x1be>
 800bfba:	f1ab 0b02 	sub.w	fp, fp, #2
 800bfbe:	fa5f fb8b 	uxtb.w	fp, fp
 800bfc2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bfc6:	d820      	bhi.n	800c00a <_printf_float+0x18a>
 800bfc8:	3901      	subs	r1, #1
 800bfca:	465a      	mov	r2, fp
 800bfcc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800bfd0:	9109      	str	r1, [sp, #36]	; 0x24
 800bfd2:	f7ff ff17 	bl	800be04 <__exponent>
 800bfd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bfd8:	1813      	adds	r3, r2, r0
 800bfda:	2a01      	cmp	r2, #1
 800bfdc:	4681      	mov	r9, r0
 800bfde:	6123      	str	r3, [r4, #16]
 800bfe0:	dc02      	bgt.n	800bfe8 <_printf_float+0x168>
 800bfe2:	6822      	ldr	r2, [r4, #0]
 800bfe4:	07d2      	lsls	r2, r2, #31
 800bfe6:	d501      	bpl.n	800bfec <_printf_float+0x16c>
 800bfe8:	3301      	adds	r3, #1
 800bfea:	6123      	str	r3, [r4, #16]
 800bfec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d09c      	beq.n	800bf2e <_printf_float+0xae>
 800bff4:	232d      	movs	r3, #45	; 0x2d
 800bff6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bffa:	e798      	b.n	800bf2e <_printf_float+0xae>
 800bffc:	9a06      	ldr	r2, [sp, #24]
 800bffe:	2a47      	cmp	r2, #71	; 0x47
 800c000:	d1be      	bne.n	800bf80 <_printf_float+0x100>
 800c002:	2b00      	cmp	r3, #0
 800c004:	d1bc      	bne.n	800bf80 <_printf_float+0x100>
 800c006:	2301      	movs	r3, #1
 800c008:	e7b9      	b.n	800bf7e <_printf_float+0xfe>
 800c00a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c00e:	d118      	bne.n	800c042 <_printf_float+0x1c2>
 800c010:	2900      	cmp	r1, #0
 800c012:	6863      	ldr	r3, [r4, #4]
 800c014:	dd0b      	ble.n	800c02e <_printf_float+0x1ae>
 800c016:	6121      	str	r1, [r4, #16]
 800c018:	b913      	cbnz	r3, 800c020 <_printf_float+0x1a0>
 800c01a:	6822      	ldr	r2, [r4, #0]
 800c01c:	07d0      	lsls	r0, r2, #31
 800c01e:	d502      	bpl.n	800c026 <_printf_float+0x1a6>
 800c020:	3301      	adds	r3, #1
 800c022:	440b      	add	r3, r1
 800c024:	6123      	str	r3, [r4, #16]
 800c026:	65a1      	str	r1, [r4, #88]	; 0x58
 800c028:	f04f 0900 	mov.w	r9, #0
 800c02c:	e7de      	b.n	800bfec <_printf_float+0x16c>
 800c02e:	b913      	cbnz	r3, 800c036 <_printf_float+0x1b6>
 800c030:	6822      	ldr	r2, [r4, #0]
 800c032:	07d2      	lsls	r2, r2, #31
 800c034:	d501      	bpl.n	800c03a <_printf_float+0x1ba>
 800c036:	3302      	adds	r3, #2
 800c038:	e7f4      	b.n	800c024 <_printf_float+0x1a4>
 800c03a:	2301      	movs	r3, #1
 800c03c:	e7f2      	b.n	800c024 <_printf_float+0x1a4>
 800c03e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c044:	4299      	cmp	r1, r3
 800c046:	db05      	blt.n	800c054 <_printf_float+0x1d4>
 800c048:	6823      	ldr	r3, [r4, #0]
 800c04a:	6121      	str	r1, [r4, #16]
 800c04c:	07d8      	lsls	r0, r3, #31
 800c04e:	d5ea      	bpl.n	800c026 <_printf_float+0x1a6>
 800c050:	1c4b      	adds	r3, r1, #1
 800c052:	e7e7      	b.n	800c024 <_printf_float+0x1a4>
 800c054:	2900      	cmp	r1, #0
 800c056:	bfd4      	ite	le
 800c058:	f1c1 0202 	rsble	r2, r1, #2
 800c05c:	2201      	movgt	r2, #1
 800c05e:	4413      	add	r3, r2
 800c060:	e7e0      	b.n	800c024 <_printf_float+0x1a4>
 800c062:	6823      	ldr	r3, [r4, #0]
 800c064:	055a      	lsls	r2, r3, #21
 800c066:	d407      	bmi.n	800c078 <_printf_float+0x1f8>
 800c068:	6923      	ldr	r3, [r4, #16]
 800c06a:	4642      	mov	r2, r8
 800c06c:	4631      	mov	r1, r6
 800c06e:	4628      	mov	r0, r5
 800c070:	47b8      	blx	r7
 800c072:	3001      	adds	r0, #1
 800c074:	d12c      	bne.n	800c0d0 <_printf_float+0x250>
 800c076:	e764      	b.n	800bf42 <_printf_float+0xc2>
 800c078:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c07c:	f240 80e0 	bls.w	800c240 <_printf_float+0x3c0>
 800c080:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c084:	2200      	movs	r2, #0
 800c086:	2300      	movs	r3, #0
 800c088:	f7f4 fd3e 	bl	8000b08 <__aeabi_dcmpeq>
 800c08c:	2800      	cmp	r0, #0
 800c08e:	d034      	beq.n	800c0fa <_printf_float+0x27a>
 800c090:	4a37      	ldr	r2, [pc, #220]	; (800c170 <_printf_float+0x2f0>)
 800c092:	2301      	movs	r3, #1
 800c094:	4631      	mov	r1, r6
 800c096:	4628      	mov	r0, r5
 800c098:	47b8      	blx	r7
 800c09a:	3001      	adds	r0, #1
 800c09c:	f43f af51 	beq.w	800bf42 <_printf_float+0xc2>
 800c0a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c0a4:	429a      	cmp	r2, r3
 800c0a6:	db02      	blt.n	800c0ae <_printf_float+0x22e>
 800c0a8:	6823      	ldr	r3, [r4, #0]
 800c0aa:	07d8      	lsls	r0, r3, #31
 800c0ac:	d510      	bpl.n	800c0d0 <_printf_float+0x250>
 800c0ae:	ee18 3a10 	vmov	r3, s16
 800c0b2:	4652      	mov	r2, sl
 800c0b4:	4631      	mov	r1, r6
 800c0b6:	4628      	mov	r0, r5
 800c0b8:	47b8      	blx	r7
 800c0ba:	3001      	adds	r0, #1
 800c0bc:	f43f af41 	beq.w	800bf42 <_printf_float+0xc2>
 800c0c0:	f04f 0800 	mov.w	r8, #0
 800c0c4:	f104 091a 	add.w	r9, r4, #26
 800c0c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0ca:	3b01      	subs	r3, #1
 800c0cc:	4543      	cmp	r3, r8
 800c0ce:	dc09      	bgt.n	800c0e4 <_printf_float+0x264>
 800c0d0:	6823      	ldr	r3, [r4, #0]
 800c0d2:	079b      	lsls	r3, r3, #30
 800c0d4:	f100 8105 	bmi.w	800c2e2 <_printf_float+0x462>
 800c0d8:	68e0      	ldr	r0, [r4, #12]
 800c0da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0dc:	4298      	cmp	r0, r3
 800c0de:	bfb8      	it	lt
 800c0e0:	4618      	movlt	r0, r3
 800c0e2:	e730      	b.n	800bf46 <_printf_float+0xc6>
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	464a      	mov	r2, r9
 800c0e8:	4631      	mov	r1, r6
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	47b8      	blx	r7
 800c0ee:	3001      	adds	r0, #1
 800c0f0:	f43f af27 	beq.w	800bf42 <_printf_float+0xc2>
 800c0f4:	f108 0801 	add.w	r8, r8, #1
 800c0f8:	e7e6      	b.n	800c0c8 <_printf_float+0x248>
 800c0fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	dc39      	bgt.n	800c174 <_printf_float+0x2f4>
 800c100:	4a1b      	ldr	r2, [pc, #108]	; (800c170 <_printf_float+0x2f0>)
 800c102:	2301      	movs	r3, #1
 800c104:	4631      	mov	r1, r6
 800c106:	4628      	mov	r0, r5
 800c108:	47b8      	blx	r7
 800c10a:	3001      	adds	r0, #1
 800c10c:	f43f af19 	beq.w	800bf42 <_printf_float+0xc2>
 800c110:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c114:	4313      	orrs	r3, r2
 800c116:	d102      	bne.n	800c11e <_printf_float+0x29e>
 800c118:	6823      	ldr	r3, [r4, #0]
 800c11a:	07d9      	lsls	r1, r3, #31
 800c11c:	d5d8      	bpl.n	800c0d0 <_printf_float+0x250>
 800c11e:	ee18 3a10 	vmov	r3, s16
 800c122:	4652      	mov	r2, sl
 800c124:	4631      	mov	r1, r6
 800c126:	4628      	mov	r0, r5
 800c128:	47b8      	blx	r7
 800c12a:	3001      	adds	r0, #1
 800c12c:	f43f af09 	beq.w	800bf42 <_printf_float+0xc2>
 800c130:	f04f 0900 	mov.w	r9, #0
 800c134:	f104 0a1a 	add.w	sl, r4, #26
 800c138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c13a:	425b      	negs	r3, r3
 800c13c:	454b      	cmp	r3, r9
 800c13e:	dc01      	bgt.n	800c144 <_printf_float+0x2c4>
 800c140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c142:	e792      	b.n	800c06a <_printf_float+0x1ea>
 800c144:	2301      	movs	r3, #1
 800c146:	4652      	mov	r2, sl
 800c148:	4631      	mov	r1, r6
 800c14a:	4628      	mov	r0, r5
 800c14c:	47b8      	blx	r7
 800c14e:	3001      	adds	r0, #1
 800c150:	f43f aef7 	beq.w	800bf42 <_printf_float+0xc2>
 800c154:	f109 0901 	add.w	r9, r9, #1
 800c158:	e7ee      	b.n	800c138 <_printf_float+0x2b8>
 800c15a:	bf00      	nop
 800c15c:	7fefffff 	.word	0x7fefffff
 800c160:	0801011c 	.word	0x0801011c
 800c164:	08010120 	.word	0x08010120
 800c168:	08010128 	.word	0x08010128
 800c16c:	08010124 	.word	0x08010124
 800c170:	0801012c 	.word	0x0801012c
 800c174:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c176:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c178:	429a      	cmp	r2, r3
 800c17a:	bfa8      	it	ge
 800c17c:	461a      	movge	r2, r3
 800c17e:	2a00      	cmp	r2, #0
 800c180:	4691      	mov	r9, r2
 800c182:	dc37      	bgt.n	800c1f4 <_printf_float+0x374>
 800c184:	f04f 0b00 	mov.w	fp, #0
 800c188:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c18c:	f104 021a 	add.w	r2, r4, #26
 800c190:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c192:	9305      	str	r3, [sp, #20]
 800c194:	eba3 0309 	sub.w	r3, r3, r9
 800c198:	455b      	cmp	r3, fp
 800c19a:	dc33      	bgt.n	800c204 <_printf_float+0x384>
 800c19c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1a0:	429a      	cmp	r2, r3
 800c1a2:	db3b      	blt.n	800c21c <_printf_float+0x39c>
 800c1a4:	6823      	ldr	r3, [r4, #0]
 800c1a6:	07da      	lsls	r2, r3, #31
 800c1a8:	d438      	bmi.n	800c21c <_printf_float+0x39c>
 800c1aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1ac:	9a05      	ldr	r2, [sp, #20]
 800c1ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1b0:	1a9a      	subs	r2, r3, r2
 800c1b2:	eba3 0901 	sub.w	r9, r3, r1
 800c1b6:	4591      	cmp	r9, r2
 800c1b8:	bfa8      	it	ge
 800c1ba:	4691      	movge	r9, r2
 800c1bc:	f1b9 0f00 	cmp.w	r9, #0
 800c1c0:	dc35      	bgt.n	800c22e <_printf_float+0x3ae>
 800c1c2:	f04f 0800 	mov.w	r8, #0
 800c1c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c1ca:	f104 0a1a 	add.w	sl, r4, #26
 800c1ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c1d2:	1a9b      	subs	r3, r3, r2
 800c1d4:	eba3 0309 	sub.w	r3, r3, r9
 800c1d8:	4543      	cmp	r3, r8
 800c1da:	f77f af79 	ble.w	800c0d0 <_printf_float+0x250>
 800c1de:	2301      	movs	r3, #1
 800c1e0:	4652      	mov	r2, sl
 800c1e2:	4631      	mov	r1, r6
 800c1e4:	4628      	mov	r0, r5
 800c1e6:	47b8      	blx	r7
 800c1e8:	3001      	adds	r0, #1
 800c1ea:	f43f aeaa 	beq.w	800bf42 <_printf_float+0xc2>
 800c1ee:	f108 0801 	add.w	r8, r8, #1
 800c1f2:	e7ec      	b.n	800c1ce <_printf_float+0x34e>
 800c1f4:	4613      	mov	r3, r2
 800c1f6:	4631      	mov	r1, r6
 800c1f8:	4642      	mov	r2, r8
 800c1fa:	4628      	mov	r0, r5
 800c1fc:	47b8      	blx	r7
 800c1fe:	3001      	adds	r0, #1
 800c200:	d1c0      	bne.n	800c184 <_printf_float+0x304>
 800c202:	e69e      	b.n	800bf42 <_printf_float+0xc2>
 800c204:	2301      	movs	r3, #1
 800c206:	4631      	mov	r1, r6
 800c208:	4628      	mov	r0, r5
 800c20a:	9205      	str	r2, [sp, #20]
 800c20c:	47b8      	blx	r7
 800c20e:	3001      	adds	r0, #1
 800c210:	f43f ae97 	beq.w	800bf42 <_printf_float+0xc2>
 800c214:	9a05      	ldr	r2, [sp, #20]
 800c216:	f10b 0b01 	add.w	fp, fp, #1
 800c21a:	e7b9      	b.n	800c190 <_printf_float+0x310>
 800c21c:	ee18 3a10 	vmov	r3, s16
 800c220:	4652      	mov	r2, sl
 800c222:	4631      	mov	r1, r6
 800c224:	4628      	mov	r0, r5
 800c226:	47b8      	blx	r7
 800c228:	3001      	adds	r0, #1
 800c22a:	d1be      	bne.n	800c1aa <_printf_float+0x32a>
 800c22c:	e689      	b.n	800bf42 <_printf_float+0xc2>
 800c22e:	9a05      	ldr	r2, [sp, #20]
 800c230:	464b      	mov	r3, r9
 800c232:	4442      	add	r2, r8
 800c234:	4631      	mov	r1, r6
 800c236:	4628      	mov	r0, r5
 800c238:	47b8      	blx	r7
 800c23a:	3001      	adds	r0, #1
 800c23c:	d1c1      	bne.n	800c1c2 <_printf_float+0x342>
 800c23e:	e680      	b.n	800bf42 <_printf_float+0xc2>
 800c240:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c242:	2a01      	cmp	r2, #1
 800c244:	dc01      	bgt.n	800c24a <_printf_float+0x3ca>
 800c246:	07db      	lsls	r3, r3, #31
 800c248:	d538      	bpl.n	800c2bc <_printf_float+0x43c>
 800c24a:	2301      	movs	r3, #1
 800c24c:	4642      	mov	r2, r8
 800c24e:	4631      	mov	r1, r6
 800c250:	4628      	mov	r0, r5
 800c252:	47b8      	blx	r7
 800c254:	3001      	adds	r0, #1
 800c256:	f43f ae74 	beq.w	800bf42 <_printf_float+0xc2>
 800c25a:	ee18 3a10 	vmov	r3, s16
 800c25e:	4652      	mov	r2, sl
 800c260:	4631      	mov	r1, r6
 800c262:	4628      	mov	r0, r5
 800c264:	47b8      	blx	r7
 800c266:	3001      	adds	r0, #1
 800c268:	f43f ae6b 	beq.w	800bf42 <_printf_float+0xc2>
 800c26c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c270:	2200      	movs	r2, #0
 800c272:	2300      	movs	r3, #0
 800c274:	f7f4 fc48 	bl	8000b08 <__aeabi_dcmpeq>
 800c278:	b9d8      	cbnz	r0, 800c2b2 <_printf_float+0x432>
 800c27a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c27c:	f108 0201 	add.w	r2, r8, #1
 800c280:	3b01      	subs	r3, #1
 800c282:	4631      	mov	r1, r6
 800c284:	4628      	mov	r0, r5
 800c286:	47b8      	blx	r7
 800c288:	3001      	adds	r0, #1
 800c28a:	d10e      	bne.n	800c2aa <_printf_float+0x42a>
 800c28c:	e659      	b.n	800bf42 <_printf_float+0xc2>
 800c28e:	2301      	movs	r3, #1
 800c290:	4652      	mov	r2, sl
 800c292:	4631      	mov	r1, r6
 800c294:	4628      	mov	r0, r5
 800c296:	47b8      	blx	r7
 800c298:	3001      	adds	r0, #1
 800c29a:	f43f ae52 	beq.w	800bf42 <_printf_float+0xc2>
 800c29e:	f108 0801 	add.w	r8, r8, #1
 800c2a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c2a4:	3b01      	subs	r3, #1
 800c2a6:	4543      	cmp	r3, r8
 800c2a8:	dcf1      	bgt.n	800c28e <_printf_float+0x40e>
 800c2aa:	464b      	mov	r3, r9
 800c2ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c2b0:	e6dc      	b.n	800c06c <_printf_float+0x1ec>
 800c2b2:	f04f 0800 	mov.w	r8, #0
 800c2b6:	f104 0a1a 	add.w	sl, r4, #26
 800c2ba:	e7f2      	b.n	800c2a2 <_printf_float+0x422>
 800c2bc:	2301      	movs	r3, #1
 800c2be:	4642      	mov	r2, r8
 800c2c0:	e7df      	b.n	800c282 <_printf_float+0x402>
 800c2c2:	2301      	movs	r3, #1
 800c2c4:	464a      	mov	r2, r9
 800c2c6:	4631      	mov	r1, r6
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	47b8      	blx	r7
 800c2cc:	3001      	adds	r0, #1
 800c2ce:	f43f ae38 	beq.w	800bf42 <_printf_float+0xc2>
 800c2d2:	f108 0801 	add.w	r8, r8, #1
 800c2d6:	68e3      	ldr	r3, [r4, #12]
 800c2d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c2da:	1a5b      	subs	r3, r3, r1
 800c2dc:	4543      	cmp	r3, r8
 800c2de:	dcf0      	bgt.n	800c2c2 <_printf_float+0x442>
 800c2e0:	e6fa      	b.n	800c0d8 <_printf_float+0x258>
 800c2e2:	f04f 0800 	mov.w	r8, #0
 800c2e6:	f104 0919 	add.w	r9, r4, #25
 800c2ea:	e7f4      	b.n	800c2d6 <_printf_float+0x456>

0800c2ec <_printf_common>:
 800c2ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2f0:	4616      	mov	r6, r2
 800c2f2:	4699      	mov	r9, r3
 800c2f4:	688a      	ldr	r2, [r1, #8]
 800c2f6:	690b      	ldr	r3, [r1, #16]
 800c2f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2fc:	4293      	cmp	r3, r2
 800c2fe:	bfb8      	it	lt
 800c300:	4613      	movlt	r3, r2
 800c302:	6033      	str	r3, [r6, #0]
 800c304:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c308:	4607      	mov	r7, r0
 800c30a:	460c      	mov	r4, r1
 800c30c:	b10a      	cbz	r2, 800c312 <_printf_common+0x26>
 800c30e:	3301      	adds	r3, #1
 800c310:	6033      	str	r3, [r6, #0]
 800c312:	6823      	ldr	r3, [r4, #0]
 800c314:	0699      	lsls	r1, r3, #26
 800c316:	bf42      	ittt	mi
 800c318:	6833      	ldrmi	r3, [r6, #0]
 800c31a:	3302      	addmi	r3, #2
 800c31c:	6033      	strmi	r3, [r6, #0]
 800c31e:	6825      	ldr	r5, [r4, #0]
 800c320:	f015 0506 	ands.w	r5, r5, #6
 800c324:	d106      	bne.n	800c334 <_printf_common+0x48>
 800c326:	f104 0a19 	add.w	sl, r4, #25
 800c32a:	68e3      	ldr	r3, [r4, #12]
 800c32c:	6832      	ldr	r2, [r6, #0]
 800c32e:	1a9b      	subs	r3, r3, r2
 800c330:	42ab      	cmp	r3, r5
 800c332:	dc26      	bgt.n	800c382 <_printf_common+0x96>
 800c334:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c338:	1e13      	subs	r3, r2, #0
 800c33a:	6822      	ldr	r2, [r4, #0]
 800c33c:	bf18      	it	ne
 800c33e:	2301      	movne	r3, #1
 800c340:	0692      	lsls	r2, r2, #26
 800c342:	d42b      	bmi.n	800c39c <_printf_common+0xb0>
 800c344:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c348:	4649      	mov	r1, r9
 800c34a:	4638      	mov	r0, r7
 800c34c:	47c0      	blx	r8
 800c34e:	3001      	adds	r0, #1
 800c350:	d01e      	beq.n	800c390 <_printf_common+0xa4>
 800c352:	6823      	ldr	r3, [r4, #0]
 800c354:	68e5      	ldr	r5, [r4, #12]
 800c356:	6832      	ldr	r2, [r6, #0]
 800c358:	f003 0306 	and.w	r3, r3, #6
 800c35c:	2b04      	cmp	r3, #4
 800c35e:	bf08      	it	eq
 800c360:	1aad      	subeq	r5, r5, r2
 800c362:	68a3      	ldr	r3, [r4, #8]
 800c364:	6922      	ldr	r2, [r4, #16]
 800c366:	bf0c      	ite	eq
 800c368:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c36c:	2500      	movne	r5, #0
 800c36e:	4293      	cmp	r3, r2
 800c370:	bfc4      	itt	gt
 800c372:	1a9b      	subgt	r3, r3, r2
 800c374:	18ed      	addgt	r5, r5, r3
 800c376:	2600      	movs	r6, #0
 800c378:	341a      	adds	r4, #26
 800c37a:	42b5      	cmp	r5, r6
 800c37c:	d11a      	bne.n	800c3b4 <_printf_common+0xc8>
 800c37e:	2000      	movs	r0, #0
 800c380:	e008      	b.n	800c394 <_printf_common+0xa8>
 800c382:	2301      	movs	r3, #1
 800c384:	4652      	mov	r2, sl
 800c386:	4649      	mov	r1, r9
 800c388:	4638      	mov	r0, r7
 800c38a:	47c0      	blx	r8
 800c38c:	3001      	adds	r0, #1
 800c38e:	d103      	bne.n	800c398 <_printf_common+0xac>
 800c390:	f04f 30ff 	mov.w	r0, #4294967295
 800c394:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c398:	3501      	adds	r5, #1
 800c39a:	e7c6      	b.n	800c32a <_printf_common+0x3e>
 800c39c:	18e1      	adds	r1, r4, r3
 800c39e:	1c5a      	adds	r2, r3, #1
 800c3a0:	2030      	movs	r0, #48	; 0x30
 800c3a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c3a6:	4422      	add	r2, r4
 800c3a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c3ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c3b0:	3302      	adds	r3, #2
 800c3b2:	e7c7      	b.n	800c344 <_printf_common+0x58>
 800c3b4:	2301      	movs	r3, #1
 800c3b6:	4622      	mov	r2, r4
 800c3b8:	4649      	mov	r1, r9
 800c3ba:	4638      	mov	r0, r7
 800c3bc:	47c0      	blx	r8
 800c3be:	3001      	adds	r0, #1
 800c3c0:	d0e6      	beq.n	800c390 <_printf_common+0xa4>
 800c3c2:	3601      	adds	r6, #1
 800c3c4:	e7d9      	b.n	800c37a <_printf_common+0x8e>
	...

0800c3c8 <_printf_i>:
 800c3c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c3cc:	7e0f      	ldrb	r7, [r1, #24]
 800c3ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c3d0:	2f78      	cmp	r7, #120	; 0x78
 800c3d2:	4691      	mov	r9, r2
 800c3d4:	4680      	mov	r8, r0
 800c3d6:	460c      	mov	r4, r1
 800c3d8:	469a      	mov	sl, r3
 800c3da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c3de:	d807      	bhi.n	800c3f0 <_printf_i+0x28>
 800c3e0:	2f62      	cmp	r7, #98	; 0x62
 800c3e2:	d80a      	bhi.n	800c3fa <_printf_i+0x32>
 800c3e4:	2f00      	cmp	r7, #0
 800c3e6:	f000 80d8 	beq.w	800c59a <_printf_i+0x1d2>
 800c3ea:	2f58      	cmp	r7, #88	; 0x58
 800c3ec:	f000 80a3 	beq.w	800c536 <_printf_i+0x16e>
 800c3f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3f8:	e03a      	b.n	800c470 <_printf_i+0xa8>
 800c3fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3fe:	2b15      	cmp	r3, #21
 800c400:	d8f6      	bhi.n	800c3f0 <_printf_i+0x28>
 800c402:	a101      	add	r1, pc, #4	; (adr r1, 800c408 <_printf_i+0x40>)
 800c404:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c408:	0800c461 	.word	0x0800c461
 800c40c:	0800c475 	.word	0x0800c475
 800c410:	0800c3f1 	.word	0x0800c3f1
 800c414:	0800c3f1 	.word	0x0800c3f1
 800c418:	0800c3f1 	.word	0x0800c3f1
 800c41c:	0800c3f1 	.word	0x0800c3f1
 800c420:	0800c475 	.word	0x0800c475
 800c424:	0800c3f1 	.word	0x0800c3f1
 800c428:	0800c3f1 	.word	0x0800c3f1
 800c42c:	0800c3f1 	.word	0x0800c3f1
 800c430:	0800c3f1 	.word	0x0800c3f1
 800c434:	0800c581 	.word	0x0800c581
 800c438:	0800c4a5 	.word	0x0800c4a5
 800c43c:	0800c563 	.word	0x0800c563
 800c440:	0800c3f1 	.word	0x0800c3f1
 800c444:	0800c3f1 	.word	0x0800c3f1
 800c448:	0800c5a3 	.word	0x0800c5a3
 800c44c:	0800c3f1 	.word	0x0800c3f1
 800c450:	0800c4a5 	.word	0x0800c4a5
 800c454:	0800c3f1 	.word	0x0800c3f1
 800c458:	0800c3f1 	.word	0x0800c3f1
 800c45c:	0800c56b 	.word	0x0800c56b
 800c460:	682b      	ldr	r3, [r5, #0]
 800c462:	1d1a      	adds	r2, r3, #4
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	602a      	str	r2, [r5, #0]
 800c468:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c46c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c470:	2301      	movs	r3, #1
 800c472:	e0a3      	b.n	800c5bc <_printf_i+0x1f4>
 800c474:	6820      	ldr	r0, [r4, #0]
 800c476:	6829      	ldr	r1, [r5, #0]
 800c478:	0606      	lsls	r6, r0, #24
 800c47a:	f101 0304 	add.w	r3, r1, #4
 800c47e:	d50a      	bpl.n	800c496 <_printf_i+0xce>
 800c480:	680e      	ldr	r6, [r1, #0]
 800c482:	602b      	str	r3, [r5, #0]
 800c484:	2e00      	cmp	r6, #0
 800c486:	da03      	bge.n	800c490 <_printf_i+0xc8>
 800c488:	232d      	movs	r3, #45	; 0x2d
 800c48a:	4276      	negs	r6, r6
 800c48c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c490:	485e      	ldr	r0, [pc, #376]	; (800c60c <_printf_i+0x244>)
 800c492:	230a      	movs	r3, #10
 800c494:	e019      	b.n	800c4ca <_printf_i+0x102>
 800c496:	680e      	ldr	r6, [r1, #0]
 800c498:	602b      	str	r3, [r5, #0]
 800c49a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c49e:	bf18      	it	ne
 800c4a0:	b236      	sxthne	r6, r6
 800c4a2:	e7ef      	b.n	800c484 <_printf_i+0xbc>
 800c4a4:	682b      	ldr	r3, [r5, #0]
 800c4a6:	6820      	ldr	r0, [r4, #0]
 800c4a8:	1d19      	adds	r1, r3, #4
 800c4aa:	6029      	str	r1, [r5, #0]
 800c4ac:	0601      	lsls	r1, r0, #24
 800c4ae:	d501      	bpl.n	800c4b4 <_printf_i+0xec>
 800c4b0:	681e      	ldr	r6, [r3, #0]
 800c4b2:	e002      	b.n	800c4ba <_printf_i+0xf2>
 800c4b4:	0646      	lsls	r6, r0, #25
 800c4b6:	d5fb      	bpl.n	800c4b0 <_printf_i+0xe8>
 800c4b8:	881e      	ldrh	r6, [r3, #0]
 800c4ba:	4854      	ldr	r0, [pc, #336]	; (800c60c <_printf_i+0x244>)
 800c4bc:	2f6f      	cmp	r7, #111	; 0x6f
 800c4be:	bf0c      	ite	eq
 800c4c0:	2308      	moveq	r3, #8
 800c4c2:	230a      	movne	r3, #10
 800c4c4:	2100      	movs	r1, #0
 800c4c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c4ca:	6865      	ldr	r5, [r4, #4]
 800c4cc:	60a5      	str	r5, [r4, #8]
 800c4ce:	2d00      	cmp	r5, #0
 800c4d0:	bfa2      	ittt	ge
 800c4d2:	6821      	ldrge	r1, [r4, #0]
 800c4d4:	f021 0104 	bicge.w	r1, r1, #4
 800c4d8:	6021      	strge	r1, [r4, #0]
 800c4da:	b90e      	cbnz	r6, 800c4e0 <_printf_i+0x118>
 800c4dc:	2d00      	cmp	r5, #0
 800c4de:	d04d      	beq.n	800c57c <_printf_i+0x1b4>
 800c4e0:	4615      	mov	r5, r2
 800c4e2:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4e6:	fb03 6711 	mls	r7, r3, r1, r6
 800c4ea:	5dc7      	ldrb	r7, [r0, r7]
 800c4ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4f0:	4637      	mov	r7, r6
 800c4f2:	42bb      	cmp	r3, r7
 800c4f4:	460e      	mov	r6, r1
 800c4f6:	d9f4      	bls.n	800c4e2 <_printf_i+0x11a>
 800c4f8:	2b08      	cmp	r3, #8
 800c4fa:	d10b      	bne.n	800c514 <_printf_i+0x14c>
 800c4fc:	6823      	ldr	r3, [r4, #0]
 800c4fe:	07de      	lsls	r6, r3, #31
 800c500:	d508      	bpl.n	800c514 <_printf_i+0x14c>
 800c502:	6923      	ldr	r3, [r4, #16]
 800c504:	6861      	ldr	r1, [r4, #4]
 800c506:	4299      	cmp	r1, r3
 800c508:	bfde      	ittt	le
 800c50a:	2330      	movle	r3, #48	; 0x30
 800c50c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c510:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c514:	1b52      	subs	r2, r2, r5
 800c516:	6122      	str	r2, [r4, #16]
 800c518:	f8cd a000 	str.w	sl, [sp]
 800c51c:	464b      	mov	r3, r9
 800c51e:	aa03      	add	r2, sp, #12
 800c520:	4621      	mov	r1, r4
 800c522:	4640      	mov	r0, r8
 800c524:	f7ff fee2 	bl	800c2ec <_printf_common>
 800c528:	3001      	adds	r0, #1
 800c52a:	d14c      	bne.n	800c5c6 <_printf_i+0x1fe>
 800c52c:	f04f 30ff 	mov.w	r0, #4294967295
 800c530:	b004      	add	sp, #16
 800c532:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c536:	4835      	ldr	r0, [pc, #212]	; (800c60c <_printf_i+0x244>)
 800c538:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c53c:	6829      	ldr	r1, [r5, #0]
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	f851 6b04 	ldr.w	r6, [r1], #4
 800c544:	6029      	str	r1, [r5, #0]
 800c546:	061d      	lsls	r5, r3, #24
 800c548:	d514      	bpl.n	800c574 <_printf_i+0x1ac>
 800c54a:	07df      	lsls	r7, r3, #31
 800c54c:	bf44      	itt	mi
 800c54e:	f043 0320 	orrmi.w	r3, r3, #32
 800c552:	6023      	strmi	r3, [r4, #0]
 800c554:	b91e      	cbnz	r6, 800c55e <_printf_i+0x196>
 800c556:	6823      	ldr	r3, [r4, #0]
 800c558:	f023 0320 	bic.w	r3, r3, #32
 800c55c:	6023      	str	r3, [r4, #0]
 800c55e:	2310      	movs	r3, #16
 800c560:	e7b0      	b.n	800c4c4 <_printf_i+0xfc>
 800c562:	6823      	ldr	r3, [r4, #0]
 800c564:	f043 0320 	orr.w	r3, r3, #32
 800c568:	6023      	str	r3, [r4, #0]
 800c56a:	2378      	movs	r3, #120	; 0x78
 800c56c:	4828      	ldr	r0, [pc, #160]	; (800c610 <_printf_i+0x248>)
 800c56e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c572:	e7e3      	b.n	800c53c <_printf_i+0x174>
 800c574:	0659      	lsls	r1, r3, #25
 800c576:	bf48      	it	mi
 800c578:	b2b6      	uxthmi	r6, r6
 800c57a:	e7e6      	b.n	800c54a <_printf_i+0x182>
 800c57c:	4615      	mov	r5, r2
 800c57e:	e7bb      	b.n	800c4f8 <_printf_i+0x130>
 800c580:	682b      	ldr	r3, [r5, #0]
 800c582:	6826      	ldr	r6, [r4, #0]
 800c584:	6961      	ldr	r1, [r4, #20]
 800c586:	1d18      	adds	r0, r3, #4
 800c588:	6028      	str	r0, [r5, #0]
 800c58a:	0635      	lsls	r5, r6, #24
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	d501      	bpl.n	800c594 <_printf_i+0x1cc>
 800c590:	6019      	str	r1, [r3, #0]
 800c592:	e002      	b.n	800c59a <_printf_i+0x1d2>
 800c594:	0670      	lsls	r0, r6, #25
 800c596:	d5fb      	bpl.n	800c590 <_printf_i+0x1c8>
 800c598:	8019      	strh	r1, [r3, #0]
 800c59a:	2300      	movs	r3, #0
 800c59c:	6123      	str	r3, [r4, #16]
 800c59e:	4615      	mov	r5, r2
 800c5a0:	e7ba      	b.n	800c518 <_printf_i+0x150>
 800c5a2:	682b      	ldr	r3, [r5, #0]
 800c5a4:	1d1a      	adds	r2, r3, #4
 800c5a6:	602a      	str	r2, [r5, #0]
 800c5a8:	681d      	ldr	r5, [r3, #0]
 800c5aa:	6862      	ldr	r2, [r4, #4]
 800c5ac:	2100      	movs	r1, #0
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	f7f3 fe36 	bl	8000220 <memchr>
 800c5b4:	b108      	cbz	r0, 800c5ba <_printf_i+0x1f2>
 800c5b6:	1b40      	subs	r0, r0, r5
 800c5b8:	6060      	str	r0, [r4, #4]
 800c5ba:	6863      	ldr	r3, [r4, #4]
 800c5bc:	6123      	str	r3, [r4, #16]
 800c5be:	2300      	movs	r3, #0
 800c5c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c5c4:	e7a8      	b.n	800c518 <_printf_i+0x150>
 800c5c6:	6923      	ldr	r3, [r4, #16]
 800c5c8:	462a      	mov	r2, r5
 800c5ca:	4649      	mov	r1, r9
 800c5cc:	4640      	mov	r0, r8
 800c5ce:	47d0      	blx	sl
 800c5d0:	3001      	adds	r0, #1
 800c5d2:	d0ab      	beq.n	800c52c <_printf_i+0x164>
 800c5d4:	6823      	ldr	r3, [r4, #0]
 800c5d6:	079b      	lsls	r3, r3, #30
 800c5d8:	d413      	bmi.n	800c602 <_printf_i+0x23a>
 800c5da:	68e0      	ldr	r0, [r4, #12]
 800c5dc:	9b03      	ldr	r3, [sp, #12]
 800c5de:	4298      	cmp	r0, r3
 800c5e0:	bfb8      	it	lt
 800c5e2:	4618      	movlt	r0, r3
 800c5e4:	e7a4      	b.n	800c530 <_printf_i+0x168>
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	4632      	mov	r2, r6
 800c5ea:	4649      	mov	r1, r9
 800c5ec:	4640      	mov	r0, r8
 800c5ee:	47d0      	blx	sl
 800c5f0:	3001      	adds	r0, #1
 800c5f2:	d09b      	beq.n	800c52c <_printf_i+0x164>
 800c5f4:	3501      	adds	r5, #1
 800c5f6:	68e3      	ldr	r3, [r4, #12]
 800c5f8:	9903      	ldr	r1, [sp, #12]
 800c5fa:	1a5b      	subs	r3, r3, r1
 800c5fc:	42ab      	cmp	r3, r5
 800c5fe:	dcf2      	bgt.n	800c5e6 <_printf_i+0x21e>
 800c600:	e7eb      	b.n	800c5da <_printf_i+0x212>
 800c602:	2500      	movs	r5, #0
 800c604:	f104 0619 	add.w	r6, r4, #25
 800c608:	e7f5      	b.n	800c5f6 <_printf_i+0x22e>
 800c60a:	bf00      	nop
 800c60c:	0801012e 	.word	0x0801012e
 800c610:	0801013f 	.word	0x0801013f

0800c614 <siprintf>:
 800c614:	b40e      	push	{r1, r2, r3}
 800c616:	b500      	push	{lr}
 800c618:	b09c      	sub	sp, #112	; 0x70
 800c61a:	ab1d      	add	r3, sp, #116	; 0x74
 800c61c:	9002      	str	r0, [sp, #8]
 800c61e:	9006      	str	r0, [sp, #24]
 800c620:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c624:	4809      	ldr	r0, [pc, #36]	; (800c64c <siprintf+0x38>)
 800c626:	9107      	str	r1, [sp, #28]
 800c628:	9104      	str	r1, [sp, #16]
 800c62a:	4909      	ldr	r1, [pc, #36]	; (800c650 <siprintf+0x3c>)
 800c62c:	f853 2b04 	ldr.w	r2, [r3], #4
 800c630:	9105      	str	r1, [sp, #20]
 800c632:	6800      	ldr	r0, [r0, #0]
 800c634:	9301      	str	r3, [sp, #4]
 800c636:	a902      	add	r1, sp, #8
 800c638:	f001 fb78 	bl	800dd2c <_svfiprintf_r>
 800c63c:	9b02      	ldr	r3, [sp, #8]
 800c63e:	2200      	movs	r2, #0
 800c640:	701a      	strb	r2, [r3, #0]
 800c642:	b01c      	add	sp, #112	; 0x70
 800c644:	f85d eb04 	ldr.w	lr, [sp], #4
 800c648:	b003      	add	sp, #12
 800c64a:	4770      	bx	lr
 800c64c:	200000a8 	.word	0x200000a8
 800c650:	ffff0208 	.word	0xffff0208

0800c654 <quorem>:
 800c654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c658:	6903      	ldr	r3, [r0, #16]
 800c65a:	690c      	ldr	r4, [r1, #16]
 800c65c:	42a3      	cmp	r3, r4
 800c65e:	4607      	mov	r7, r0
 800c660:	f2c0 8081 	blt.w	800c766 <quorem+0x112>
 800c664:	3c01      	subs	r4, #1
 800c666:	f101 0814 	add.w	r8, r1, #20
 800c66a:	f100 0514 	add.w	r5, r0, #20
 800c66e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c672:	9301      	str	r3, [sp, #4]
 800c674:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c678:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c67c:	3301      	adds	r3, #1
 800c67e:	429a      	cmp	r2, r3
 800c680:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c684:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c688:	fbb2 f6f3 	udiv	r6, r2, r3
 800c68c:	d331      	bcc.n	800c6f2 <quorem+0x9e>
 800c68e:	f04f 0e00 	mov.w	lr, #0
 800c692:	4640      	mov	r0, r8
 800c694:	46ac      	mov	ip, r5
 800c696:	46f2      	mov	sl, lr
 800c698:	f850 2b04 	ldr.w	r2, [r0], #4
 800c69c:	b293      	uxth	r3, r2
 800c69e:	fb06 e303 	mla	r3, r6, r3, lr
 800c6a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800c6a6:	b29b      	uxth	r3, r3
 800c6a8:	ebaa 0303 	sub.w	r3, sl, r3
 800c6ac:	f8dc a000 	ldr.w	sl, [ip]
 800c6b0:	0c12      	lsrs	r2, r2, #16
 800c6b2:	fa13 f38a 	uxtah	r3, r3, sl
 800c6b6:	fb06 e202 	mla	r2, r6, r2, lr
 800c6ba:	9300      	str	r3, [sp, #0]
 800c6bc:	9b00      	ldr	r3, [sp, #0]
 800c6be:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c6c2:	b292      	uxth	r2, r2
 800c6c4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c6c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c6cc:	f8bd 3000 	ldrh.w	r3, [sp]
 800c6d0:	4581      	cmp	r9, r0
 800c6d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6d6:	f84c 3b04 	str.w	r3, [ip], #4
 800c6da:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c6de:	d2db      	bcs.n	800c698 <quorem+0x44>
 800c6e0:	f855 300b 	ldr.w	r3, [r5, fp]
 800c6e4:	b92b      	cbnz	r3, 800c6f2 <quorem+0x9e>
 800c6e6:	9b01      	ldr	r3, [sp, #4]
 800c6e8:	3b04      	subs	r3, #4
 800c6ea:	429d      	cmp	r5, r3
 800c6ec:	461a      	mov	r2, r3
 800c6ee:	d32e      	bcc.n	800c74e <quorem+0xfa>
 800c6f0:	613c      	str	r4, [r7, #16]
 800c6f2:	4638      	mov	r0, r7
 800c6f4:	f001 f8c6 	bl	800d884 <__mcmp>
 800c6f8:	2800      	cmp	r0, #0
 800c6fa:	db24      	blt.n	800c746 <quorem+0xf2>
 800c6fc:	3601      	adds	r6, #1
 800c6fe:	4628      	mov	r0, r5
 800c700:	f04f 0c00 	mov.w	ip, #0
 800c704:	f858 2b04 	ldr.w	r2, [r8], #4
 800c708:	f8d0 e000 	ldr.w	lr, [r0]
 800c70c:	b293      	uxth	r3, r2
 800c70e:	ebac 0303 	sub.w	r3, ip, r3
 800c712:	0c12      	lsrs	r2, r2, #16
 800c714:	fa13 f38e 	uxtah	r3, r3, lr
 800c718:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c71c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c720:	b29b      	uxth	r3, r3
 800c722:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c726:	45c1      	cmp	r9, r8
 800c728:	f840 3b04 	str.w	r3, [r0], #4
 800c72c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c730:	d2e8      	bcs.n	800c704 <quorem+0xb0>
 800c732:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c736:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c73a:	b922      	cbnz	r2, 800c746 <quorem+0xf2>
 800c73c:	3b04      	subs	r3, #4
 800c73e:	429d      	cmp	r5, r3
 800c740:	461a      	mov	r2, r3
 800c742:	d30a      	bcc.n	800c75a <quorem+0x106>
 800c744:	613c      	str	r4, [r7, #16]
 800c746:	4630      	mov	r0, r6
 800c748:	b003      	add	sp, #12
 800c74a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c74e:	6812      	ldr	r2, [r2, #0]
 800c750:	3b04      	subs	r3, #4
 800c752:	2a00      	cmp	r2, #0
 800c754:	d1cc      	bne.n	800c6f0 <quorem+0x9c>
 800c756:	3c01      	subs	r4, #1
 800c758:	e7c7      	b.n	800c6ea <quorem+0x96>
 800c75a:	6812      	ldr	r2, [r2, #0]
 800c75c:	3b04      	subs	r3, #4
 800c75e:	2a00      	cmp	r2, #0
 800c760:	d1f0      	bne.n	800c744 <quorem+0xf0>
 800c762:	3c01      	subs	r4, #1
 800c764:	e7eb      	b.n	800c73e <quorem+0xea>
 800c766:	2000      	movs	r0, #0
 800c768:	e7ee      	b.n	800c748 <quorem+0xf4>
 800c76a:	0000      	movs	r0, r0
 800c76c:	0000      	movs	r0, r0
	...

0800c770 <_dtoa_r>:
 800c770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c774:	ed2d 8b04 	vpush	{d8-d9}
 800c778:	ec57 6b10 	vmov	r6, r7, d0
 800c77c:	b093      	sub	sp, #76	; 0x4c
 800c77e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c780:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c784:	9106      	str	r1, [sp, #24]
 800c786:	ee10 aa10 	vmov	sl, s0
 800c78a:	4604      	mov	r4, r0
 800c78c:	9209      	str	r2, [sp, #36]	; 0x24
 800c78e:	930c      	str	r3, [sp, #48]	; 0x30
 800c790:	46bb      	mov	fp, r7
 800c792:	b975      	cbnz	r5, 800c7b2 <_dtoa_r+0x42>
 800c794:	2010      	movs	r0, #16
 800c796:	f000 fddd 	bl	800d354 <malloc>
 800c79a:	4602      	mov	r2, r0
 800c79c:	6260      	str	r0, [r4, #36]	; 0x24
 800c79e:	b920      	cbnz	r0, 800c7aa <_dtoa_r+0x3a>
 800c7a0:	4ba7      	ldr	r3, [pc, #668]	; (800ca40 <_dtoa_r+0x2d0>)
 800c7a2:	21ea      	movs	r1, #234	; 0xea
 800c7a4:	48a7      	ldr	r0, [pc, #668]	; (800ca44 <_dtoa_r+0x2d4>)
 800c7a6:	f001 fbd1 	bl	800df4c <__assert_func>
 800c7aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c7ae:	6005      	str	r5, [r0, #0]
 800c7b0:	60c5      	str	r5, [r0, #12]
 800c7b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7b4:	6819      	ldr	r1, [r3, #0]
 800c7b6:	b151      	cbz	r1, 800c7ce <_dtoa_r+0x5e>
 800c7b8:	685a      	ldr	r2, [r3, #4]
 800c7ba:	604a      	str	r2, [r1, #4]
 800c7bc:	2301      	movs	r3, #1
 800c7be:	4093      	lsls	r3, r2
 800c7c0:	608b      	str	r3, [r1, #8]
 800c7c2:	4620      	mov	r0, r4
 800c7c4:	f000 fe1c 	bl	800d400 <_Bfree>
 800c7c8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c7ca:	2200      	movs	r2, #0
 800c7cc:	601a      	str	r2, [r3, #0]
 800c7ce:	1e3b      	subs	r3, r7, #0
 800c7d0:	bfaa      	itet	ge
 800c7d2:	2300      	movge	r3, #0
 800c7d4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c7d8:	f8c8 3000 	strge.w	r3, [r8]
 800c7dc:	4b9a      	ldr	r3, [pc, #616]	; (800ca48 <_dtoa_r+0x2d8>)
 800c7de:	bfbc      	itt	lt
 800c7e0:	2201      	movlt	r2, #1
 800c7e2:	f8c8 2000 	strlt.w	r2, [r8]
 800c7e6:	ea33 030b 	bics.w	r3, r3, fp
 800c7ea:	d11b      	bne.n	800c824 <_dtoa_r+0xb4>
 800c7ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c7ee:	f242 730f 	movw	r3, #9999	; 0x270f
 800c7f2:	6013      	str	r3, [r2, #0]
 800c7f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c7f8:	4333      	orrs	r3, r6
 800c7fa:	f000 8592 	beq.w	800d322 <_dtoa_r+0xbb2>
 800c7fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c800:	b963      	cbnz	r3, 800c81c <_dtoa_r+0xac>
 800c802:	4b92      	ldr	r3, [pc, #584]	; (800ca4c <_dtoa_r+0x2dc>)
 800c804:	e022      	b.n	800c84c <_dtoa_r+0xdc>
 800c806:	4b92      	ldr	r3, [pc, #584]	; (800ca50 <_dtoa_r+0x2e0>)
 800c808:	9301      	str	r3, [sp, #4]
 800c80a:	3308      	adds	r3, #8
 800c80c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c80e:	6013      	str	r3, [r2, #0]
 800c810:	9801      	ldr	r0, [sp, #4]
 800c812:	b013      	add	sp, #76	; 0x4c
 800c814:	ecbd 8b04 	vpop	{d8-d9}
 800c818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c81c:	4b8b      	ldr	r3, [pc, #556]	; (800ca4c <_dtoa_r+0x2dc>)
 800c81e:	9301      	str	r3, [sp, #4]
 800c820:	3303      	adds	r3, #3
 800c822:	e7f3      	b.n	800c80c <_dtoa_r+0x9c>
 800c824:	2200      	movs	r2, #0
 800c826:	2300      	movs	r3, #0
 800c828:	4650      	mov	r0, sl
 800c82a:	4659      	mov	r1, fp
 800c82c:	f7f4 f96c 	bl	8000b08 <__aeabi_dcmpeq>
 800c830:	ec4b ab19 	vmov	d9, sl, fp
 800c834:	4680      	mov	r8, r0
 800c836:	b158      	cbz	r0, 800c850 <_dtoa_r+0xe0>
 800c838:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c83a:	2301      	movs	r3, #1
 800c83c:	6013      	str	r3, [r2, #0]
 800c83e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c840:	2b00      	cmp	r3, #0
 800c842:	f000 856b 	beq.w	800d31c <_dtoa_r+0xbac>
 800c846:	4883      	ldr	r0, [pc, #524]	; (800ca54 <_dtoa_r+0x2e4>)
 800c848:	6018      	str	r0, [r3, #0]
 800c84a:	1e43      	subs	r3, r0, #1
 800c84c:	9301      	str	r3, [sp, #4]
 800c84e:	e7df      	b.n	800c810 <_dtoa_r+0xa0>
 800c850:	ec4b ab10 	vmov	d0, sl, fp
 800c854:	aa10      	add	r2, sp, #64	; 0x40
 800c856:	a911      	add	r1, sp, #68	; 0x44
 800c858:	4620      	mov	r0, r4
 800c85a:	f001 f8b9 	bl	800d9d0 <__d2b>
 800c85e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c862:	ee08 0a10 	vmov	s16, r0
 800c866:	2d00      	cmp	r5, #0
 800c868:	f000 8084 	beq.w	800c974 <_dtoa_r+0x204>
 800c86c:	ee19 3a90 	vmov	r3, s19
 800c870:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c874:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c878:	4656      	mov	r6, sl
 800c87a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c87e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c882:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c886:	4b74      	ldr	r3, [pc, #464]	; (800ca58 <_dtoa_r+0x2e8>)
 800c888:	2200      	movs	r2, #0
 800c88a:	4630      	mov	r0, r6
 800c88c:	4639      	mov	r1, r7
 800c88e:	f7f3 fd1b 	bl	80002c8 <__aeabi_dsub>
 800c892:	a365      	add	r3, pc, #404	; (adr r3, 800ca28 <_dtoa_r+0x2b8>)
 800c894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c898:	f7f3 fece 	bl	8000638 <__aeabi_dmul>
 800c89c:	a364      	add	r3, pc, #400	; (adr r3, 800ca30 <_dtoa_r+0x2c0>)
 800c89e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a2:	f7f3 fd13 	bl	80002cc <__adddf3>
 800c8a6:	4606      	mov	r6, r0
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	460f      	mov	r7, r1
 800c8ac:	f7f3 fe5a 	bl	8000564 <__aeabi_i2d>
 800c8b0:	a361      	add	r3, pc, #388	; (adr r3, 800ca38 <_dtoa_r+0x2c8>)
 800c8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b6:	f7f3 febf 	bl	8000638 <__aeabi_dmul>
 800c8ba:	4602      	mov	r2, r0
 800c8bc:	460b      	mov	r3, r1
 800c8be:	4630      	mov	r0, r6
 800c8c0:	4639      	mov	r1, r7
 800c8c2:	f7f3 fd03 	bl	80002cc <__adddf3>
 800c8c6:	4606      	mov	r6, r0
 800c8c8:	460f      	mov	r7, r1
 800c8ca:	f7f4 f965 	bl	8000b98 <__aeabi_d2iz>
 800c8ce:	2200      	movs	r2, #0
 800c8d0:	9000      	str	r0, [sp, #0]
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	4630      	mov	r0, r6
 800c8d6:	4639      	mov	r1, r7
 800c8d8:	f7f4 f920 	bl	8000b1c <__aeabi_dcmplt>
 800c8dc:	b150      	cbz	r0, 800c8f4 <_dtoa_r+0x184>
 800c8de:	9800      	ldr	r0, [sp, #0]
 800c8e0:	f7f3 fe40 	bl	8000564 <__aeabi_i2d>
 800c8e4:	4632      	mov	r2, r6
 800c8e6:	463b      	mov	r3, r7
 800c8e8:	f7f4 f90e 	bl	8000b08 <__aeabi_dcmpeq>
 800c8ec:	b910      	cbnz	r0, 800c8f4 <_dtoa_r+0x184>
 800c8ee:	9b00      	ldr	r3, [sp, #0]
 800c8f0:	3b01      	subs	r3, #1
 800c8f2:	9300      	str	r3, [sp, #0]
 800c8f4:	9b00      	ldr	r3, [sp, #0]
 800c8f6:	2b16      	cmp	r3, #22
 800c8f8:	d85a      	bhi.n	800c9b0 <_dtoa_r+0x240>
 800c8fa:	9a00      	ldr	r2, [sp, #0]
 800c8fc:	4b57      	ldr	r3, [pc, #348]	; (800ca5c <_dtoa_r+0x2ec>)
 800c8fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c906:	ec51 0b19 	vmov	r0, r1, d9
 800c90a:	f7f4 f907 	bl	8000b1c <__aeabi_dcmplt>
 800c90e:	2800      	cmp	r0, #0
 800c910:	d050      	beq.n	800c9b4 <_dtoa_r+0x244>
 800c912:	9b00      	ldr	r3, [sp, #0]
 800c914:	3b01      	subs	r3, #1
 800c916:	9300      	str	r3, [sp, #0]
 800c918:	2300      	movs	r3, #0
 800c91a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c91c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c91e:	1b5d      	subs	r5, r3, r5
 800c920:	1e6b      	subs	r3, r5, #1
 800c922:	9305      	str	r3, [sp, #20]
 800c924:	bf45      	ittet	mi
 800c926:	f1c5 0301 	rsbmi	r3, r5, #1
 800c92a:	9304      	strmi	r3, [sp, #16]
 800c92c:	2300      	movpl	r3, #0
 800c92e:	2300      	movmi	r3, #0
 800c930:	bf4c      	ite	mi
 800c932:	9305      	strmi	r3, [sp, #20]
 800c934:	9304      	strpl	r3, [sp, #16]
 800c936:	9b00      	ldr	r3, [sp, #0]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	db3d      	blt.n	800c9b8 <_dtoa_r+0x248>
 800c93c:	9b05      	ldr	r3, [sp, #20]
 800c93e:	9a00      	ldr	r2, [sp, #0]
 800c940:	920a      	str	r2, [sp, #40]	; 0x28
 800c942:	4413      	add	r3, r2
 800c944:	9305      	str	r3, [sp, #20]
 800c946:	2300      	movs	r3, #0
 800c948:	9307      	str	r3, [sp, #28]
 800c94a:	9b06      	ldr	r3, [sp, #24]
 800c94c:	2b09      	cmp	r3, #9
 800c94e:	f200 8089 	bhi.w	800ca64 <_dtoa_r+0x2f4>
 800c952:	2b05      	cmp	r3, #5
 800c954:	bfc4      	itt	gt
 800c956:	3b04      	subgt	r3, #4
 800c958:	9306      	strgt	r3, [sp, #24]
 800c95a:	9b06      	ldr	r3, [sp, #24]
 800c95c:	f1a3 0302 	sub.w	r3, r3, #2
 800c960:	bfcc      	ite	gt
 800c962:	2500      	movgt	r5, #0
 800c964:	2501      	movle	r5, #1
 800c966:	2b03      	cmp	r3, #3
 800c968:	f200 8087 	bhi.w	800ca7a <_dtoa_r+0x30a>
 800c96c:	e8df f003 	tbb	[pc, r3]
 800c970:	59383a2d 	.word	0x59383a2d
 800c974:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c978:	441d      	add	r5, r3
 800c97a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c97e:	2b20      	cmp	r3, #32
 800c980:	bfc1      	itttt	gt
 800c982:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c986:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c98a:	fa0b f303 	lslgt.w	r3, fp, r3
 800c98e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c992:	bfda      	itte	le
 800c994:	f1c3 0320 	rsble	r3, r3, #32
 800c998:	fa06 f003 	lslle.w	r0, r6, r3
 800c99c:	4318      	orrgt	r0, r3
 800c99e:	f7f3 fdd1 	bl	8000544 <__aeabi_ui2d>
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	4606      	mov	r6, r0
 800c9a6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c9aa:	3d01      	subs	r5, #1
 800c9ac:	930e      	str	r3, [sp, #56]	; 0x38
 800c9ae:	e76a      	b.n	800c886 <_dtoa_r+0x116>
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	e7b2      	b.n	800c91a <_dtoa_r+0x1aa>
 800c9b4:	900b      	str	r0, [sp, #44]	; 0x2c
 800c9b6:	e7b1      	b.n	800c91c <_dtoa_r+0x1ac>
 800c9b8:	9b04      	ldr	r3, [sp, #16]
 800c9ba:	9a00      	ldr	r2, [sp, #0]
 800c9bc:	1a9b      	subs	r3, r3, r2
 800c9be:	9304      	str	r3, [sp, #16]
 800c9c0:	4253      	negs	r3, r2
 800c9c2:	9307      	str	r3, [sp, #28]
 800c9c4:	2300      	movs	r3, #0
 800c9c6:	930a      	str	r3, [sp, #40]	; 0x28
 800c9c8:	e7bf      	b.n	800c94a <_dtoa_r+0x1da>
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9308      	str	r3, [sp, #32]
 800c9ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	dc55      	bgt.n	800ca80 <_dtoa_r+0x310>
 800c9d4:	2301      	movs	r3, #1
 800c9d6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c9da:	461a      	mov	r2, r3
 800c9dc:	9209      	str	r2, [sp, #36]	; 0x24
 800c9de:	e00c      	b.n	800c9fa <_dtoa_r+0x28a>
 800c9e0:	2301      	movs	r3, #1
 800c9e2:	e7f3      	b.n	800c9cc <_dtoa_r+0x25c>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9e8:	9308      	str	r3, [sp, #32]
 800c9ea:	9b00      	ldr	r3, [sp, #0]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	9302      	str	r3, [sp, #8]
 800c9f0:	3301      	adds	r3, #1
 800c9f2:	2b01      	cmp	r3, #1
 800c9f4:	9303      	str	r3, [sp, #12]
 800c9f6:	bfb8      	it	lt
 800c9f8:	2301      	movlt	r3, #1
 800c9fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c9fc:	2200      	movs	r2, #0
 800c9fe:	6042      	str	r2, [r0, #4]
 800ca00:	2204      	movs	r2, #4
 800ca02:	f102 0614 	add.w	r6, r2, #20
 800ca06:	429e      	cmp	r6, r3
 800ca08:	6841      	ldr	r1, [r0, #4]
 800ca0a:	d93d      	bls.n	800ca88 <_dtoa_r+0x318>
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	f000 fcb7 	bl	800d380 <_Balloc>
 800ca12:	9001      	str	r0, [sp, #4]
 800ca14:	2800      	cmp	r0, #0
 800ca16:	d13b      	bne.n	800ca90 <_dtoa_r+0x320>
 800ca18:	4b11      	ldr	r3, [pc, #68]	; (800ca60 <_dtoa_r+0x2f0>)
 800ca1a:	4602      	mov	r2, r0
 800ca1c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800ca20:	e6c0      	b.n	800c7a4 <_dtoa_r+0x34>
 800ca22:	2301      	movs	r3, #1
 800ca24:	e7df      	b.n	800c9e6 <_dtoa_r+0x276>
 800ca26:	bf00      	nop
 800ca28:	636f4361 	.word	0x636f4361
 800ca2c:	3fd287a7 	.word	0x3fd287a7
 800ca30:	8b60c8b3 	.word	0x8b60c8b3
 800ca34:	3fc68a28 	.word	0x3fc68a28
 800ca38:	509f79fb 	.word	0x509f79fb
 800ca3c:	3fd34413 	.word	0x3fd34413
 800ca40:	0801015d 	.word	0x0801015d
 800ca44:	08010174 	.word	0x08010174
 800ca48:	7ff00000 	.word	0x7ff00000
 800ca4c:	08010159 	.word	0x08010159
 800ca50:	08010150 	.word	0x08010150
 800ca54:	0801012d 	.word	0x0801012d
 800ca58:	3ff80000 	.word	0x3ff80000
 800ca5c:	08010268 	.word	0x08010268
 800ca60:	080101cf 	.word	0x080101cf
 800ca64:	2501      	movs	r5, #1
 800ca66:	2300      	movs	r3, #0
 800ca68:	9306      	str	r3, [sp, #24]
 800ca6a:	9508      	str	r5, [sp, #32]
 800ca6c:	f04f 33ff 	mov.w	r3, #4294967295
 800ca70:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ca74:	2200      	movs	r2, #0
 800ca76:	2312      	movs	r3, #18
 800ca78:	e7b0      	b.n	800c9dc <_dtoa_r+0x26c>
 800ca7a:	2301      	movs	r3, #1
 800ca7c:	9308      	str	r3, [sp, #32]
 800ca7e:	e7f5      	b.n	800ca6c <_dtoa_r+0x2fc>
 800ca80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ca82:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ca86:	e7b8      	b.n	800c9fa <_dtoa_r+0x28a>
 800ca88:	3101      	adds	r1, #1
 800ca8a:	6041      	str	r1, [r0, #4]
 800ca8c:	0052      	lsls	r2, r2, #1
 800ca8e:	e7b8      	b.n	800ca02 <_dtoa_r+0x292>
 800ca90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ca92:	9a01      	ldr	r2, [sp, #4]
 800ca94:	601a      	str	r2, [r3, #0]
 800ca96:	9b03      	ldr	r3, [sp, #12]
 800ca98:	2b0e      	cmp	r3, #14
 800ca9a:	f200 809d 	bhi.w	800cbd8 <_dtoa_r+0x468>
 800ca9e:	2d00      	cmp	r5, #0
 800caa0:	f000 809a 	beq.w	800cbd8 <_dtoa_r+0x468>
 800caa4:	9b00      	ldr	r3, [sp, #0]
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	dd32      	ble.n	800cb10 <_dtoa_r+0x3a0>
 800caaa:	4ab7      	ldr	r2, [pc, #732]	; (800cd88 <_dtoa_r+0x618>)
 800caac:	f003 030f 	and.w	r3, r3, #15
 800cab0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cab4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cab8:	9b00      	ldr	r3, [sp, #0]
 800caba:	05d8      	lsls	r0, r3, #23
 800cabc:	ea4f 1723 	mov.w	r7, r3, asr #4
 800cac0:	d516      	bpl.n	800caf0 <_dtoa_r+0x380>
 800cac2:	4bb2      	ldr	r3, [pc, #712]	; (800cd8c <_dtoa_r+0x61c>)
 800cac4:	ec51 0b19 	vmov	r0, r1, d9
 800cac8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cacc:	f7f3 fede 	bl	800088c <__aeabi_ddiv>
 800cad0:	f007 070f 	and.w	r7, r7, #15
 800cad4:	4682      	mov	sl, r0
 800cad6:	468b      	mov	fp, r1
 800cad8:	2503      	movs	r5, #3
 800cada:	4eac      	ldr	r6, [pc, #688]	; (800cd8c <_dtoa_r+0x61c>)
 800cadc:	b957      	cbnz	r7, 800caf4 <_dtoa_r+0x384>
 800cade:	4642      	mov	r2, r8
 800cae0:	464b      	mov	r3, r9
 800cae2:	4650      	mov	r0, sl
 800cae4:	4659      	mov	r1, fp
 800cae6:	f7f3 fed1 	bl	800088c <__aeabi_ddiv>
 800caea:	4682      	mov	sl, r0
 800caec:	468b      	mov	fp, r1
 800caee:	e028      	b.n	800cb42 <_dtoa_r+0x3d2>
 800caf0:	2502      	movs	r5, #2
 800caf2:	e7f2      	b.n	800cada <_dtoa_r+0x36a>
 800caf4:	07f9      	lsls	r1, r7, #31
 800caf6:	d508      	bpl.n	800cb0a <_dtoa_r+0x39a>
 800caf8:	4640      	mov	r0, r8
 800cafa:	4649      	mov	r1, r9
 800cafc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cb00:	f7f3 fd9a 	bl	8000638 <__aeabi_dmul>
 800cb04:	3501      	adds	r5, #1
 800cb06:	4680      	mov	r8, r0
 800cb08:	4689      	mov	r9, r1
 800cb0a:	107f      	asrs	r7, r7, #1
 800cb0c:	3608      	adds	r6, #8
 800cb0e:	e7e5      	b.n	800cadc <_dtoa_r+0x36c>
 800cb10:	f000 809b 	beq.w	800cc4a <_dtoa_r+0x4da>
 800cb14:	9b00      	ldr	r3, [sp, #0]
 800cb16:	4f9d      	ldr	r7, [pc, #628]	; (800cd8c <_dtoa_r+0x61c>)
 800cb18:	425e      	negs	r6, r3
 800cb1a:	4b9b      	ldr	r3, [pc, #620]	; (800cd88 <_dtoa_r+0x618>)
 800cb1c:	f006 020f 	and.w	r2, r6, #15
 800cb20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb28:	ec51 0b19 	vmov	r0, r1, d9
 800cb2c:	f7f3 fd84 	bl	8000638 <__aeabi_dmul>
 800cb30:	1136      	asrs	r6, r6, #4
 800cb32:	4682      	mov	sl, r0
 800cb34:	468b      	mov	fp, r1
 800cb36:	2300      	movs	r3, #0
 800cb38:	2502      	movs	r5, #2
 800cb3a:	2e00      	cmp	r6, #0
 800cb3c:	d17a      	bne.n	800cc34 <_dtoa_r+0x4c4>
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d1d3      	bne.n	800caea <_dtoa_r+0x37a>
 800cb42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	f000 8082 	beq.w	800cc4e <_dtoa_r+0x4de>
 800cb4a:	4b91      	ldr	r3, [pc, #580]	; (800cd90 <_dtoa_r+0x620>)
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	4650      	mov	r0, sl
 800cb50:	4659      	mov	r1, fp
 800cb52:	f7f3 ffe3 	bl	8000b1c <__aeabi_dcmplt>
 800cb56:	2800      	cmp	r0, #0
 800cb58:	d079      	beq.n	800cc4e <_dtoa_r+0x4de>
 800cb5a:	9b03      	ldr	r3, [sp, #12]
 800cb5c:	2b00      	cmp	r3, #0
 800cb5e:	d076      	beq.n	800cc4e <_dtoa_r+0x4de>
 800cb60:	9b02      	ldr	r3, [sp, #8]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	dd36      	ble.n	800cbd4 <_dtoa_r+0x464>
 800cb66:	9b00      	ldr	r3, [sp, #0]
 800cb68:	4650      	mov	r0, sl
 800cb6a:	4659      	mov	r1, fp
 800cb6c:	1e5f      	subs	r7, r3, #1
 800cb6e:	2200      	movs	r2, #0
 800cb70:	4b88      	ldr	r3, [pc, #544]	; (800cd94 <_dtoa_r+0x624>)
 800cb72:	f7f3 fd61 	bl	8000638 <__aeabi_dmul>
 800cb76:	9e02      	ldr	r6, [sp, #8]
 800cb78:	4682      	mov	sl, r0
 800cb7a:	468b      	mov	fp, r1
 800cb7c:	3501      	adds	r5, #1
 800cb7e:	4628      	mov	r0, r5
 800cb80:	f7f3 fcf0 	bl	8000564 <__aeabi_i2d>
 800cb84:	4652      	mov	r2, sl
 800cb86:	465b      	mov	r3, fp
 800cb88:	f7f3 fd56 	bl	8000638 <__aeabi_dmul>
 800cb8c:	4b82      	ldr	r3, [pc, #520]	; (800cd98 <_dtoa_r+0x628>)
 800cb8e:	2200      	movs	r2, #0
 800cb90:	f7f3 fb9c 	bl	80002cc <__adddf3>
 800cb94:	46d0      	mov	r8, sl
 800cb96:	46d9      	mov	r9, fp
 800cb98:	4682      	mov	sl, r0
 800cb9a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800cb9e:	2e00      	cmp	r6, #0
 800cba0:	d158      	bne.n	800cc54 <_dtoa_r+0x4e4>
 800cba2:	4b7e      	ldr	r3, [pc, #504]	; (800cd9c <_dtoa_r+0x62c>)
 800cba4:	2200      	movs	r2, #0
 800cba6:	4640      	mov	r0, r8
 800cba8:	4649      	mov	r1, r9
 800cbaa:	f7f3 fb8d 	bl	80002c8 <__aeabi_dsub>
 800cbae:	4652      	mov	r2, sl
 800cbb0:	465b      	mov	r3, fp
 800cbb2:	4680      	mov	r8, r0
 800cbb4:	4689      	mov	r9, r1
 800cbb6:	f7f3 ffcf 	bl	8000b58 <__aeabi_dcmpgt>
 800cbba:	2800      	cmp	r0, #0
 800cbbc:	f040 8295 	bne.w	800d0ea <_dtoa_r+0x97a>
 800cbc0:	4652      	mov	r2, sl
 800cbc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cbc6:	4640      	mov	r0, r8
 800cbc8:	4649      	mov	r1, r9
 800cbca:	f7f3 ffa7 	bl	8000b1c <__aeabi_dcmplt>
 800cbce:	2800      	cmp	r0, #0
 800cbd0:	f040 8289 	bne.w	800d0e6 <_dtoa_r+0x976>
 800cbd4:	ec5b ab19 	vmov	sl, fp, d9
 800cbd8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	f2c0 8148 	blt.w	800ce70 <_dtoa_r+0x700>
 800cbe0:	9a00      	ldr	r2, [sp, #0]
 800cbe2:	2a0e      	cmp	r2, #14
 800cbe4:	f300 8144 	bgt.w	800ce70 <_dtoa_r+0x700>
 800cbe8:	4b67      	ldr	r3, [pc, #412]	; (800cd88 <_dtoa_r+0x618>)
 800cbea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cbee:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cbf2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	f280 80d5 	bge.w	800cda4 <_dtoa_r+0x634>
 800cbfa:	9b03      	ldr	r3, [sp, #12]
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	f300 80d1 	bgt.w	800cda4 <_dtoa_r+0x634>
 800cc02:	f040 826f 	bne.w	800d0e4 <_dtoa_r+0x974>
 800cc06:	4b65      	ldr	r3, [pc, #404]	; (800cd9c <_dtoa_r+0x62c>)
 800cc08:	2200      	movs	r2, #0
 800cc0a:	4640      	mov	r0, r8
 800cc0c:	4649      	mov	r1, r9
 800cc0e:	f7f3 fd13 	bl	8000638 <__aeabi_dmul>
 800cc12:	4652      	mov	r2, sl
 800cc14:	465b      	mov	r3, fp
 800cc16:	f7f3 ff95 	bl	8000b44 <__aeabi_dcmpge>
 800cc1a:	9e03      	ldr	r6, [sp, #12]
 800cc1c:	4637      	mov	r7, r6
 800cc1e:	2800      	cmp	r0, #0
 800cc20:	f040 8245 	bne.w	800d0ae <_dtoa_r+0x93e>
 800cc24:	9d01      	ldr	r5, [sp, #4]
 800cc26:	2331      	movs	r3, #49	; 0x31
 800cc28:	f805 3b01 	strb.w	r3, [r5], #1
 800cc2c:	9b00      	ldr	r3, [sp, #0]
 800cc2e:	3301      	adds	r3, #1
 800cc30:	9300      	str	r3, [sp, #0]
 800cc32:	e240      	b.n	800d0b6 <_dtoa_r+0x946>
 800cc34:	07f2      	lsls	r2, r6, #31
 800cc36:	d505      	bpl.n	800cc44 <_dtoa_r+0x4d4>
 800cc38:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc3c:	f7f3 fcfc 	bl	8000638 <__aeabi_dmul>
 800cc40:	3501      	adds	r5, #1
 800cc42:	2301      	movs	r3, #1
 800cc44:	1076      	asrs	r6, r6, #1
 800cc46:	3708      	adds	r7, #8
 800cc48:	e777      	b.n	800cb3a <_dtoa_r+0x3ca>
 800cc4a:	2502      	movs	r5, #2
 800cc4c:	e779      	b.n	800cb42 <_dtoa_r+0x3d2>
 800cc4e:	9f00      	ldr	r7, [sp, #0]
 800cc50:	9e03      	ldr	r6, [sp, #12]
 800cc52:	e794      	b.n	800cb7e <_dtoa_r+0x40e>
 800cc54:	9901      	ldr	r1, [sp, #4]
 800cc56:	4b4c      	ldr	r3, [pc, #304]	; (800cd88 <_dtoa_r+0x618>)
 800cc58:	4431      	add	r1, r6
 800cc5a:	910d      	str	r1, [sp, #52]	; 0x34
 800cc5c:	9908      	ldr	r1, [sp, #32]
 800cc5e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800cc62:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cc66:	2900      	cmp	r1, #0
 800cc68:	d043      	beq.n	800ccf2 <_dtoa_r+0x582>
 800cc6a:	494d      	ldr	r1, [pc, #308]	; (800cda0 <_dtoa_r+0x630>)
 800cc6c:	2000      	movs	r0, #0
 800cc6e:	f7f3 fe0d 	bl	800088c <__aeabi_ddiv>
 800cc72:	4652      	mov	r2, sl
 800cc74:	465b      	mov	r3, fp
 800cc76:	f7f3 fb27 	bl	80002c8 <__aeabi_dsub>
 800cc7a:	9d01      	ldr	r5, [sp, #4]
 800cc7c:	4682      	mov	sl, r0
 800cc7e:	468b      	mov	fp, r1
 800cc80:	4649      	mov	r1, r9
 800cc82:	4640      	mov	r0, r8
 800cc84:	f7f3 ff88 	bl	8000b98 <__aeabi_d2iz>
 800cc88:	4606      	mov	r6, r0
 800cc8a:	f7f3 fc6b 	bl	8000564 <__aeabi_i2d>
 800cc8e:	4602      	mov	r2, r0
 800cc90:	460b      	mov	r3, r1
 800cc92:	4640      	mov	r0, r8
 800cc94:	4649      	mov	r1, r9
 800cc96:	f7f3 fb17 	bl	80002c8 <__aeabi_dsub>
 800cc9a:	3630      	adds	r6, #48	; 0x30
 800cc9c:	f805 6b01 	strb.w	r6, [r5], #1
 800cca0:	4652      	mov	r2, sl
 800cca2:	465b      	mov	r3, fp
 800cca4:	4680      	mov	r8, r0
 800cca6:	4689      	mov	r9, r1
 800cca8:	f7f3 ff38 	bl	8000b1c <__aeabi_dcmplt>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d163      	bne.n	800cd78 <_dtoa_r+0x608>
 800ccb0:	4642      	mov	r2, r8
 800ccb2:	464b      	mov	r3, r9
 800ccb4:	4936      	ldr	r1, [pc, #216]	; (800cd90 <_dtoa_r+0x620>)
 800ccb6:	2000      	movs	r0, #0
 800ccb8:	f7f3 fb06 	bl	80002c8 <__aeabi_dsub>
 800ccbc:	4652      	mov	r2, sl
 800ccbe:	465b      	mov	r3, fp
 800ccc0:	f7f3 ff2c 	bl	8000b1c <__aeabi_dcmplt>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	f040 80b5 	bne.w	800ce34 <_dtoa_r+0x6c4>
 800ccca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cccc:	429d      	cmp	r5, r3
 800ccce:	d081      	beq.n	800cbd4 <_dtoa_r+0x464>
 800ccd0:	4b30      	ldr	r3, [pc, #192]	; (800cd94 <_dtoa_r+0x624>)
 800ccd2:	2200      	movs	r2, #0
 800ccd4:	4650      	mov	r0, sl
 800ccd6:	4659      	mov	r1, fp
 800ccd8:	f7f3 fcae 	bl	8000638 <__aeabi_dmul>
 800ccdc:	4b2d      	ldr	r3, [pc, #180]	; (800cd94 <_dtoa_r+0x624>)
 800ccde:	4682      	mov	sl, r0
 800cce0:	468b      	mov	fp, r1
 800cce2:	4640      	mov	r0, r8
 800cce4:	4649      	mov	r1, r9
 800cce6:	2200      	movs	r2, #0
 800cce8:	f7f3 fca6 	bl	8000638 <__aeabi_dmul>
 800ccec:	4680      	mov	r8, r0
 800ccee:	4689      	mov	r9, r1
 800ccf0:	e7c6      	b.n	800cc80 <_dtoa_r+0x510>
 800ccf2:	4650      	mov	r0, sl
 800ccf4:	4659      	mov	r1, fp
 800ccf6:	f7f3 fc9f 	bl	8000638 <__aeabi_dmul>
 800ccfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ccfc:	9d01      	ldr	r5, [sp, #4]
 800ccfe:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd00:	4682      	mov	sl, r0
 800cd02:	468b      	mov	fp, r1
 800cd04:	4649      	mov	r1, r9
 800cd06:	4640      	mov	r0, r8
 800cd08:	f7f3 ff46 	bl	8000b98 <__aeabi_d2iz>
 800cd0c:	4606      	mov	r6, r0
 800cd0e:	f7f3 fc29 	bl	8000564 <__aeabi_i2d>
 800cd12:	3630      	adds	r6, #48	; 0x30
 800cd14:	4602      	mov	r2, r0
 800cd16:	460b      	mov	r3, r1
 800cd18:	4640      	mov	r0, r8
 800cd1a:	4649      	mov	r1, r9
 800cd1c:	f7f3 fad4 	bl	80002c8 <__aeabi_dsub>
 800cd20:	f805 6b01 	strb.w	r6, [r5], #1
 800cd24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cd26:	429d      	cmp	r5, r3
 800cd28:	4680      	mov	r8, r0
 800cd2a:	4689      	mov	r9, r1
 800cd2c:	f04f 0200 	mov.w	r2, #0
 800cd30:	d124      	bne.n	800cd7c <_dtoa_r+0x60c>
 800cd32:	4b1b      	ldr	r3, [pc, #108]	; (800cda0 <_dtoa_r+0x630>)
 800cd34:	4650      	mov	r0, sl
 800cd36:	4659      	mov	r1, fp
 800cd38:	f7f3 fac8 	bl	80002cc <__adddf3>
 800cd3c:	4602      	mov	r2, r0
 800cd3e:	460b      	mov	r3, r1
 800cd40:	4640      	mov	r0, r8
 800cd42:	4649      	mov	r1, r9
 800cd44:	f7f3 ff08 	bl	8000b58 <__aeabi_dcmpgt>
 800cd48:	2800      	cmp	r0, #0
 800cd4a:	d173      	bne.n	800ce34 <_dtoa_r+0x6c4>
 800cd4c:	4652      	mov	r2, sl
 800cd4e:	465b      	mov	r3, fp
 800cd50:	4913      	ldr	r1, [pc, #76]	; (800cda0 <_dtoa_r+0x630>)
 800cd52:	2000      	movs	r0, #0
 800cd54:	f7f3 fab8 	bl	80002c8 <__aeabi_dsub>
 800cd58:	4602      	mov	r2, r0
 800cd5a:	460b      	mov	r3, r1
 800cd5c:	4640      	mov	r0, r8
 800cd5e:	4649      	mov	r1, r9
 800cd60:	f7f3 fedc 	bl	8000b1c <__aeabi_dcmplt>
 800cd64:	2800      	cmp	r0, #0
 800cd66:	f43f af35 	beq.w	800cbd4 <_dtoa_r+0x464>
 800cd6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cd6c:	1e6b      	subs	r3, r5, #1
 800cd6e:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd70:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cd74:	2b30      	cmp	r3, #48	; 0x30
 800cd76:	d0f8      	beq.n	800cd6a <_dtoa_r+0x5fa>
 800cd78:	9700      	str	r7, [sp, #0]
 800cd7a:	e049      	b.n	800ce10 <_dtoa_r+0x6a0>
 800cd7c:	4b05      	ldr	r3, [pc, #20]	; (800cd94 <_dtoa_r+0x624>)
 800cd7e:	f7f3 fc5b 	bl	8000638 <__aeabi_dmul>
 800cd82:	4680      	mov	r8, r0
 800cd84:	4689      	mov	r9, r1
 800cd86:	e7bd      	b.n	800cd04 <_dtoa_r+0x594>
 800cd88:	08010268 	.word	0x08010268
 800cd8c:	08010240 	.word	0x08010240
 800cd90:	3ff00000 	.word	0x3ff00000
 800cd94:	40240000 	.word	0x40240000
 800cd98:	401c0000 	.word	0x401c0000
 800cd9c:	40140000 	.word	0x40140000
 800cda0:	3fe00000 	.word	0x3fe00000
 800cda4:	9d01      	ldr	r5, [sp, #4]
 800cda6:	4656      	mov	r6, sl
 800cda8:	465f      	mov	r7, fp
 800cdaa:	4642      	mov	r2, r8
 800cdac:	464b      	mov	r3, r9
 800cdae:	4630      	mov	r0, r6
 800cdb0:	4639      	mov	r1, r7
 800cdb2:	f7f3 fd6b 	bl	800088c <__aeabi_ddiv>
 800cdb6:	f7f3 feef 	bl	8000b98 <__aeabi_d2iz>
 800cdba:	4682      	mov	sl, r0
 800cdbc:	f7f3 fbd2 	bl	8000564 <__aeabi_i2d>
 800cdc0:	4642      	mov	r2, r8
 800cdc2:	464b      	mov	r3, r9
 800cdc4:	f7f3 fc38 	bl	8000638 <__aeabi_dmul>
 800cdc8:	4602      	mov	r2, r0
 800cdca:	460b      	mov	r3, r1
 800cdcc:	4630      	mov	r0, r6
 800cdce:	4639      	mov	r1, r7
 800cdd0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800cdd4:	f7f3 fa78 	bl	80002c8 <__aeabi_dsub>
 800cdd8:	f805 6b01 	strb.w	r6, [r5], #1
 800cddc:	9e01      	ldr	r6, [sp, #4]
 800cdde:	9f03      	ldr	r7, [sp, #12]
 800cde0:	1bae      	subs	r6, r5, r6
 800cde2:	42b7      	cmp	r7, r6
 800cde4:	4602      	mov	r2, r0
 800cde6:	460b      	mov	r3, r1
 800cde8:	d135      	bne.n	800ce56 <_dtoa_r+0x6e6>
 800cdea:	f7f3 fa6f 	bl	80002cc <__adddf3>
 800cdee:	4642      	mov	r2, r8
 800cdf0:	464b      	mov	r3, r9
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	460f      	mov	r7, r1
 800cdf6:	f7f3 feaf 	bl	8000b58 <__aeabi_dcmpgt>
 800cdfa:	b9d0      	cbnz	r0, 800ce32 <_dtoa_r+0x6c2>
 800cdfc:	4642      	mov	r2, r8
 800cdfe:	464b      	mov	r3, r9
 800ce00:	4630      	mov	r0, r6
 800ce02:	4639      	mov	r1, r7
 800ce04:	f7f3 fe80 	bl	8000b08 <__aeabi_dcmpeq>
 800ce08:	b110      	cbz	r0, 800ce10 <_dtoa_r+0x6a0>
 800ce0a:	f01a 0f01 	tst.w	sl, #1
 800ce0e:	d110      	bne.n	800ce32 <_dtoa_r+0x6c2>
 800ce10:	4620      	mov	r0, r4
 800ce12:	ee18 1a10 	vmov	r1, s16
 800ce16:	f000 faf3 	bl	800d400 <_Bfree>
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	9800      	ldr	r0, [sp, #0]
 800ce1e:	702b      	strb	r3, [r5, #0]
 800ce20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ce22:	3001      	adds	r0, #1
 800ce24:	6018      	str	r0, [r3, #0]
 800ce26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	f43f acf1 	beq.w	800c810 <_dtoa_r+0xa0>
 800ce2e:	601d      	str	r5, [r3, #0]
 800ce30:	e4ee      	b.n	800c810 <_dtoa_r+0xa0>
 800ce32:	9f00      	ldr	r7, [sp, #0]
 800ce34:	462b      	mov	r3, r5
 800ce36:	461d      	mov	r5, r3
 800ce38:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce3c:	2a39      	cmp	r2, #57	; 0x39
 800ce3e:	d106      	bne.n	800ce4e <_dtoa_r+0x6de>
 800ce40:	9a01      	ldr	r2, [sp, #4]
 800ce42:	429a      	cmp	r2, r3
 800ce44:	d1f7      	bne.n	800ce36 <_dtoa_r+0x6c6>
 800ce46:	9901      	ldr	r1, [sp, #4]
 800ce48:	2230      	movs	r2, #48	; 0x30
 800ce4a:	3701      	adds	r7, #1
 800ce4c:	700a      	strb	r2, [r1, #0]
 800ce4e:	781a      	ldrb	r2, [r3, #0]
 800ce50:	3201      	adds	r2, #1
 800ce52:	701a      	strb	r2, [r3, #0]
 800ce54:	e790      	b.n	800cd78 <_dtoa_r+0x608>
 800ce56:	4ba6      	ldr	r3, [pc, #664]	; (800d0f0 <_dtoa_r+0x980>)
 800ce58:	2200      	movs	r2, #0
 800ce5a:	f7f3 fbed 	bl	8000638 <__aeabi_dmul>
 800ce5e:	2200      	movs	r2, #0
 800ce60:	2300      	movs	r3, #0
 800ce62:	4606      	mov	r6, r0
 800ce64:	460f      	mov	r7, r1
 800ce66:	f7f3 fe4f 	bl	8000b08 <__aeabi_dcmpeq>
 800ce6a:	2800      	cmp	r0, #0
 800ce6c:	d09d      	beq.n	800cdaa <_dtoa_r+0x63a>
 800ce6e:	e7cf      	b.n	800ce10 <_dtoa_r+0x6a0>
 800ce70:	9a08      	ldr	r2, [sp, #32]
 800ce72:	2a00      	cmp	r2, #0
 800ce74:	f000 80d7 	beq.w	800d026 <_dtoa_r+0x8b6>
 800ce78:	9a06      	ldr	r2, [sp, #24]
 800ce7a:	2a01      	cmp	r2, #1
 800ce7c:	f300 80ba 	bgt.w	800cff4 <_dtoa_r+0x884>
 800ce80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ce82:	2a00      	cmp	r2, #0
 800ce84:	f000 80b2 	beq.w	800cfec <_dtoa_r+0x87c>
 800ce88:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ce8c:	9e07      	ldr	r6, [sp, #28]
 800ce8e:	9d04      	ldr	r5, [sp, #16]
 800ce90:	9a04      	ldr	r2, [sp, #16]
 800ce92:	441a      	add	r2, r3
 800ce94:	9204      	str	r2, [sp, #16]
 800ce96:	9a05      	ldr	r2, [sp, #20]
 800ce98:	2101      	movs	r1, #1
 800ce9a:	441a      	add	r2, r3
 800ce9c:	4620      	mov	r0, r4
 800ce9e:	9205      	str	r2, [sp, #20]
 800cea0:	f000 fb66 	bl	800d570 <__i2b>
 800cea4:	4607      	mov	r7, r0
 800cea6:	2d00      	cmp	r5, #0
 800cea8:	dd0c      	ble.n	800cec4 <_dtoa_r+0x754>
 800ceaa:	9b05      	ldr	r3, [sp, #20]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	dd09      	ble.n	800cec4 <_dtoa_r+0x754>
 800ceb0:	42ab      	cmp	r3, r5
 800ceb2:	9a04      	ldr	r2, [sp, #16]
 800ceb4:	bfa8      	it	ge
 800ceb6:	462b      	movge	r3, r5
 800ceb8:	1ad2      	subs	r2, r2, r3
 800ceba:	9204      	str	r2, [sp, #16]
 800cebc:	9a05      	ldr	r2, [sp, #20]
 800cebe:	1aed      	subs	r5, r5, r3
 800cec0:	1ad3      	subs	r3, r2, r3
 800cec2:	9305      	str	r3, [sp, #20]
 800cec4:	9b07      	ldr	r3, [sp, #28]
 800cec6:	b31b      	cbz	r3, 800cf10 <_dtoa_r+0x7a0>
 800cec8:	9b08      	ldr	r3, [sp, #32]
 800ceca:	2b00      	cmp	r3, #0
 800cecc:	f000 80af 	beq.w	800d02e <_dtoa_r+0x8be>
 800ced0:	2e00      	cmp	r6, #0
 800ced2:	dd13      	ble.n	800cefc <_dtoa_r+0x78c>
 800ced4:	4639      	mov	r1, r7
 800ced6:	4632      	mov	r2, r6
 800ced8:	4620      	mov	r0, r4
 800ceda:	f000 fc09 	bl	800d6f0 <__pow5mult>
 800cede:	ee18 2a10 	vmov	r2, s16
 800cee2:	4601      	mov	r1, r0
 800cee4:	4607      	mov	r7, r0
 800cee6:	4620      	mov	r0, r4
 800cee8:	f000 fb58 	bl	800d59c <__multiply>
 800ceec:	ee18 1a10 	vmov	r1, s16
 800cef0:	4680      	mov	r8, r0
 800cef2:	4620      	mov	r0, r4
 800cef4:	f000 fa84 	bl	800d400 <_Bfree>
 800cef8:	ee08 8a10 	vmov	s16, r8
 800cefc:	9b07      	ldr	r3, [sp, #28]
 800cefe:	1b9a      	subs	r2, r3, r6
 800cf00:	d006      	beq.n	800cf10 <_dtoa_r+0x7a0>
 800cf02:	ee18 1a10 	vmov	r1, s16
 800cf06:	4620      	mov	r0, r4
 800cf08:	f000 fbf2 	bl	800d6f0 <__pow5mult>
 800cf0c:	ee08 0a10 	vmov	s16, r0
 800cf10:	2101      	movs	r1, #1
 800cf12:	4620      	mov	r0, r4
 800cf14:	f000 fb2c 	bl	800d570 <__i2b>
 800cf18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	4606      	mov	r6, r0
 800cf1e:	f340 8088 	ble.w	800d032 <_dtoa_r+0x8c2>
 800cf22:	461a      	mov	r2, r3
 800cf24:	4601      	mov	r1, r0
 800cf26:	4620      	mov	r0, r4
 800cf28:	f000 fbe2 	bl	800d6f0 <__pow5mult>
 800cf2c:	9b06      	ldr	r3, [sp, #24]
 800cf2e:	2b01      	cmp	r3, #1
 800cf30:	4606      	mov	r6, r0
 800cf32:	f340 8081 	ble.w	800d038 <_dtoa_r+0x8c8>
 800cf36:	f04f 0800 	mov.w	r8, #0
 800cf3a:	6933      	ldr	r3, [r6, #16]
 800cf3c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cf40:	6918      	ldr	r0, [r3, #16]
 800cf42:	f000 fac5 	bl	800d4d0 <__hi0bits>
 800cf46:	f1c0 0020 	rsb	r0, r0, #32
 800cf4a:	9b05      	ldr	r3, [sp, #20]
 800cf4c:	4418      	add	r0, r3
 800cf4e:	f010 001f 	ands.w	r0, r0, #31
 800cf52:	f000 8092 	beq.w	800d07a <_dtoa_r+0x90a>
 800cf56:	f1c0 0320 	rsb	r3, r0, #32
 800cf5a:	2b04      	cmp	r3, #4
 800cf5c:	f340 808a 	ble.w	800d074 <_dtoa_r+0x904>
 800cf60:	f1c0 001c 	rsb	r0, r0, #28
 800cf64:	9b04      	ldr	r3, [sp, #16]
 800cf66:	4403      	add	r3, r0
 800cf68:	9304      	str	r3, [sp, #16]
 800cf6a:	9b05      	ldr	r3, [sp, #20]
 800cf6c:	4403      	add	r3, r0
 800cf6e:	4405      	add	r5, r0
 800cf70:	9305      	str	r3, [sp, #20]
 800cf72:	9b04      	ldr	r3, [sp, #16]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	dd07      	ble.n	800cf88 <_dtoa_r+0x818>
 800cf78:	ee18 1a10 	vmov	r1, s16
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	4620      	mov	r0, r4
 800cf80:	f000 fc10 	bl	800d7a4 <__lshift>
 800cf84:	ee08 0a10 	vmov	s16, r0
 800cf88:	9b05      	ldr	r3, [sp, #20]
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	dd05      	ble.n	800cf9a <_dtoa_r+0x82a>
 800cf8e:	4631      	mov	r1, r6
 800cf90:	461a      	mov	r2, r3
 800cf92:	4620      	mov	r0, r4
 800cf94:	f000 fc06 	bl	800d7a4 <__lshift>
 800cf98:	4606      	mov	r6, r0
 800cf9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d06e      	beq.n	800d07e <_dtoa_r+0x90e>
 800cfa0:	ee18 0a10 	vmov	r0, s16
 800cfa4:	4631      	mov	r1, r6
 800cfa6:	f000 fc6d 	bl	800d884 <__mcmp>
 800cfaa:	2800      	cmp	r0, #0
 800cfac:	da67      	bge.n	800d07e <_dtoa_r+0x90e>
 800cfae:	9b00      	ldr	r3, [sp, #0]
 800cfb0:	3b01      	subs	r3, #1
 800cfb2:	ee18 1a10 	vmov	r1, s16
 800cfb6:	9300      	str	r3, [sp, #0]
 800cfb8:	220a      	movs	r2, #10
 800cfba:	2300      	movs	r3, #0
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f000 fa41 	bl	800d444 <__multadd>
 800cfc2:	9b08      	ldr	r3, [sp, #32]
 800cfc4:	ee08 0a10 	vmov	s16, r0
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	f000 81b1 	beq.w	800d330 <_dtoa_r+0xbc0>
 800cfce:	2300      	movs	r3, #0
 800cfd0:	4639      	mov	r1, r7
 800cfd2:	220a      	movs	r2, #10
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	f000 fa35 	bl	800d444 <__multadd>
 800cfda:	9b02      	ldr	r3, [sp, #8]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	4607      	mov	r7, r0
 800cfe0:	f300 808e 	bgt.w	800d100 <_dtoa_r+0x990>
 800cfe4:	9b06      	ldr	r3, [sp, #24]
 800cfe6:	2b02      	cmp	r3, #2
 800cfe8:	dc51      	bgt.n	800d08e <_dtoa_r+0x91e>
 800cfea:	e089      	b.n	800d100 <_dtoa_r+0x990>
 800cfec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cfee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cff2:	e74b      	b.n	800ce8c <_dtoa_r+0x71c>
 800cff4:	9b03      	ldr	r3, [sp, #12]
 800cff6:	1e5e      	subs	r6, r3, #1
 800cff8:	9b07      	ldr	r3, [sp, #28]
 800cffa:	42b3      	cmp	r3, r6
 800cffc:	bfbf      	itttt	lt
 800cffe:	9b07      	ldrlt	r3, [sp, #28]
 800d000:	9607      	strlt	r6, [sp, #28]
 800d002:	1af2      	sublt	r2, r6, r3
 800d004:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d006:	bfb6      	itet	lt
 800d008:	189b      	addlt	r3, r3, r2
 800d00a:	1b9e      	subge	r6, r3, r6
 800d00c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d00e:	9b03      	ldr	r3, [sp, #12]
 800d010:	bfb8      	it	lt
 800d012:	2600      	movlt	r6, #0
 800d014:	2b00      	cmp	r3, #0
 800d016:	bfb7      	itett	lt
 800d018:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d01c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d020:	1a9d      	sublt	r5, r3, r2
 800d022:	2300      	movlt	r3, #0
 800d024:	e734      	b.n	800ce90 <_dtoa_r+0x720>
 800d026:	9e07      	ldr	r6, [sp, #28]
 800d028:	9d04      	ldr	r5, [sp, #16]
 800d02a:	9f08      	ldr	r7, [sp, #32]
 800d02c:	e73b      	b.n	800cea6 <_dtoa_r+0x736>
 800d02e:	9a07      	ldr	r2, [sp, #28]
 800d030:	e767      	b.n	800cf02 <_dtoa_r+0x792>
 800d032:	9b06      	ldr	r3, [sp, #24]
 800d034:	2b01      	cmp	r3, #1
 800d036:	dc18      	bgt.n	800d06a <_dtoa_r+0x8fa>
 800d038:	f1ba 0f00 	cmp.w	sl, #0
 800d03c:	d115      	bne.n	800d06a <_dtoa_r+0x8fa>
 800d03e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d042:	b993      	cbnz	r3, 800d06a <_dtoa_r+0x8fa>
 800d044:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d048:	0d1b      	lsrs	r3, r3, #20
 800d04a:	051b      	lsls	r3, r3, #20
 800d04c:	b183      	cbz	r3, 800d070 <_dtoa_r+0x900>
 800d04e:	9b04      	ldr	r3, [sp, #16]
 800d050:	3301      	adds	r3, #1
 800d052:	9304      	str	r3, [sp, #16]
 800d054:	9b05      	ldr	r3, [sp, #20]
 800d056:	3301      	adds	r3, #1
 800d058:	9305      	str	r3, [sp, #20]
 800d05a:	f04f 0801 	mov.w	r8, #1
 800d05e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d060:	2b00      	cmp	r3, #0
 800d062:	f47f af6a 	bne.w	800cf3a <_dtoa_r+0x7ca>
 800d066:	2001      	movs	r0, #1
 800d068:	e76f      	b.n	800cf4a <_dtoa_r+0x7da>
 800d06a:	f04f 0800 	mov.w	r8, #0
 800d06e:	e7f6      	b.n	800d05e <_dtoa_r+0x8ee>
 800d070:	4698      	mov	r8, r3
 800d072:	e7f4      	b.n	800d05e <_dtoa_r+0x8ee>
 800d074:	f43f af7d 	beq.w	800cf72 <_dtoa_r+0x802>
 800d078:	4618      	mov	r0, r3
 800d07a:	301c      	adds	r0, #28
 800d07c:	e772      	b.n	800cf64 <_dtoa_r+0x7f4>
 800d07e:	9b03      	ldr	r3, [sp, #12]
 800d080:	2b00      	cmp	r3, #0
 800d082:	dc37      	bgt.n	800d0f4 <_dtoa_r+0x984>
 800d084:	9b06      	ldr	r3, [sp, #24]
 800d086:	2b02      	cmp	r3, #2
 800d088:	dd34      	ble.n	800d0f4 <_dtoa_r+0x984>
 800d08a:	9b03      	ldr	r3, [sp, #12]
 800d08c:	9302      	str	r3, [sp, #8]
 800d08e:	9b02      	ldr	r3, [sp, #8]
 800d090:	b96b      	cbnz	r3, 800d0ae <_dtoa_r+0x93e>
 800d092:	4631      	mov	r1, r6
 800d094:	2205      	movs	r2, #5
 800d096:	4620      	mov	r0, r4
 800d098:	f000 f9d4 	bl	800d444 <__multadd>
 800d09c:	4601      	mov	r1, r0
 800d09e:	4606      	mov	r6, r0
 800d0a0:	ee18 0a10 	vmov	r0, s16
 800d0a4:	f000 fbee 	bl	800d884 <__mcmp>
 800d0a8:	2800      	cmp	r0, #0
 800d0aa:	f73f adbb 	bgt.w	800cc24 <_dtoa_r+0x4b4>
 800d0ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0b0:	9d01      	ldr	r5, [sp, #4]
 800d0b2:	43db      	mvns	r3, r3
 800d0b4:	9300      	str	r3, [sp, #0]
 800d0b6:	f04f 0800 	mov.w	r8, #0
 800d0ba:	4631      	mov	r1, r6
 800d0bc:	4620      	mov	r0, r4
 800d0be:	f000 f99f 	bl	800d400 <_Bfree>
 800d0c2:	2f00      	cmp	r7, #0
 800d0c4:	f43f aea4 	beq.w	800ce10 <_dtoa_r+0x6a0>
 800d0c8:	f1b8 0f00 	cmp.w	r8, #0
 800d0cc:	d005      	beq.n	800d0da <_dtoa_r+0x96a>
 800d0ce:	45b8      	cmp	r8, r7
 800d0d0:	d003      	beq.n	800d0da <_dtoa_r+0x96a>
 800d0d2:	4641      	mov	r1, r8
 800d0d4:	4620      	mov	r0, r4
 800d0d6:	f000 f993 	bl	800d400 <_Bfree>
 800d0da:	4639      	mov	r1, r7
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f000 f98f 	bl	800d400 <_Bfree>
 800d0e2:	e695      	b.n	800ce10 <_dtoa_r+0x6a0>
 800d0e4:	2600      	movs	r6, #0
 800d0e6:	4637      	mov	r7, r6
 800d0e8:	e7e1      	b.n	800d0ae <_dtoa_r+0x93e>
 800d0ea:	9700      	str	r7, [sp, #0]
 800d0ec:	4637      	mov	r7, r6
 800d0ee:	e599      	b.n	800cc24 <_dtoa_r+0x4b4>
 800d0f0:	40240000 	.word	0x40240000
 800d0f4:	9b08      	ldr	r3, [sp, #32]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	f000 80ca 	beq.w	800d290 <_dtoa_r+0xb20>
 800d0fc:	9b03      	ldr	r3, [sp, #12]
 800d0fe:	9302      	str	r3, [sp, #8]
 800d100:	2d00      	cmp	r5, #0
 800d102:	dd05      	ble.n	800d110 <_dtoa_r+0x9a0>
 800d104:	4639      	mov	r1, r7
 800d106:	462a      	mov	r2, r5
 800d108:	4620      	mov	r0, r4
 800d10a:	f000 fb4b 	bl	800d7a4 <__lshift>
 800d10e:	4607      	mov	r7, r0
 800d110:	f1b8 0f00 	cmp.w	r8, #0
 800d114:	d05b      	beq.n	800d1ce <_dtoa_r+0xa5e>
 800d116:	6879      	ldr	r1, [r7, #4]
 800d118:	4620      	mov	r0, r4
 800d11a:	f000 f931 	bl	800d380 <_Balloc>
 800d11e:	4605      	mov	r5, r0
 800d120:	b928      	cbnz	r0, 800d12e <_dtoa_r+0x9be>
 800d122:	4b87      	ldr	r3, [pc, #540]	; (800d340 <_dtoa_r+0xbd0>)
 800d124:	4602      	mov	r2, r0
 800d126:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d12a:	f7ff bb3b 	b.w	800c7a4 <_dtoa_r+0x34>
 800d12e:	693a      	ldr	r2, [r7, #16]
 800d130:	3202      	adds	r2, #2
 800d132:	0092      	lsls	r2, r2, #2
 800d134:	f107 010c 	add.w	r1, r7, #12
 800d138:	300c      	adds	r0, #12
 800d13a:	f000 f913 	bl	800d364 <memcpy>
 800d13e:	2201      	movs	r2, #1
 800d140:	4629      	mov	r1, r5
 800d142:	4620      	mov	r0, r4
 800d144:	f000 fb2e 	bl	800d7a4 <__lshift>
 800d148:	9b01      	ldr	r3, [sp, #4]
 800d14a:	f103 0901 	add.w	r9, r3, #1
 800d14e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d152:	4413      	add	r3, r2
 800d154:	9305      	str	r3, [sp, #20]
 800d156:	f00a 0301 	and.w	r3, sl, #1
 800d15a:	46b8      	mov	r8, r7
 800d15c:	9304      	str	r3, [sp, #16]
 800d15e:	4607      	mov	r7, r0
 800d160:	4631      	mov	r1, r6
 800d162:	ee18 0a10 	vmov	r0, s16
 800d166:	f7ff fa75 	bl	800c654 <quorem>
 800d16a:	4641      	mov	r1, r8
 800d16c:	9002      	str	r0, [sp, #8]
 800d16e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d172:	ee18 0a10 	vmov	r0, s16
 800d176:	f000 fb85 	bl	800d884 <__mcmp>
 800d17a:	463a      	mov	r2, r7
 800d17c:	9003      	str	r0, [sp, #12]
 800d17e:	4631      	mov	r1, r6
 800d180:	4620      	mov	r0, r4
 800d182:	f000 fb9b 	bl	800d8bc <__mdiff>
 800d186:	68c2      	ldr	r2, [r0, #12]
 800d188:	f109 3bff 	add.w	fp, r9, #4294967295
 800d18c:	4605      	mov	r5, r0
 800d18e:	bb02      	cbnz	r2, 800d1d2 <_dtoa_r+0xa62>
 800d190:	4601      	mov	r1, r0
 800d192:	ee18 0a10 	vmov	r0, s16
 800d196:	f000 fb75 	bl	800d884 <__mcmp>
 800d19a:	4602      	mov	r2, r0
 800d19c:	4629      	mov	r1, r5
 800d19e:	4620      	mov	r0, r4
 800d1a0:	9207      	str	r2, [sp, #28]
 800d1a2:	f000 f92d 	bl	800d400 <_Bfree>
 800d1a6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d1aa:	ea43 0102 	orr.w	r1, r3, r2
 800d1ae:	9b04      	ldr	r3, [sp, #16]
 800d1b0:	430b      	orrs	r3, r1
 800d1b2:	464d      	mov	r5, r9
 800d1b4:	d10f      	bne.n	800d1d6 <_dtoa_r+0xa66>
 800d1b6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d1ba:	d02a      	beq.n	800d212 <_dtoa_r+0xaa2>
 800d1bc:	9b03      	ldr	r3, [sp, #12]
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	dd02      	ble.n	800d1c8 <_dtoa_r+0xa58>
 800d1c2:	9b02      	ldr	r3, [sp, #8]
 800d1c4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d1c8:	f88b a000 	strb.w	sl, [fp]
 800d1cc:	e775      	b.n	800d0ba <_dtoa_r+0x94a>
 800d1ce:	4638      	mov	r0, r7
 800d1d0:	e7ba      	b.n	800d148 <_dtoa_r+0x9d8>
 800d1d2:	2201      	movs	r2, #1
 800d1d4:	e7e2      	b.n	800d19c <_dtoa_r+0xa2c>
 800d1d6:	9b03      	ldr	r3, [sp, #12]
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	db04      	blt.n	800d1e6 <_dtoa_r+0xa76>
 800d1dc:	9906      	ldr	r1, [sp, #24]
 800d1de:	430b      	orrs	r3, r1
 800d1e0:	9904      	ldr	r1, [sp, #16]
 800d1e2:	430b      	orrs	r3, r1
 800d1e4:	d122      	bne.n	800d22c <_dtoa_r+0xabc>
 800d1e6:	2a00      	cmp	r2, #0
 800d1e8:	ddee      	ble.n	800d1c8 <_dtoa_r+0xa58>
 800d1ea:	ee18 1a10 	vmov	r1, s16
 800d1ee:	2201      	movs	r2, #1
 800d1f0:	4620      	mov	r0, r4
 800d1f2:	f000 fad7 	bl	800d7a4 <__lshift>
 800d1f6:	4631      	mov	r1, r6
 800d1f8:	ee08 0a10 	vmov	s16, r0
 800d1fc:	f000 fb42 	bl	800d884 <__mcmp>
 800d200:	2800      	cmp	r0, #0
 800d202:	dc03      	bgt.n	800d20c <_dtoa_r+0xa9c>
 800d204:	d1e0      	bne.n	800d1c8 <_dtoa_r+0xa58>
 800d206:	f01a 0f01 	tst.w	sl, #1
 800d20a:	d0dd      	beq.n	800d1c8 <_dtoa_r+0xa58>
 800d20c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d210:	d1d7      	bne.n	800d1c2 <_dtoa_r+0xa52>
 800d212:	2339      	movs	r3, #57	; 0x39
 800d214:	f88b 3000 	strb.w	r3, [fp]
 800d218:	462b      	mov	r3, r5
 800d21a:	461d      	mov	r5, r3
 800d21c:	3b01      	subs	r3, #1
 800d21e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d222:	2a39      	cmp	r2, #57	; 0x39
 800d224:	d071      	beq.n	800d30a <_dtoa_r+0xb9a>
 800d226:	3201      	adds	r2, #1
 800d228:	701a      	strb	r2, [r3, #0]
 800d22a:	e746      	b.n	800d0ba <_dtoa_r+0x94a>
 800d22c:	2a00      	cmp	r2, #0
 800d22e:	dd07      	ble.n	800d240 <_dtoa_r+0xad0>
 800d230:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d234:	d0ed      	beq.n	800d212 <_dtoa_r+0xaa2>
 800d236:	f10a 0301 	add.w	r3, sl, #1
 800d23a:	f88b 3000 	strb.w	r3, [fp]
 800d23e:	e73c      	b.n	800d0ba <_dtoa_r+0x94a>
 800d240:	9b05      	ldr	r3, [sp, #20]
 800d242:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d246:	4599      	cmp	r9, r3
 800d248:	d047      	beq.n	800d2da <_dtoa_r+0xb6a>
 800d24a:	ee18 1a10 	vmov	r1, s16
 800d24e:	2300      	movs	r3, #0
 800d250:	220a      	movs	r2, #10
 800d252:	4620      	mov	r0, r4
 800d254:	f000 f8f6 	bl	800d444 <__multadd>
 800d258:	45b8      	cmp	r8, r7
 800d25a:	ee08 0a10 	vmov	s16, r0
 800d25e:	f04f 0300 	mov.w	r3, #0
 800d262:	f04f 020a 	mov.w	r2, #10
 800d266:	4641      	mov	r1, r8
 800d268:	4620      	mov	r0, r4
 800d26a:	d106      	bne.n	800d27a <_dtoa_r+0xb0a>
 800d26c:	f000 f8ea 	bl	800d444 <__multadd>
 800d270:	4680      	mov	r8, r0
 800d272:	4607      	mov	r7, r0
 800d274:	f109 0901 	add.w	r9, r9, #1
 800d278:	e772      	b.n	800d160 <_dtoa_r+0x9f0>
 800d27a:	f000 f8e3 	bl	800d444 <__multadd>
 800d27e:	4639      	mov	r1, r7
 800d280:	4680      	mov	r8, r0
 800d282:	2300      	movs	r3, #0
 800d284:	220a      	movs	r2, #10
 800d286:	4620      	mov	r0, r4
 800d288:	f000 f8dc 	bl	800d444 <__multadd>
 800d28c:	4607      	mov	r7, r0
 800d28e:	e7f1      	b.n	800d274 <_dtoa_r+0xb04>
 800d290:	9b03      	ldr	r3, [sp, #12]
 800d292:	9302      	str	r3, [sp, #8]
 800d294:	9d01      	ldr	r5, [sp, #4]
 800d296:	ee18 0a10 	vmov	r0, s16
 800d29a:	4631      	mov	r1, r6
 800d29c:	f7ff f9da 	bl	800c654 <quorem>
 800d2a0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d2a4:	9b01      	ldr	r3, [sp, #4]
 800d2a6:	f805 ab01 	strb.w	sl, [r5], #1
 800d2aa:	1aea      	subs	r2, r5, r3
 800d2ac:	9b02      	ldr	r3, [sp, #8]
 800d2ae:	4293      	cmp	r3, r2
 800d2b0:	dd09      	ble.n	800d2c6 <_dtoa_r+0xb56>
 800d2b2:	ee18 1a10 	vmov	r1, s16
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	220a      	movs	r2, #10
 800d2ba:	4620      	mov	r0, r4
 800d2bc:	f000 f8c2 	bl	800d444 <__multadd>
 800d2c0:	ee08 0a10 	vmov	s16, r0
 800d2c4:	e7e7      	b.n	800d296 <_dtoa_r+0xb26>
 800d2c6:	9b02      	ldr	r3, [sp, #8]
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	bfc8      	it	gt
 800d2cc:	461d      	movgt	r5, r3
 800d2ce:	9b01      	ldr	r3, [sp, #4]
 800d2d0:	bfd8      	it	le
 800d2d2:	2501      	movle	r5, #1
 800d2d4:	441d      	add	r5, r3
 800d2d6:	f04f 0800 	mov.w	r8, #0
 800d2da:	ee18 1a10 	vmov	r1, s16
 800d2de:	2201      	movs	r2, #1
 800d2e0:	4620      	mov	r0, r4
 800d2e2:	f000 fa5f 	bl	800d7a4 <__lshift>
 800d2e6:	4631      	mov	r1, r6
 800d2e8:	ee08 0a10 	vmov	s16, r0
 800d2ec:	f000 faca 	bl	800d884 <__mcmp>
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	dc91      	bgt.n	800d218 <_dtoa_r+0xaa8>
 800d2f4:	d102      	bne.n	800d2fc <_dtoa_r+0xb8c>
 800d2f6:	f01a 0f01 	tst.w	sl, #1
 800d2fa:	d18d      	bne.n	800d218 <_dtoa_r+0xaa8>
 800d2fc:	462b      	mov	r3, r5
 800d2fe:	461d      	mov	r5, r3
 800d300:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d304:	2a30      	cmp	r2, #48	; 0x30
 800d306:	d0fa      	beq.n	800d2fe <_dtoa_r+0xb8e>
 800d308:	e6d7      	b.n	800d0ba <_dtoa_r+0x94a>
 800d30a:	9a01      	ldr	r2, [sp, #4]
 800d30c:	429a      	cmp	r2, r3
 800d30e:	d184      	bne.n	800d21a <_dtoa_r+0xaaa>
 800d310:	9b00      	ldr	r3, [sp, #0]
 800d312:	3301      	adds	r3, #1
 800d314:	9300      	str	r3, [sp, #0]
 800d316:	2331      	movs	r3, #49	; 0x31
 800d318:	7013      	strb	r3, [r2, #0]
 800d31a:	e6ce      	b.n	800d0ba <_dtoa_r+0x94a>
 800d31c:	4b09      	ldr	r3, [pc, #36]	; (800d344 <_dtoa_r+0xbd4>)
 800d31e:	f7ff ba95 	b.w	800c84c <_dtoa_r+0xdc>
 800d322:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d324:	2b00      	cmp	r3, #0
 800d326:	f47f aa6e 	bne.w	800c806 <_dtoa_r+0x96>
 800d32a:	4b07      	ldr	r3, [pc, #28]	; (800d348 <_dtoa_r+0xbd8>)
 800d32c:	f7ff ba8e 	b.w	800c84c <_dtoa_r+0xdc>
 800d330:	9b02      	ldr	r3, [sp, #8]
 800d332:	2b00      	cmp	r3, #0
 800d334:	dcae      	bgt.n	800d294 <_dtoa_r+0xb24>
 800d336:	9b06      	ldr	r3, [sp, #24]
 800d338:	2b02      	cmp	r3, #2
 800d33a:	f73f aea8 	bgt.w	800d08e <_dtoa_r+0x91e>
 800d33e:	e7a9      	b.n	800d294 <_dtoa_r+0xb24>
 800d340:	080101cf 	.word	0x080101cf
 800d344:	0801012c 	.word	0x0801012c
 800d348:	08010150 	.word	0x08010150

0800d34c <_localeconv_r>:
 800d34c:	4800      	ldr	r0, [pc, #0]	; (800d350 <_localeconv_r+0x4>)
 800d34e:	4770      	bx	lr
 800d350:	200001fc 	.word	0x200001fc

0800d354 <malloc>:
 800d354:	4b02      	ldr	r3, [pc, #8]	; (800d360 <malloc+0xc>)
 800d356:	4601      	mov	r1, r0
 800d358:	6818      	ldr	r0, [r3, #0]
 800d35a:	f000 bc17 	b.w	800db8c <_malloc_r>
 800d35e:	bf00      	nop
 800d360:	200000a8 	.word	0x200000a8

0800d364 <memcpy>:
 800d364:	440a      	add	r2, r1
 800d366:	4291      	cmp	r1, r2
 800d368:	f100 33ff 	add.w	r3, r0, #4294967295
 800d36c:	d100      	bne.n	800d370 <memcpy+0xc>
 800d36e:	4770      	bx	lr
 800d370:	b510      	push	{r4, lr}
 800d372:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d376:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d37a:	4291      	cmp	r1, r2
 800d37c:	d1f9      	bne.n	800d372 <memcpy+0xe>
 800d37e:	bd10      	pop	{r4, pc}

0800d380 <_Balloc>:
 800d380:	b570      	push	{r4, r5, r6, lr}
 800d382:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d384:	4604      	mov	r4, r0
 800d386:	460d      	mov	r5, r1
 800d388:	b976      	cbnz	r6, 800d3a8 <_Balloc+0x28>
 800d38a:	2010      	movs	r0, #16
 800d38c:	f7ff ffe2 	bl	800d354 <malloc>
 800d390:	4602      	mov	r2, r0
 800d392:	6260      	str	r0, [r4, #36]	; 0x24
 800d394:	b920      	cbnz	r0, 800d3a0 <_Balloc+0x20>
 800d396:	4b18      	ldr	r3, [pc, #96]	; (800d3f8 <_Balloc+0x78>)
 800d398:	4818      	ldr	r0, [pc, #96]	; (800d3fc <_Balloc+0x7c>)
 800d39a:	2166      	movs	r1, #102	; 0x66
 800d39c:	f000 fdd6 	bl	800df4c <__assert_func>
 800d3a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d3a4:	6006      	str	r6, [r0, #0]
 800d3a6:	60c6      	str	r6, [r0, #12]
 800d3a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d3aa:	68f3      	ldr	r3, [r6, #12]
 800d3ac:	b183      	cbz	r3, 800d3d0 <_Balloc+0x50>
 800d3ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3b0:	68db      	ldr	r3, [r3, #12]
 800d3b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d3b6:	b9b8      	cbnz	r0, 800d3e8 <_Balloc+0x68>
 800d3b8:	2101      	movs	r1, #1
 800d3ba:	fa01 f605 	lsl.w	r6, r1, r5
 800d3be:	1d72      	adds	r2, r6, #5
 800d3c0:	0092      	lsls	r2, r2, #2
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f000 fb60 	bl	800da88 <_calloc_r>
 800d3c8:	b160      	cbz	r0, 800d3e4 <_Balloc+0x64>
 800d3ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d3ce:	e00e      	b.n	800d3ee <_Balloc+0x6e>
 800d3d0:	2221      	movs	r2, #33	; 0x21
 800d3d2:	2104      	movs	r1, #4
 800d3d4:	4620      	mov	r0, r4
 800d3d6:	f000 fb57 	bl	800da88 <_calloc_r>
 800d3da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3dc:	60f0      	str	r0, [r6, #12]
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d1e4      	bne.n	800d3ae <_Balloc+0x2e>
 800d3e4:	2000      	movs	r0, #0
 800d3e6:	bd70      	pop	{r4, r5, r6, pc}
 800d3e8:	6802      	ldr	r2, [r0, #0]
 800d3ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d3f4:	e7f7      	b.n	800d3e6 <_Balloc+0x66>
 800d3f6:	bf00      	nop
 800d3f8:	0801015d 	.word	0x0801015d
 800d3fc:	080101e0 	.word	0x080101e0

0800d400 <_Bfree>:
 800d400:	b570      	push	{r4, r5, r6, lr}
 800d402:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d404:	4605      	mov	r5, r0
 800d406:	460c      	mov	r4, r1
 800d408:	b976      	cbnz	r6, 800d428 <_Bfree+0x28>
 800d40a:	2010      	movs	r0, #16
 800d40c:	f7ff ffa2 	bl	800d354 <malloc>
 800d410:	4602      	mov	r2, r0
 800d412:	6268      	str	r0, [r5, #36]	; 0x24
 800d414:	b920      	cbnz	r0, 800d420 <_Bfree+0x20>
 800d416:	4b09      	ldr	r3, [pc, #36]	; (800d43c <_Bfree+0x3c>)
 800d418:	4809      	ldr	r0, [pc, #36]	; (800d440 <_Bfree+0x40>)
 800d41a:	218a      	movs	r1, #138	; 0x8a
 800d41c:	f000 fd96 	bl	800df4c <__assert_func>
 800d420:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d424:	6006      	str	r6, [r0, #0]
 800d426:	60c6      	str	r6, [r0, #12]
 800d428:	b13c      	cbz	r4, 800d43a <_Bfree+0x3a>
 800d42a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d42c:	6862      	ldr	r2, [r4, #4]
 800d42e:	68db      	ldr	r3, [r3, #12]
 800d430:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d434:	6021      	str	r1, [r4, #0]
 800d436:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d43a:	bd70      	pop	{r4, r5, r6, pc}
 800d43c:	0801015d 	.word	0x0801015d
 800d440:	080101e0 	.word	0x080101e0

0800d444 <__multadd>:
 800d444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d448:	690d      	ldr	r5, [r1, #16]
 800d44a:	4607      	mov	r7, r0
 800d44c:	460c      	mov	r4, r1
 800d44e:	461e      	mov	r6, r3
 800d450:	f101 0c14 	add.w	ip, r1, #20
 800d454:	2000      	movs	r0, #0
 800d456:	f8dc 3000 	ldr.w	r3, [ip]
 800d45a:	b299      	uxth	r1, r3
 800d45c:	fb02 6101 	mla	r1, r2, r1, r6
 800d460:	0c1e      	lsrs	r6, r3, #16
 800d462:	0c0b      	lsrs	r3, r1, #16
 800d464:	fb02 3306 	mla	r3, r2, r6, r3
 800d468:	b289      	uxth	r1, r1
 800d46a:	3001      	adds	r0, #1
 800d46c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d470:	4285      	cmp	r5, r0
 800d472:	f84c 1b04 	str.w	r1, [ip], #4
 800d476:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d47a:	dcec      	bgt.n	800d456 <__multadd+0x12>
 800d47c:	b30e      	cbz	r6, 800d4c2 <__multadd+0x7e>
 800d47e:	68a3      	ldr	r3, [r4, #8]
 800d480:	42ab      	cmp	r3, r5
 800d482:	dc19      	bgt.n	800d4b8 <__multadd+0x74>
 800d484:	6861      	ldr	r1, [r4, #4]
 800d486:	4638      	mov	r0, r7
 800d488:	3101      	adds	r1, #1
 800d48a:	f7ff ff79 	bl	800d380 <_Balloc>
 800d48e:	4680      	mov	r8, r0
 800d490:	b928      	cbnz	r0, 800d49e <__multadd+0x5a>
 800d492:	4602      	mov	r2, r0
 800d494:	4b0c      	ldr	r3, [pc, #48]	; (800d4c8 <__multadd+0x84>)
 800d496:	480d      	ldr	r0, [pc, #52]	; (800d4cc <__multadd+0x88>)
 800d498:	21b5      	movs	r1, #181	; 0xb5
 800d49a:	f000 fd57 	bl	800df4c <__assert_func>
 800d49e:	6922      	ldr	r2, [r4, #16]
 800d4a0:	3202      	adds	r2, #2
 800d4a2:	f104 010c 	add.w	r1, r4, #12
 800d4a6:	0092      	lsls	r2, r2, #2
 800d4a8:	300c      	adds	r0, #12
 800d4aa:	f7ff ff5b 	bl	800d364 <memcpy>
 800d4ae:	4621      	mov	r1, r4
 800d4b0:	4638      	mov	r0, r7
 800d4b2:	f7ff ffa5 	bl	800d400 <_Bfree>
 800d4b6:	4644      	mov	r4, r8
 800d4b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d4bc:	3501      	adds	r5, #1
 800d4be:	615e      	str	r6, [r3, #20]
 800d4c0:	6125      	str	r5, [r4, #16]
 800d4c2:	4620      	mov	r0, r4
 800d4c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4c8:	080101cf 	.word	0x080101cf
 800d4cc:	080101e0 	.word	0x080101e0

0800d4d0 <__hi0bits>:
 800d4d0:	0c03      	lsrs	r3, r0, #16
 800d4d2:	041b      	lsls	r3, r3, #16
 800d4d4:	b9d3      	cbnz	r3, 800d50c <__hi0bits+0x3c>
 800d4d6:	0400      	lsls	r0, r0, #16
 800d4d8:	2310      	movs	r3, #16
 800d4da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d4de:	bf04      	itt	eq
 800d4e0:	0200      	lsleq	r0, r0, #8
 800d4e2:	3308      	addeq	r3, #8
 800d4e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d4e8:	bf04      	itt	eq
 800d4ea:	0100      	lsleq	r0, r0, #4
 800d4ec:	3304      	addeq	r3, #4
 800d4ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d4f2:	bf04      	itt	eq
 800d4f4:	0080      	lsleq	r0, r0, #2
 800d4f6:	3302      	addeq	r3, #2
 800d4f8:	2800      	cmp	r0, #0
 800d4fa:	db05      	blt.n	800d508 <__hi0bits+0x38>
 800d4fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d500:	f103 0301 	add.w	r3, r3, #1
 800d504:	bf08      	it	eq
 800d506:	2320      	moveq	r3, #32
 800d508:	4618      	mov	r0, r3
 800d50a:	4770      	bx	lr
 800d50c:	2300      	movs	r3, #0
 800d50e:	e7e4      	b.n	800d4da <__hi0bits+0xa>

0800d510 <__lo0bits>:
 800d510:	6803      	ldr	r3, [r0, #0]
 800d512:	f013 0207 	ands.w	r2, r3, #7
 800d516:	4601      	mov	r1, r0
 800d518:	d00b      	beq.n	800d532 <__lo0bits+0x22>
 800d51a:	07da      	lsls	r2, r3, #31
 800d51c:	d423      	bmi.n	800d566 <__lo0bits+0x56>
 800d51e:	0798      	lsls	r0, r3, #30
 800d520:	bf49      	itett	mi
 800d522:	085b      	lsrmi	r3, r3, #1
 800d524:	089b      	lsrpl	r3, r3, #2
 800d526:	2001      	movmi	r0, #1
 800d528:	600b      	strmi	r3, [r1, #0]
 800d52a:	bf5c      	itt	pl
 800d52c:	600b      	strpl	r3, [r1, #0]
 800d52e:	2002      	movpl	r0, #2
 800d530:	4770      	bx	lr
 800d532:	b298      	uxth	r0, r3
 800d534:	b9a8      	cbnz	r0, 800d562 <__lo0bits+0x52>
 800d536:	0c1b      	lsrs	r3, r3, #16
 800d538:	2010      	movs	r0, #16
 800d53a:	b2da      	uxtb	r2, r3
 800d53c:	b90a      	cbnz	r2, 800d542 <__lo0bits+0x32>
 800d53e:	3008      	adds	r0, #8
 800d540:	0a1b      	lsrs	r3, r3, #8
 800d542:	071a      	lsls	r2, r3, #28
 800d544:	bf04      	itt	eq
 800d546:	091b      	lsreq	r3, r3, #4
 800d548:	3004      	addeq	r0, #4
 800d54a:	079a      	lsls	r2, r3, #30
 800d54c:	bf04      	itt	eq
 800d54e:	089b      	lsreq	r3, r3, #2
 800d550:	3002      	addeq	r0, #2
 800d552:	07da      	lsls	r2, r3, #31
 800d554:	d403      	bmi.n	800d55e <__lo0bits+0x4e>
 800d556:	085b      	lsrs	r3, r3, #1
 800d558:	f100 0001 	add.w	r0, r0, #1
 800d55c:	d005      	beq.n	800d56a <__lo0bits+0x5a>
 800d55e:	600b      	str	r3, [r1, #0]
 800d560:	4770      	bx	lr
 800d562:	4610      	mov	r0, r2
 800d564:	e7e9      	b.n	800d53a <__lo0bits+0x2a>
 800d566:	2000      	movs	r0, #0
 800d568:	4770      	bx	lr
 800d56a:	2020      	movs	r0, #32
 800d56c:	4770      	bx	lr
	...

0800d570 <__i2b>:
 800d570:	b510      	push	{r4, lr}
 800d572:	460c      	mov	r4, r1
 800d574:	2101      	movs	r1, #1
 800d576:	f7ff ff03 	bl	800d380 <_Balloc>
 800d57a:	4602      	mov	r2, r0
 800d57c:	b928      	cbnz	r0, 800d58a <__i2b+0x1a>
 800d57e:	4b05      	ldr	r3, [pc, #20]	; (800d594 <__i2b+0x24>)
 800d580:	4805      	ldr	r0, [pc, #20]	; (800d598 <__i2b+0x28>)
 800d582:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d586:	f000 fce1 	bl	800df4c <__assert_func>
 800d58a:	2301      	movs	r3, #1
 800d58c:	6144      	str	r4, [r0, #20]
 800d58e:	6103      	str	r3, [r0, #16]
 800d590:	bd10      	pop	{r4, pc}
 800d592:	bf00      	nop
 800d594:	080101cf 	.word	0x080101cf
 800d598:	080101e0 	.word	0x080101e0

0800d59c <__multiply>:
 800d59c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5a0:	4691      	mov	r9, r2
 800d5a2:	690a      	ldr	r2, [r1, #16]
 800d5a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d5a8:	429a      	cmp	r2, r3
 800d5aa:	bfb8      	it	lt
 800d5ac:	460b      	movlt	r3, r1
 800d5ae:	460c      	mov	r4, r1
 800d5b0:	bfbc      	itt	lt
 800d5b2:	464c      	movlt	r4, r9
 800d5b4:	4699      	movlt	r9, r3
 800d5b6:	6927      	ldr	r7, [r4, #16]
 800d5b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d5bc:	68a3      	ldr	r3, [r4, #8]
 800d5be:	6861      	ldr	r1, [r4, #4]
 800d5c0:	eb07 060a 	add.w	r6, r7, sl
 800d5c4:	42b3      	cmp	r3, r6
 800d5c6:	b085      	sub	sp, #20
 800d5c8:	bfb8      	it	lt
 800d5ca:	3101      	addlt	r1, #1
 800d5cc:	f7ff fed8 	bl	800d380 <_Balloc>
 800d5d0:	b930      	cbnz	r0, 800d5e0 <__multiply+0x44>
 800d5d2:	4602      	mov	r2, r0
 800d5d4:	4b44      	ldr	r3, [pc, #272]	; (800d6e8 <__multiply+0x14c>)
 800d5d6:	4845      	ldr	r0, [pc, #276]	; (800d6ec <__multiply+0x150>)
 800d5d8:	f240 115d 	movw	r1, #349	; 0x15d
 800d5dc:	f000 fcb6 	bl	800df4c <__assert_func>
 800d5e0:	f100 0514 	add.w	r5, r0, #20
 800d5e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d5e8:	462b      	mov	r3, r5
 800d5ea:	2200      	movs	r2, #0
 800d5ec:	4543      	cmp	r3, r8
 800d5ee:	d321      	bcc.n	800d634 <__multiply+0x98>
 800d5f0:	f104 0314 	add.w	r3, r4, #20
 800d5f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d5f8:	f109 0314 	add.w	r3, r9, #20
 800d5fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d600:	9202      	str	r2, [sp, #8]
 800d602:	1b3a      	subs	r2, r7, r4
 800d604:	3a15      	subs	r2, #21
 800d606:	f022 0203 	bic.w	r2, r2, #3
 800d60a:	3204      	adds	r2, #4
 800d60c:	f104 0115 	add.w	r1, r4, #21
 800d610:	428f      	cmp	r7, r1
 800d612:	bf38      	it	cc
 800d614:	2204      	movcc	r2, #4
 800d616:	9201      	str	r2, [sp, #4]
 800d618:	9a02      	ldr	r2, [sp, #8]
 800d61a:	9303      	str	r3, [sp, #12]
 800d61c:	429a      	cmp	r2, r3
 800d61e:	d80c      	bhi.n	800d63a <__multiply+0x9e>
 800d620:	2e00      	cmp	r6, #0
 800d622:	dd03      	ble.n	800d62c <__multiply+0x90>
 800d624:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d628:	2b00      	cmp	r3, #0
 800d62a:	d05a      	beq.n	800d6e2 <__multiply+0x146>
 800d62c:	6106      	str	r6, [r0, #16]
 800d62e:	b005      	add	sp, #20
 800d630:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d634:	f843 2b04 	str.w	r2, [r3], #4
 800d638:	e7d8      	b.n	800d5ec <__multiply+0x50>
 800d63a:	f8b3 a000 	ldrh.w	sl, [r3]
 800d63e:	f1ba 0f00 	cmp.w	sl, #0
 800d642:	d024      	beq.n	800d68e <__multiply+0xf2>
 800d644:	f104 0e14 	add.w	lr, r4, #20
 800d648:	46a9      	mov	r9, r5
 800d64a:	f04f 0c00 	mov.w	ip, #0
 800d64e:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d652:	f8d9 1000 	ldr.w	r1, [r9]
 800d656:	fa1f fb82 	uxth.w	fp, r2
 800d65a:	b289      	uxth	r1, r1
 800d65c:	fb0a 110b 	mla	r1, sl, fp, r1
 800d660:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d664:	f8d9 2000 	ldr.w	r2, [r9]
 800d668:	4461      	add	r1, ip
 800d66a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d66e:	fb0a c20b 	mla	r2, sl, fp, ip
 800d672:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d676:	b289      	uxth	r1, r1
 800d678:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d67c:	4577      	cmp	r7, lr
 800d67e:	f849 1b04 	str.w	r1, [r9], #4
 800d682:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d686:	d8e2      	bhi.n	800d64e <__multiply+0xb2>
 800d688:	9a01      	ldr	r2, [sp, #4]
 800d68a:	f845 c002 	str.w	ip, [r5, r2]
 800d68e:	9a03      	ldr	r2, [sp, #12]
 800d690:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d694:	3304      	adds	r3, #4
 800d696:	f1b9 0f00 	cmp.w	r9, #0
 800d69a:	d020      	beq.n	800d6de <__multiply+0x142>
 800d69c:	6829      	ldr	r1, [r5, #0]
 800d69e:	f104 0c14 	add.w	ip, r4, #20
 800d6a2:	46ae      	mov	lr, r5
 800d6a4:	f04f 0a00 	mov.w	sl, #0
 800d6a8:	f8bc b000 	ldrh.w	fp, [ip]
 800d6ac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d6b0:	fb09 220b 	mla	r2, r9, fp, r2
 800d6b4:	4492      	add	sl, r2
 800d6b6:	b289      	uxth	r1, r1
 800d6b8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d6bc:	f84e 1b04 	str.w	r1, [lr], #4
 800d6c0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d6c4:	f8be 1000 	ldrh.w	r1, [lr]
 800d6c8:	0c12      	lsrs	r2, r2, #16
 800d6ca:	fb09 1102 	mla	r1, r9, r2, r1
 800d6ce:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d6d2:	4567      	cmp	r7, ip
 800d6d4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d6d8:	d8e6      	bhi.n	800d6a8 <__multiply+0x10c>
 800d6da:	9a01      	ldr	r2, [sp, #4]
 800d6dc:	50a9      	str	r1, [r5, r2]
 800d6de:	3504      	adds	r5, #4
 800d6e0:	e79a      	b.n	800d618 <__multiply+0x7c>
 800d6e2:	3e01      	subs	r6, #1
 800d6e4:	e79c      	b.n	800d620 <__multiply+0x84>
 800d6e6:	bf00      	nop
 800d6e8:	080101cf 	.word	0x080101cf
 800d6ec:	080101e0 	.word	0x080101e0

0800d6f0 <__pow5mult>:
 800d6f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6f4:	4615      	mov	r5, r2
 800d6f6:	f012 0203 	ands.w	r2, r2, #3
 800d6fa:	4606      	mov	r6, r0
 800d6fc:	460f      	mov	r7, r1
 800d6fe:	d007      	beq.n	800d710 <__pow5mult+0x20>
 800d700:	4c25      	ldr	r4, [pc, #148]	; (800d798 <__pow5mult+0xa8>)
 800d702:	3a01      	subs	r2, #1
 800d704:	2300      	movs	r3, #0
 800d706:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d70a:	f7ff fe9b 	bl	800d444 <__multadd>
 800d70e:	4607      	mov	r7, r0
 800d710:	10ad      	asrs	r5, r5, #2
 800d712:	d03d      	beq.n	800d790 <__pow5mult+0xa0>
 800d714:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d716:	b97c      	cbnz	r4, 800d738 <__pow5mult+0x48>
 800d718:	2010      	movs	r0, #16
 800d71a:	f7ff fe1b 	bl	800d354 <malloc>
 800d71e:	4602      	mov	r2, r0
 800d720:	6270      	str	r0, [r6, #36]	; 0x24
 800d722:	b928      	cbnz	r0, 800d730 <__pow5mult+0x40>
 800d724:	4b1d      	ldr	r3, [pc, #116]	; (800d79c <__pow5mult+0xac>)
 800d726:	481e      	ldr	r0, [pc, #120]	; (800d7a0 <__pow5mult+0xb0>)
 800d728:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d72c:	f000 fc0e 	bl	800df4c <__assert_func>
 800d730:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d734:	6004      	str	r4, [r0, #0]
 800d736:	60c4      	str	r4, [r0, #12]
 800d738:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d73c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d740:	b94c      	cbnz	r4, 800d756 <__pow5mult+0x66>
 800d742:	f240 2171 	movw	r1, #625	; 0x271
 800d746:	4630      	mov	r0, r6
 800d748:	f7ff ff12 	bl	800d570 <__i2b>
 800d74c:	2300      	movs	r3, #0
 800d74e:	f8c8 0008 	str.w	r0, [r8, #8]
 800d752:	4604      	mov	r4, r0
 800d754:	6003      	str	r3, [r0, #0]
 800d756:	f04f 0900 	mov.w	r9, #0
 800d75a:	07eb      	lsls	r3, r5, #31
 800d75c:	d50a      	bpl.n	800d774 <__pow5mult+0x84>
 800d75e:	4639      	mov	r1, r7
 800d760:	4622      	mov	r2, r4
 800d762:	4630      	mov	r0, r6
 800d764:	f7ff ff1a 	bl	800d59c <__multiply>
 800d768:	4639      	mov	r1, r7
 800d76a:	4680      	mov	r8, r0
 800d76c:	4630      	mov	r0, r6
 800d76e:	f7ff fe47 	bl	800d400 <_Bfree>
 800d772:	4647      	mov	r7, r8
 800d774:	106d      	asrs	r5, r5, #1
 800d776:	d00b      	beq.n	800d790 <__pow5mult+0xa0>
 800d778:	6820      	ldr	r0, [r4, #0]
 800d77a:	b938      	cbnz	r0, 800d78c <__pow5mult+0x9c>
 800d77c:	4622      	mov	r2, r4
 800d77e:	4621      	mov	r1, r4
 800d780:	4630      	mov	r0, r6
 800d782:	f7ff ff0b 	bl	800d59c <__multiply>
 800d786:	6020      	str	r0, [r4, #0]
 800d788:	f8c0 9000 	str.w	r9, [r0]
 800d78c:	4604      	mov	r4, r0
 800d78e:	e7e4      	b.n	800d75a <__pow5mult+0x6a>
 800d790:	4638      	mov	r0, r7
 800d792:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d796:	bf00      	nop
 800d798:	08010330 	.word	0x08010330
 800d79c:	0801015d 	.word	0x0801015d
 800d7a0:	080101e0 	.word	0x080101e0

0800d7a4 <__lshift>:
 800d7a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a8:	460c      	mov	r4, r1
 800d7aa:	6849      	ldr	r1, [r1, #4]
 800d7ac:	6923      	ldr	r3, [r4, #16]
 800d7ae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d7b2:	68a3      	ldr	r3, [r4, #8]
 800d7b4:	4607      	mov	r7, r0
 800d7b6:	4691      	mov	r9, r2
 800d7b8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d7bc:	f108 0601 	add.w	r6, r8, #1
 800d7c0:	42b3      	cmp	r3, r6
 800d7c2:	db0b      	blt.n	800d7dc <__lshift+0x38>
 800d7c4:	4638      	mov	r0, r7
 800d7c6:	f7ff fddb 	bl	800d380 <_Balloc>
 800d7ca:	4605      	mov	r5, r0
 800d7cc:	b948      	cbnz	r0, 800d7e2 <__lshift+0x3e>
 800d7ce:	4602      	mov	r2, r0
 800d7d0:	4b2a      	ldr	r3, [pc, #168]	; (800d87c <__lshift+0xd8>)
 800d7d2:	482b      	ldr	r0, [pc, #172]	; (800d880 <__lshift+0xdc>)
 800d7d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d7d8:	f000 fbb8 	bl	800df4c <__assert_func>
 800d7dc:	3101      	adds	r1, #1
 800d7de:	005b      	lsls	r3, r3, #1
 800d7e0:	e7ee      	b.n	800d7c0 <__lshift+0x1c>
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	f100 0114 	add.w	r1, r0, #20
 800d7e8:	f100 0210 	add.w	r2, r0, #16
 800d7ec:	4618      	mov	r0, r3
 800d7ee:	4553      	cmp	r3, sl
 800d7f0:	db37      	blt.n	800d862 <__lshift+0xbe>
 800d7f2:	6920      	ldr	r0, [r4, #16]
 800d7f4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d7f8:	f104 0314 	add.w	r3, r4, #20
 800d7fc:	f019 091f 	ands.w	r9, r9, #31
 800d800:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d804:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d808:	d02f      	beq.n	800d86a <__lshift+0xc6>
 800d80a:	f1c9 0e20 	rsb	lr, r9, #32
 800d80e:	468a      	mov	sl, r1
 800d810:	f04f 0c00 	mov.w	ip, #0
 800d814:	681a      	ldr	r2, [r3, #0]
 800d816:	fa02 f209 	lsl.w	r2, r2, r9
 800d81a:	ea42 020c 	orr.w	r2, r2, ip
 800d81e:	f84a 2b04 	str.w	r2, [sl], #4
 800d822:	f853 2b04 	ldr.w	r2, [r3], #4
 800d826:	4298      	cmp	r0, r3
 800d828:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d82c:	d8f2      	bhi.n	800d814 <__lshift+0x70>
 800d82e:	1b03      	subs	r3, r0, r4
 800d830:	3b15      	subs	r3, #21
 800d832:	f023 0303 	bic.w	r3, r3, #3
 800d836:	3304      	adds	r3, #4
 800d838:	f104 0215 	add.w	r2, r4, #21
 800d83c:	4290      	cmp	r0, r2
 800d83e:	bf38      	it	cc
 800d840:	2304      	movcc	r3, #4
 800d842:	f841 c003 	str.w	ip, [r1, r3]
 800d846:	f1bc 0f00 	cmp.w	ip, #0
 800d84a:	d001      	beq.n	800d850 <__lshift+0xac>
 800d84c:	f108 0602 	add.w	r6, r8, #2
 800d850:	3e01      	subs	r6, #1
 800d852:	4638      	mov	r0, r7
 800d854:	612e      	str	r6, [r5, #16]
 800d856:	4621      	mov	r1, r4
 800d858:	f7ff fdd2 	bl	800d400 <_Bfree>
 800d85c:	4628      	mov	r0, r5
 800d85e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d862:	f842 0f04 	str.w	r0, [r2, #4]!
 800d866:	3301      	adds	r3, #1
 800d868:	e7c1      	b.n	800d7ee <__lshift+0x4a>
 800d86a:	3904      	subs	r1, #4
 800d86c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d870:	f841 2f04 	str.w	r2, [r1, #4]!
 800d874:	4298      	cmp	r0, r3
 800d876:	d8f9      	bhi.n	800d86c <__lshift+0xc8>
 800d878:	e7ea      	b.n	800d850 <__lshift+0xac>
 800d87a:	bf00      	nop
 800d87c:	080101cf 	.word	0x080101cf
 800d880:	080101e0 	.word	0x080101e0

0800d884 <__mcmp>:
 800d884:	b530      	push	{r4, r5, lr}
 800d886:	6902      	ldr	r2, [r0, #16]
 800d888:	690c      	ldr	r4, [r1, #16]
 800d88a:	1b12      	subs	r2, r2, r4
 800d88c:	d10e      	bne.n	800d8ac <__mcmp+0x28>
 800d88e:	f100 0314 	add.w	r3, r0, #20
 800d892:	3114      	adds	r1, #20
 800d894:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d898:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d89c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d8a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d8a4:	42a5      	cmp	r5, r4
 800d8a6:	d003      	beq.n	800d8b0 <__mcmp+0x2c>
 800d8a8:	d305      	bcc.n	800d8b6 <__mcmp+0x32>
 800d8aa:	2201      	movs	r2, #1
 800d8ac:	4610      	mov	r0, r2
 800d8ae:	bd30      	pop	{r4, r5, pc}
 800d8b0:	4283      	cmp	r3, r0
 800d8b2:	d3f3      	bcc.n	800d89c <__mcmp+0x18>
 800d8b4:	e7fa      	b.n	800d8ac <__mcmp+0x28>
 800d8b6:	f04f 32ff 	mov.w	r2, #4294967295
 800d8ba:	e7f7      	b.n	800d8ac <__mcmp+0x28>

0800d8bc <__mdiff>:
 800d8bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8c0:	460c      	mov	r4, r1
 800d8c2:	4606      	mov	r6, r0
 800d8c4:	4611      	mov	r1, r2
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	4690      	mov	r8, r2
 800d8ca:	f7ff ffdb 	bl	800d884 <__mcmp>
 800d8ce:	1e05      	subs	r5, r0, #0
 800d8d0:	d110      	bne.n	800d8f4 <__mdiff+0x38>
 800d8d2:	4629      	mov	r1, r5
 800d8d4:	4630      	mov	r0, r6
 800d8d6:	f7ff fd53 	bl	800d380 <_Balloc>
 800d8da:	b930      	cbnz	r0, 800d8ea <__mdiff+0x2e>
 800d8dc:	4b3a      	ldr	r3, [pc, #232]	; (800d9c8 <__mdiff+0x10c>)
 800d8de:	4602      	mov	r2, r0
 800d8e0:	f240 2132 	movw	r1, #562	; 0x232
 800d8e4:	4839      	ldr	r0, [pc, #228]	; (800d9cc <__mdiff+0x110>)
 800d8e6:	f000 fb31 	bl	800df4c <__assert_func>
 800d8ea:	2301      	movs	r3, #1
 800d8ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d8f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8f4:	bfa4      	itt	ge
 800d8f6:	4643      	movge	r3, r8
 800d8f8:	46a0      	movge	r8, r4
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d900:	bfa6      	itte	ge
 800d902:	461c      	movge	r4, r3
 800d904:	2500      	movge	r5, #0
 800d906:	2501      	movlt	r5, #1
 800d908:	f7ff fd3a 	bl	800d380 <_Balloc>
 800d90c:	b920      	cbnz	r0, 800d918 <__mdiff+0x5c>
 800d90e:	4b2e      	ldr	r3, [pc, #184]	; (800d9c8 <__mdiff+0x10c>)
 800d910:	4602      	mov	r2, r0
 800d912:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d916:	e7e5      	b.n	800d8e4 <__mdiff+0x28>
 800d918:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d91c:	6926      	ldr	r6, [r4, #16]
 800d91e:	60c5      	str	r5, [r0, #12]
 800d920:	f104 0914 	add.w	r9, r4, #20
 800d924:	f108 0514 	add.w	r5, r8, #20
 800d928:	f100 0e14 	add.w	lr, r0, #20
 800d92c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d930:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d934:	f108 0210 	add.w	r2, r8, #16
 800d938:	46f2      	mov	sl, lr
 800d93a:	2100      	movs	r1, #0
 800d93c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d940:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d944:	fa1f f883 	uxth.w	r8, r3
 800d948:	fa11 f18b 	uxtah	r1, r1, fp
 800d94c:	0c1b      	lsrs	r3, r3, #16
 800d94e:	eba1 0808 	sub.w	r8, r1, r8
 800d952:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d956:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d95a:	fa1f f888 	uxth.w	r8, r8
 800d95e:	1419      	asrs	r1, r3, #16
 800d960:	454e      	cmp	r6, r9
 800d962:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d966:	f84a 3b04 	str.w	r3, [sl], #4
 800d96a:	d8e7      	bhi.n	800d93c <__mdiff+0x80>
 800d96c:	1b33      	subs	r3, r6, r4
 800d96e:	3b15      	subs	r3, #21
 800d970:	f023 0303 	bic.w	r3, r3, #3
 800d974:	3304      	adds	r3, #4
 800d976:	3415      	adds	r4, #21
 800d978:	42a6      	cmp	r6, r4
 800d97a:	bf38      	it	cc
 800d97c:	2304      	movcc	r3, #4
 800d97e:	441d      	add	r5, r3
 800d980:	4473      	add	r3, lr
 800d982:	469e      	mov	lr, r3
 800d984:	462e      	mov	r6, r5
 800d986:	4566      	cmp	r6, ip
 800d988:	d30e      	bcc.n	800d9a8 <__mdiff+0xec>
 800d98a:	f10c 0203 	add.w	r2, ip, #3
 800d98e:	1b52      	subs	r2, r2, r5
 800d990:	f022 0203 	bic.w	r2, r2, #3
 800d994:	3d03      	subs	r5, #3
 800d996:	45ac      	cmp	ip, r5
 800d998:	bf38      	it	cc
 800d99a:	2200      	movcc	r2, #0
 800d99c:	441a      	add	r2, r3
 800d99e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d9a2:	b17b      	cbz	r3, 800d9c4 <__mdiff+0x108>
 800d9a4:	6107      	str	r7, [r0, #16]
 800d9a6:	e7a3      	b.n	800d8f0 <__mdiff+0x34>
 800d9a8:	f856 8b04 	ldr.w	r8, [r6], #4
 800d9ac:	fa11 f288 	uxtah	r2, r1, r8
 800d9b0:	1414      	asrs	r4, r2, #16
 800d9b2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d9b6:	b292      	uxth	r2, r2
 800d9b8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d9bc:	f84e 2b04 	str.w	r2, [lr], #4
 800d9c0:	1421      	asrs	r1, r4, #16
 800d9c2:	e7e0      	b.n	800d986 <__mdiff+0xca>
 800d9c4:	3f01      	subs	r7, #1
 800d9c6:	e7ea      	b.n	800d99e <__mdiff+0xe2>
 800d9c8:	080101cf 	.word	0x080101cf
 800d9cc:	080101e0 	.word	0x080101e0

0800d9d0 <__d2b>:
 800d9d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d9d4:	4689      	mov	r9, r1
 800d9d6:	2101      	movs	r1, #1
 800d9d8:	ec57 6b10 	vmov	r6, r7, d0
 800d9dc:	4690      	mov	r8, r2
 800d9de:	f7ff fccf 	bl	800d380 <_Balloc>
 800d9e2:	4604      	mov	r4, r0
 800d9e4:	b930      	cbnz	r0, 800d9f4 <__d2b+0x24>
 800d9e6:	4602      	mov	r2, r0
 800d9e8:	4b25      	ldr	r3, [pc, #148]	; (800da80 <__d2b+0xb0>)
 800d9ea:	4826      	ldr	r0, [pc, #152]	; (800da84 <__d2b+0xb4>)
 800d9ec:	f240 310a 	movw	r1, #778	; 0x30a
 800d9f0:	f000 faac 	bl	800df4c <__assert_func>
 800d9f4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d9f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d9fc:	bb35      	cbnz	r5, 800da4c <__d2b+0x7c>
 800d9fe:	2e00      	cmp	r6, #0
 800da00:	9301      	str	r3, [sp, #4]
 800da02:	d028      	beq.n	800da56 <__d2b+0x86>
 800da04:	4668      	mov	r0, sp
 800da06:	9600      	str	r6, [sp, #0]
 800da08:	f7ff fd82 	bl	800d510 <__lo0bits>
 800da0c:	9900      	ldr	r1, [sp, #0]
 800da0e:	b300      	cbz	r0, 800da52 <__d2b+0x82>
 800da10:	9a01      	ldr	r2, [sp, #4]
 800da12:	f1c0 0320 	rsb	r3, r0, #32
 800da16:	fa02 f303 	lsl.w	r3, r2, r3
 800da1a:	430b      	orrs	r3, r1
 800da1c:	40c2      	lsrs	r2, r0
 800da1e:	6163      	str	r3, [r4, #20]
 800da20:	9201      	str	r2, [sp, #4]
 800da22:	9b01      	ldr	r3, [sp, #4]
 800da24:	61a3      	str	r3, [r4, #24]
 800da26:	2b00      	cmp	r3, #0
 800da28:	bf14      	ite	ne
 800da2a:	2202      	movne	r2, #2
 800da2c:	2201      	moveq	r2, #1
 800da2e:	6122      	str	r2, [r4, #16]
 800da30:	b1d5      	cbz	r5, 800da68 <__d2b+0x98>
 800da32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800da36:	4405      	add	r5, r0
 800da38:	f8c9 5000 	str.w	r5, [r9]
 800da3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800da40:	f8c8 0000 	str.w	r0, [r8]
 800da44:	4620      	mov	r0, r4
 800da46:	b003      	add	sp, #12
 800da48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800da50:	e7d5      	b.n	800d9fe <__d2b+0x2e>
 800da52:	6161      	str	r1, [r4, #20]
 800da54:	e7e5      	b.n	800da22 <__d2b+0x52>
 800da56:	a801      	add	r0, sp, #4
 800da58:	f7ff fd5a 	bl	800d510 <__lo0bits>
 800da5c:	9b01      	ldr	r3, [sp, #4]
 800da5e:	6163      	str	r3, [r4, #20]
 800da60:	2201      	movs	r2, #1
 800da62:	6122      	str	r2, [r4, #16]
 800da64:	3020      	adds	r0, #32
 800da66:	e7e3      	b.n	800da30 <__d2b+0x60>
 800da68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800da6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800da70:	f8c9 0000 	str.w	r0, [r9]
 800da74:	6918      	ldr	r0, [r3, #16]
 800da76:	f7ff fd2b 	bl	800d4d0 <__hi0bits>
 800da7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800da7e:	e7df      	b.n	800da40 <__d2b+0x70>
 800da80:	080101cf 	.word	0x080101cf
 800da84:	080101e0 	.word	0x080101e0

0800da88 <_calloc_r>:
 800da88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800da8a:	fba1 2402 	umull	r2, r4, r1, r2
 800da8e:	b94c      	cbnz	r4, 800daa4 <_calloc_r+0x1c>
 800da90:	4611      	mov	r1, r2
 800da92:	9201      	str	r2, [sp, #4]
 800da94:	f000 f87a 	bl	800db8c <_malloc_r>
 800da98:	9a01      	ldr	r2, [sp, #4]
 800da9a:	4605      	mov	r5, r0
 800da9c:	b930      	cbnz	r0, 800daac <_calloc_r+0x24>
 800da9e:	4628      	mov	r0, r5
 800daa0:	b003      	add	sp, #12
 800daa2:	bd30      	pop	{r4, r5, pc}
 800daa4:	220c      	movs	r2, #12
 800daa6:	6002      	str	r2, [r0, #0]
 800daa8:	2500      	movs	r5, #0
 800daaa:	e7f8      	b.n	800da9e <_calloc_r+0x16>
 800daac:	4621      	mov	r1, r4
 800daae:	f7fe f93f 	bl	800bd30 <memset>
 800dab2:	e7f4      	b.n	800da9e <_calloc_r+0x16>

0800dab4 <_free_r>:
 800dab4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dab6:	2900      	cmp	r1, #0
 800dab8:	d044      	beq.n	800db44 <_free_r+0x90>
 800daba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dabe:	9001      	str	r0, [sp, #4]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	f1a1 0404 	sub.w	r4, r1, #4
 800dac6:	bfb8      	it	lt
 800dac8:	18e4      	addlt	r4, r4, r3
 800daca:	f000 fa9b 	bl	800e004 <__malloc_lock>
 800dace:	4a1e      	ldr	r2, [pc, #120]	; (800db48 <_free_r+0x94>)
 800dad0:	9801      	ldr	r0, [sp, #4]
 800dad2:	6813      	ldr	r3, [r2, #0]
 800dad4:	b933      	cbnz	r3, 800dae4 <_free_r+0x30>
 800dad6:	6063      	str	r3, [r4, #4]
 800dad8:	6014      	str	r4, [r2, #0]
 800dada:	b003      	add	sp, #12
 800dadc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dae0:	f000 ba96 	b.w	800e010 <__malloc_unlock>
 800dae4:	42a3      	cmp	r3, r4
 800dae6:	d908      	bls.n	800dafa <_free_r+0x46>
 800dae8:	6825      	ldr	r5, [r4, #0]
 800daea:	1961      	adds	r1, r4, r5
 800daec:	428b      	cmp	r3, r1
 800daee:	bf01      	itttt	eq
 800daf0:	6819      	ldreq	r1, [r3, #0]
 800daf2:	685b      	ldreq	r3, [r3, #4]
 800daf4:	1949      	addeq	r1, r1, r5
 800daf6:	6021      	streq	r1, [r4, #0]
 800daf8:	e7ed      	b.n	800dad6 <_free_r+0x22>
 800dafa:	461a      	mov	r2, r3
 800dafc:	685b      	ldr	r3, [r3, #4]
 800dafe:	b10b      	cbz	r3, 800db04 <_free_r+0x50>
 800db00:	42a3      	cmp	r3, r4
 800db02:	d9fa      	bls.n	800dafa <_free_r+0x46>
 800db04:	6811      	ldr	r1, [r2, #0]
 800db06:	1855      	adds	r5, r2, r1
 800db08:	42a5      	cmp	r5, r4
 800db0a:	d10b      	bne.n	800db24 <_free_r+0x70>
 800db0c:	6824      	ldr	r4, [r4, #0]
 800db0e:	4421      	add	r1, r4
 800db10:	1854      	adds	r4, r2, r1
 800db12:	42a3      	cmp	r3, r4
 800db14:	6011      	str	r1, [r2, #0]
 800db16:	d1e0      	bne.n	800dada <_free_r+0x26>
 800db18:	681c      	ldr	r4, [r3, #0]
 800db1a:	685b      	ldr	r3, [r3, #4]
 800db1c:	6053      	str	r3, [r2, #4]
 800db1e:	4421      	add	r1, r4
 800db20:	6011      	str	r1, [r2, #0]
 800db22:	e7da      	b.n	800dada <_free_r+0x26>
 800db24:	d902      	bls.n	800db2c <_free_r+0x78>
 800db26:	230c      	movs	r3, #12
 800db28:	6003      	str	r3, [r0, #0]
 800db2a:	e7d6      	b.n	800dada <_free_r+0x26>
 800db2c:	6825      	ldr	r5, [r4, #0]
 800db2e:	1961      	adds	r1, r4, r5
 800db30:	428b      	cmp	r3, r1
 800db32:	bf04      	itt	eq
 800db34:	6819      	ldreq	r1, [r3, #0]
 800db36:	685b      	ldreq	r3, [r3, #4]
 800db38:	6063      	str	r3, [r4, #4]
 800db3a:	bf04      	itt	eq
 800db3c:	1949      	addeq	r1, r1, r5
 800db3e:	6021      	streq	r1, [r4, #0]
 800db40:	6054      	str	r4, [r2, #4]
 800db42:	e7ca      	b.n	800dada <_free_r+0x26>
 800db44:	b003      	add	sp, #12
 800db46:	bd30      	pop	{r4, r5, pc}
 800db48:	20000b2c 	.word	0x20000b2c

0800db4c <sbrk_aligned>:
 800db4c:	b570      	push	{r4, r5, r6, lr}
 800db4e:	4e0e      	ldr	r6, [pc, #56]	; (800db88 <sbrk_aligned+0x3c>)
 800db50:	460c      	mov	r4, r1
 800db52:	6831      	ldr	r1, [r6, #0]
 800db54:	4605      	mov	r5, r0
 800db56:	b911      	cbnz	r1, 800db5e <sbrk_aligned+0x12>
 800db58:	f000 f9e8 	bl	800df2c <_sbrk_r>
 800db5c:	6030      	str	r0, [r6, #0]
 800db5e:	4621      	mov	r1, r4
 800db60:	4628      	mov	r0, r5
 800db62:	f000 f9e3 	bl	800df2c <_sbrk_r>
 800db66:	1c43      	adds	r3, r0, #1
 800db68:	d00a      	beq.n	800db80 <sbrk_aligned+0x34>
 800db6a:	1cc4      	adds	r4, r0, #3
 800db6c:	f024 0403 	bic.w	r4, r4, #3
 800db70:	42a0      	cmp	r0, r4
 800db72:	d007      	beq.n	800db84 <sbrk_aligned+0x38>
 800db74:	1a21      	subs	r1, r4, r0
 800db76:	4628      	mov	r0, r5
 800db78:	f000 f9d8 	bl	800df2c <_sbrk_r>
 800db7c:	3001      	adds	r0, #1
 800db7e:	d101      	bne.n	800db84 <sbrk_aligned+0x38>
 800db80:	f04f 34ff 	mov.w	r4, #4294967295
 800db84:	4620      	mov	r0, r4
 800db86:	bd70      	pop	{r4, r5, r6, pc}
 800db88:	20000b30 	.word	0x20000b30

0800db8c <_malloc_r>:
 800db8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db90:	1ccd      	adds	r5, r1, #3
 800db92:	f025 0503 	bic.w	r5, r5, #3
 800db96:	3508      	adds	r5, #8
 800db98:	2d0c      	cmp	r5, #12
 800db9a:	bf38      	it	cc
 800db9c:	250c      	movcc	r5, #12
 800db9e:	2d00      	cmp	r5, #0
 800dba0:	4607      	mov	r7, r0
 800dba2:	db01      	blt.n	800dba8 <_malloc_r+0x1c>
 800dba4:	42a9      	cmp	r1, r5
 800dba6:	d905      	bls.n	800dbb4 <_malloc_r+0x28>
 800dba8:	230c      	movs	r3, #12
 800dbaa:	603b      	str	r3, [r7, #0]
 800dbac:	2600      	movs	r6, #0
 800dbae:	4630      	mov	r0, r6
 800dbb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dbb4:	4e2e      	ldr	r6, [pc, #184]	; (800dc70 <_malloc_r+0xe4>)
 800dbb6:	f000 fa25 	bl	800e004 <__malloc_lock>
 800dbba:	6833      	ldr	r3, [r6, #0]
 800dbbc:	461c      	mov	r4, r3
 800dbbe:	bb34      	cbnz	r4, 800dc0e <_malloc_r+0x82>
 800dbc0:	4629      	mov	r1, r5
 800dbc2:	4638      	mov	r0, r7
 800dbc4:	f7ff ffc2 	bl	800db4c <sbrk_aligned>
 800dbc8:	1c43      	adds	r3, r0, #1
 800dbca:	4604      	mov	r4, r0
 800dbcc:	d14d      	bne.n	800dc6a <_malloc_r+0xde>
 800dbce:	6834      	ldr	r4, [r6, #0]
 800dbd0:	4626      	mov	r6, r4
 800dbd2:	2e00      	cmp	r6, #0
 800dbd4:	d140      	bne.n	800dc58 <_malloc_r+0xcc>
 800dbd6:	6823      	ldr	r3, [r4, #0]
 800dbd8:	4631      	mov	r1, r6
 800dbda:	4638      	mov	r0, r7
 800dbdc:	eb04 0803 	add.w	r8, r4, r3
 800dbe0:	f000 f9a4 	bl	800df2c <_sbrk_r>
 800dbe4:	4580      	cmp	r8, r0
 800dbe6:	d13a      	bne.n	800dc5e <_malloc_r+0xd2>
 800dbe8:	6821      	ldr	r1, [r4, #0]
 800dbea:	3503      	adds	r5, #3
 800dbec:	1a6d      	subs	r5, r5, r1
 800dbee:	f025 0503 	bic.w	r5, r5, #3
 800dbf2:	3508      	adds	r5, #8
 800dbf4:	2d0c      	cmp	r5, #12
 800dbf6:	bf38      	it	cc
 800dbf8:	250c      	movcc	r5, #12
 800dbfa:	4629      	mov	r1, r5
 800dbfc:	4638      	mov	r0, r7
 800dbfe:	f7ff ffa5 	bl	800db4c <sbrk_aligned>
 800dc02:	3001      	adds	r0, #1
 800dc04:	d02b      	beq.n	800dc5e <_malloc_r+0xd2>
 800dc06:	6823      	ldr	r3, [r4, #0]
 800dc08:	442b      	add	r3, r5
 800dc0a:	6023      	str	r3, [r4, #0]
 800dc0c:	e00e      	b.n	800dc2c <_malloc_r+0xa0>
 800dc0e:	6822      	ldr	r2, [r4, #0]
 800dc10:	1b52      	subs	r2, r2, r5
 800dc12:	d41e      	bmi.n	800dc52 <_malloc_r+0xc6>
 800dc14:	2a0b      	cmp	r2, #11
 800dc16:	d916      	bls.n	800dc46 <_malloc_r+0xba>
 800dc18:	1961      	adds	r1, r4, r5
 800dc1a:	42a3      	cmp	r3, r4
 800dc1c:	6025      	str	r5, [r4, #0]
 800dc1e:	bf18      	it	ne
 800dc20:	6059      	strne	r1, [r3, #4]
 800dc22:	6863      	ldr	r3, [r4, #4]
 800dc24:	bf08      	it	eq
 800dc26:	6031      	streq	r1, [r6, #0]
 800dc28:	5162      	str	r2, [r4, r5]
 800dc2a:	604b      	str	r3, [r1, #4]
 800dc2c:	4638      	mov	r0, r7
 800dc2e:	f104 060b 	add.w	r6, r4, #11
 800dc32:	f000 f9ed 	bl	800e010 <__malloc_unlock>
 800dc36:	f026 0607 	bic.w	r6, r6, #7
 800dc3a:	1d23      	adds	r3, r4, #4
 800dc3c:	1af2      	subs	r2, r6, r3
 800dc3e:	d0b6      	beq.n	800dbae <_malloc_r+0x22>
 800dc40:	1b9b      	subs	r3, r3, r6
 800dc42:	50a3      	str	r3, [r4, r2]
 800dc44:	e7b3      	b.n	800dbae <_malloc_r+0x22>
 800dc46:	6862      	ldr	r2, [r4, #4]
 800dc48:	42a3      	cmp	r3, r4
 800dc4a:	bf0c      	ite	eq
 800dc4c:	6032      	streq	r2, [r6, #0]
 800dc4e:	605a      	strne	r2, [r3, #4]
 800dc50:	e7ec      	b.n	800dc2c <_malloc_r+0xa0>
 800dc52:	4623      	mov	r3, r4
 800dc54:	6864      	ldr	r4, [r4, #4]
 800dc56:	e7b2      	b.n	800dbbe <_malloc_r+0x32>
 800dc58:	4634      	mov	r4, r6
 800dc5a:	6876      	ldr	r6, [r6, #4]
 800dc5c:	e7b9      	b.n	800dbd2 <_malloc_r+0x46>
 800dc5e:	230c      	movs	r3, #12
 800dc60:	603b      	str	r3, [r7, #0]
 800dc62:	4638      	mov	r0, r7
 800dc64:	f000 f9d4 	bl	800e010 <__malloc_unlock>
 800dc68:	e7a1      	b.n	800dbae <_malloc_r+0x22>
 800dc6a:	6025      	str	r5, [r4, #0]
 800dc6c:	e7de      	b.n	800dc2c <_malloc_r+0xa0>
 800dc6e:	bf00      	nop
 800dc70:	20000b2c 	.word	0x20000b2c

0800dc74 <__ssputs_r>:
 800dc74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc78:	688e      	ldr	r6, [r1, #8]
 800dc7a:	429e      	cmp	r6, r3
 800dc7c:	4682      	mov	sl, r0
 800dc7e:	460c      	mov	r4, r1
 800dc80:	4690      	mov	r8, r2
 800dc82:	461f      	mov	r7, r3
 800dc84:	d838      	bhi.n	800dcf8 <__ssputs_r+0x84>
 800dc86:	898a      	ldrh	r2, [r1, #12]
 800dc88:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc8c:	d032      	beq.n	800dcf4 <__ssputs_r+0x80>
 800dc8e:	6825      	ldr	r5, [r4, #0]
 800dc90:	6909      	ldr	r1, [r1, #16]
 800dc92:	eba5 0901 	sub.w	r9, r5, r1
 800dc96:	6965      	ldr	r5, [r4, #20]
 800dc98:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc9c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dca0:	3301      	adds	r3, #1
 800dca2:	444b      	add	r3, r9
 800dca4:	106d      	asrs	r5, r5, #1
 800dca6:	429d      	cmp	r5, r3
 800dca8:	bf38      	it	cc
 800dcaa:	461d      	movcc	r5, r3
 800dcac:	0553      	lsls	r3, r2, #21
 800dcae:	d531      	bpl.n	800dd14 <__ssputs_r+0xa0>
 800dcb0:	4629      	mov	r1, r5
 800dcb2:	f7ff ff6b 	bl	800db8c <_malloc_r>
 800dcb6:	4606      	mov	r6, r0
 800dcb8:	b950      	cbnz	r0, 800dcd0 <__ssputs_r+0x5c>
 800dcba:	230c      	movs	r3, #12
 800dcbc:	f8ca 3000 	str.w	r3, [sl]
 800dcc0:	89a3      	ldrh	r3, [r4, #12]
 800dcc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dcc6:	81a3      	strh	r3, [r4, #12]
 800dcc8:	f04f 30ff 	mov.w	r0, #4294967295
 800dccc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dcd0:	6921      	ldr	r1, [r4, #16]
 800dcd2:	464a      	mov	r2, r9
 800dcd4:	f7ff fb46 	bl	800d364 <memcpy>
 800dcd8:	89a3      	ldrh	r3, [r4, #12]
 800dcda:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dcde:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dce2:	81a3      	strh	r3, [r4, #12]
 800dce4:	6126      	str	r6, [r4, #16]
 800dce6:	6165      	str	r5, [r4, #20]
 800dce8:	444e      	add	r6, r9
 800dcea:	eba5 0509 	sub.w	r5, r5, r9
 800dcee:	6026      	str	r6, [r4, #0]
 800dcf0:	60a5      	str	r5, [r4, #8]
 800dcf2:	463e      	mov	r6, r7
 800dcf4:	42be      	cmp	r6, r7
 800dcf6:	d900      	bls.n	800dcfa <__ssputs_r+0x86>
 800dcf8:	463e      	mov	r6, r7
 800dcfa:	6820      	ldr	r0, [r4, #0]
 800dcfc:	4632      	mov	r2, r6
 800dcfe:	4641      	mov	r1, r8
 800dd00:	f000 f966 	bl	800dfd0 <memmove>
 800dd04:	68a3      	ldr	r3, [r4, #8]
 800dd06:	1b9b      	subs	r3, r3, r6
 800dd08:	60a3      	str	r3, [r4, #8]
 800dd0a:	6823      	ldr	r3, [r4, #0]
 800dd0c:	4433      	add	r3, r6
 800dd0e:	6023      	str	r3, [r4, #0]
 800dd10:	2000      	movs	r0, #0
 800dd12:	e7db      	b.n	800dccc <__ssputs_r+0x58>
 800dd14:	462a      	mov	r2, r5
 800dd16:	f000 f981 	bl	800e01c <_realloc_r>
 800dd1a:	4606      	mov	r6, r0
 800dd1c:	2800      	cmp	r0, #0
 800dd1e:	d1e1      	bne.n	800dce4 <__ssputs_r+0x70>
 800dd20:	6921      	ldr	r1, [r4, #16]
 800dd22:	4650      	mov	r0, sl
 800dd24:	f7ff fec6 	bl	800dab4 <_free_r>
 800dd28:	e7c7      	b.n	800dcba <__ssputs_r+0x46>
	...

0800dd2c <_svfiprintf_r>:
 800dd2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd30:	4698      	mov	r8, r3
 800dd32:	898b      	ldrh	r3, [r1, #12]
 800dd34:	061b      	lsls	r3, r3, #24
 800dd36:	b09d      	sub	sp, #116	; 0x74
 800dd38:	4607      	mov	r7, r0
 800dd3a:	460d      	mov	r5, r1
 800dd3c:	4614      	mov	r4, r2
 800dd3e:	d50e      	bpl.n	800dd5e <_svfiprintf_r+0x32>
 800dd40:	690b      	ldr	r3, [r1, #16]
 800dd42:	b963      	cbnz	r3, 800dd5e <_svfiprintf_r+0x32>
 800dd44:	2140      	movs	r1, #64	; 0x40
 800dd46:	f7ff ff21 	bl	800db8c <_malloc_r>
 800dd4a:	6028      	str	r0, [r5, #0]
 800dd4c:	6128      	str	r0, [r5, #16]
 800dd4e:	b920      	cbnz	r0, 800dd5a <_svfiprintf_r+0x2e>
 800dd50:	230c      	movs	r3, #12
 800dd52:	603b      	str	r3, [r7, #0]
 800dd54:	f04f 30ff 	mov.w	r0, #4294967295
 800dd58:	e0d1      	b.n	800defe <_svfiprintf_r+0x1d2>
 800dd5a:	2340      	movs	r3, #64	; 0x40
 800dd5c:	616b      	str	r3, [r5, #20]
 800dd5e:	2300      	movs	r3, #0
 800dd60:	9309      	str	r3, [sp, #36]	; 0x24
 800dd62:	2320      	movs	r3, #32
 800dd64:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dd68:	f8cd 800c 	str.w	r8, [sp, #12]
 800dd6c:	2330      	movs	r3, #48	; 0x30
 800dd6e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800df18 <_svfiprintf_r+0x1ec>
 800dd72:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dd76:	f04f 0901 	mov.w	r9, #1
 800dd7a:	4623      	mov	r3, r4
 800dd7c:	469a      	mov	sl, r3
 800dd7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dd82:	b10a      	cbz	r2, 800dd88 <_svfiprintf_r+0x5c>
 800dd84:	2a25      	cmp	r2, #37	; 0x25
 800dd86:	d1f9      	bne.n	800dd7c <_svfiprintf_r+0x50>
 800dd88:	ebba 0b04 	subs.w	fp, sl, r4
 800dd8c:	d00b      	beq.n	800dda6 <_svfiprintf_r+0x7a>
 800dd8e:	465b      	mov	r3, fp
 800dd90:	4622      	mov	r2, r4
 800dd92:	4629      	mov	r1, r5
 800dd94:	4638      	mov	r0, r7
 800dd96:	f7ff ff6d 	bl	800dc74 <__ssputs_r>
 800dd9a:	3001      	adds	r0, #1
 800dd9c:	f000 80aa 	beq.w	800def4 <_svfiprintf_r+0x1c8>
 800dda0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dda2:	445a      	add	r2, fp
 800dda4:	9209      	str	r2, [sp, #36]	; 0x24
 800dda6:	f89a 3000 	ldrb.w	r3, [sl]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	f000 80a2 	beq.w	800def4 <_svfiprintf_r+0x1c8>
 800ddb0:	2300      	movs	r3, #0
 800ddb2:	f04f 32ff 	mov.w	r2, #4294967295
 800ddb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ddba:	f10a 0a01 	add.w	sl, sl, #1
 800ddbe:	9304      	str	r3, [sp, #16]
 800ddc0:	9307      	str	r3, [sp, #28]
 800ddc2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ddc6:	931a      	str	r3, [sp, #104]	; 0x68
 800ddc8:	4654      	mov	r4, sl
 800ddca:	2205      	movs	r2, #5
 800ddcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddd0:	4851      	ldr	r0, [pc, #324]	; (800df18 <_svfiprintf_r+0x1ec>)
 800ddd2:	f7f2 fa25 	bl	8000220 <memchr>
 800ddd6:	9a04      	ldr	r2, [sp, #16]
 800ddd8:	b9d8      	cbnz	r0, 800de12 <_svfiprintf_r+0xe6>
 800ddda:	06d0      	lsls	r0, r2, #27
 800dddc:	bf44      	itt	mi
 800ddde:	2320      	movmi	r3, #32
 800dde0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dde4:	0711      	lsls	r1, r2, #28
 800dde6:	bf44      	itt	mi
 800dde8:	232b      	movmi	r3, #43	; 0x2b
 800ddea:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ddee:	f89a 3000 	ldrb.w	r3, [sl]
 800ddf2:	2b2a      	cmp	r3, #42	; 0x2a
 800ddf4:	d015      	beq.n	800de22 <_svfiprintf_r+0xf6>
 800ddf6:	9a07      	ldr	r2, [sp, #28]
 800ddf8:	4654      	mov	r4, sl
 800ddfa:	2000      	movs	r0, #0
 800ddfc:	f04f 0c0a 	mov.w	ip, #10
 800de00:	4621      	mov	r1, r4
 800de02:	f811 3b01 	ldrb.w	r3, [r1], #1
 800de06:	3b30      	subs	r3, #48	; 0x30
 800de08:	2b09      	cmp	r3, #9
 800de0a:	d94e      	bls.n	800deaa <_svfiprintf_r+0x17e>
 800de0c:	b1b0      	cbz	r0, 800de3c <_svfiprintf_r+0x110>
 800de0e:	9207      	str	r2, [sp, #28]
 800de10:	e014      	b.n	800de3c <_svfiprintf_r+0x110>
 800de12:	eba0 0308 	sub.w	r3, r0, r8
 800de16:	fa09 f303 	lsl.w	r3, r9, r3
 800de1a:	4313      	orrs	r3, r2
 800de1c:	9304      	str	r3, [sp, #16]
 800de1e:	46a2      	mov	sl, r4
 800de20:	e7d2      	b.n	800ddc8 <_svfiprintf_r+0x9c>
 800de22:	9b03      	ldr	r3, [sp, #12]
 800de24:	1d19      	adds	r1, r3, #4
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	9103      	str	r1, [sp, #12]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	bfbb      	ittet	lt
 800de2e:	425b      	neglt	r3, r3
 800de30:	f042 0202 	orrlt.w	r2, r2, #2
 800de34:	9307      	strge	r3, [sp, #28]
 800de36:	9307      	strlt	r3, [sp, #28]
 800de38:	bfb8      	it	lt
 800de3a:	9204      	strlt	r2, [sp, #16]
 800de3c:	7823      	ldrb	r3, [r4, #0]
 800de3e:	2b2e      	cmp	r3, #46	; 0x2e
 800de40:	d10c      	bne.n	800de5c <_svfiprintf_r+0x130>
 800de42:	7863      	ldrb	r3, [r4, #1]
 800de44:	2b2a      	cmp	r3, #42	; 0x2a
 800de46:	d135      	bne.n	800deb4 <_svfiprintf_r+0x188>
 800de48:	9b03      	ldr	r3, [sp, #12]
 800de4a:	1d1a      	adds	r2, r3, #4
 800de4c:	681b      	ldr	r3, [r3, #0]
 800de4e:	9203      	str	r2, [sp, #12]
 800de50:	2b00      	cmp	r3, #0
 800de52:	bfb8      	it	lt
 800de54:	f04f 33ff 	movlt.w	r3, #4294967295
 800de58:	3402      	adds	r4, #2
 800de5a:	9305      	str	r3, [sp, #20]
 800de5c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800df28 <_svfiprintf_r+0x1fc>
 800de60:	7821      	ldrb	r1, [r4, #0]
 800de62:	2203      	movs	r2, #3
 800de64:	4650      	mov	r0, sl
 800de66:	f7f2 f9db 	bl	8000220 <memchr>
 800de6a:	b140      	cbz	r0, 800de7e <_svfiprintf_r+0x152>
 800de6c:	2340      	movs	r3, #64	; 0x40
 800de6e:	eba0 000a 	sub.w	r0, r0, sl
 800de72:	fa03 f000 	lsl.w	r0, r3, r0
 800de76:	9b04      	ldr	r3, [sp, #16]
 800de78:	4303      	orrs	r3, r0
 800de7a:	3401      	adds	r4, #1
 800de7c:	9304      	str	r3, [sp, #16]
 800de7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800de82:	4826      	ldr	r0, [pc, #152]	; (800df1c <_svfiprintf_r+0x1f0>)
 800de84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800de88:	2206      	movs	r2, #6
 800de8a:	f7f2 f9c9 	bl	8000220 <memchr>
 800de8e:	2800      	cmp	r0, #0
 800de90:	d038      	beq.n	800df04 <_svfiprintf_r+0x1d8>
 800de92:	4b23      	ldr	r3, [pc, #140]	; (800df20 <_svfiprintf_r+0x1f4>)
 800de94:	bb1b      	cbnz	r3, 800dede <_svfiprintf_r+0x1b2>
 800de96:	9b03      	ldr	r3, [sp, #12]
 800de98:	3307      	adds	r3, #7
 800de9a:	f023 0307 	bic.w	r3, r3, #7
 800de9e:	3308      	adds	r3, #8
 800dea0:	9303      	str	r3, [sp, #12]
 800dea2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dea4:	4433      	add	r3, r6
 800dea6:	9309      	str	r3, [sp, #36]	; 0x24
 800dea8:	e767      	b.n	800dd7a <_svfiprintf_r+0x4e>
 800deaa:	fb0c 3202 	mla	r2, ip, r2, r3
 800deae:	460c      	mov	r4, r1
 800deb0:	2001      	movs	r0, #1
 800deb2:	e7a5      	b.n	800de00 <_svfiprintf_r+0xd4>
 800deb4:	2300      	movs	r3, #0
 800deb6:	3401      	adds	r4, #1
 800deb8:	9305      	str	r3, [sp, #20]
 800deba:	4619      	mov	r1, r3
 800debc:	f04f 0c0a 	mov.w	ip, #10
 800dec0:	4620      	mov	r0, r4
 800dec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dec6:	3a30      	subs	r2, #48	; 0x30
 800dec8:	2a09      	cmp	r2, #9
 800deca:	d903      	bls.n	800ded4 <_svfiprintf_r+0x1a8>
 800decc:	2b00      	cmp	r3, #0
 800dece:	d0c5      	beq.n	800de5c <_svfiprintf_r+0x130>
 800ded0:	9105      	str	r1, [sp, #20]
 800ded2:	e7c3      	b.n	800de5c <_svfiprintf_r+0x130>
 800ded4:	fb0c 2101 	mla	r1, ip, r1, r2
 800ded8:	4604      	mov	r4, r0
 800deda:	2301      	movs	r3, #1
 800dedc:	e7f0      	b.n	800dec0 <_svfiprintf_r+0x194>
 800dede:	ab03      	add	r3, sp, #12
 800dee0:	9300      	str	r3, [sp, #0]
 800dee2:	462a      	mov	r2, r5
 800dee4:	4b0f      	ldr	r3, [pc, #60]	; (800df24 <_svfiprintf_r+0x1f8>)
 800dee6:	a904      	add	r1, sp, #16
 800dee8:	4638      	mov	r0, r7
 800deea:	f7fd ffc9 	bl	800be80 <_printf_float>
 800deee:	1c42      	adds	r2, r0, #1
 800def0:	4606      	mov	r6, r0
 800def2:	d1d6      	bne.n	800dea2 <_svfiprintf_r+0x176>
 800def4:	89ab      	ldrh	r3, [r5, #12]
 800def6:	065b      	lsls	r3, r3, #25
 800def8:	f53f af2c 	bmi.w	800dd54 <_svfiprintf_r+0x28>
 800defc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800defe:	b01d      	add	sp, #116	; 0x74
 800df00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df04:	ab03      	add	r3, sp, #12
 800df06:	9300      	str	r3, [sp, #0]
 800df08:	462a      	mov	r2, r5
 800df0a:	4b06      	ldr	r3, [pc, #24]	; (800df24 <_svfiprintf_r+0x1f8>)
 800df0c:	a904      	add	r1, sp, #16
 800df0e:	4638      	mov	r0, r7
 800df10:	f7fe fa5a 	bl	800c3c8 <_printf_i>
 800df14:	e7eb      	b.n	800deee <_svfiprintf_r+0x1c2>
 800df16:	bf00      	nop
 800df18:	0801033c 	.word	0x0801033c
 800df1c:	08010346 	.word	0x08010346
 800df20:	0800be81 	.word	0x0800be81
 800df24:	0800dc75 	.word	0x0800dc75
 800df28:	08010342 	.word	0x08010342

0800df2c <_sbrk_r>:
 800df2c:	b538      	push	{r3, r4, r5, lr}
 800df2e:	4d06      	ldr	r5, [pc, #24]	; (800df48 <_sbrk_r+0x1c>)
 800df30:	2300      	movs	r3, #0
 800df32:	4604      	mov	r4, r0
 800df34:	4608      	mov	r0, r1
 800df36:	602b      	str	r3, [r5, #0]
 800df38:	f7f8 f932 	bl	80061a0 <_sbrk>
 800df3c:	1c43      	adds	r3, r0, #1
 800df3e:	d102      	bne.n	800df46 <_sbrk_r+0x1a>
 800df40:	682b      	ldr	r3, [r5, #0]
 800df42:	b103      	cbz	r3, 800df46 <_sbrk_r+0x1a>
 800df44:	6023      	str	r3, [r4, #0]
 800df46:	bd38      	pop	{r3, r4, r5, pc}
 800df48:	20000b34 	.word	0x20000b34

0800df4c <__assert_func>:
 800df4c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800df4e:	4614      	mov	r4, r2
 800df50:	461a      	mov	r2, r3
 800df52:	4b09      	ldr	r3, [pc, #36]	; (800df78 <__assert_func+0x2c>)
 800df54:	681b      	ldr	r3, [r3, #0]
 800df56:	4605      	mov	r5, r0
 800df58:	68d8      	ldr	r0, [r3, #12]
 800df5a:	b14c      	cbz	r4, 800df70 <__assert_func+0x24>
 800df5c:	4b07      	ldr	r3, [pc, #28]	; (800df7c <__assert_func+0x30>)
 800df5e:	9100      	str	r1, [sp, #0]
 800df60:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800df64:	4906      	ldr	r1, [pc, #24]	; (800df80 <__assert_func+0x34>)
 800df66:	462b      	mov	r3, r5
 800df68:	f000 f80e 	bl	800df88 <fiprintf>
 800df6c:	f000 faac 	bl	800e4c8 <abort>
 800df70:	4b04      	ldr	r3, [pc, #16]	; (800df84 <__assert_func+0x38>)
 800df72:	461c      	mov	r4, r3
 800df74:	e7f3      	b.n	800df5e <__assert_func+0x12>
 800df76:	bf00      	nop
 800df78:	200000a8 	.word	0x200000a8
 800df7c:	0801034d 	.word	0x0801034d
 800df80:	0801035a 	.word	0x0801035a
 800df84:	08010388 	.word	0x08010388

0800df88 <fiprintf>:
 800df88:	b40e      	push	{r1, r2, r3}
 800df8a:	b503      	push	{r0, r1, lr}
 800df8c:	4601      	mov	r1, r0
 800df8e:	ab03      	add	r3, sp, #12
 800df90:	4805      	ldr	r0, [pc, #20]	; (800dfa8 <fiprintf+0x20>)
 800df92:	f853 2b04 	ldr.w	r2, [r3], #4
 800df96:	6800      	ldr	r0, [r0, #0]
 800df98:	9301      	str	r3, [sp, #4]
 800df9a:	f000 f897 	bl	800e0cc <_vfiprintf_r>
 800df9e:	b002      	add	sp, #8
 800dfa0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dfa4:	b003      	add	sp, #12
 800dfa6:	4770      	bx	lr
 800dfa8:	200000a8 	.word	0x200000a8

0800dfac <__ascii_mbtowc>:
 800dfac:	b082      	sub	sp, #8
 800dfae:	b901      	cbnz	r1, 800dfb2 <__ascii_mbtowc+0x6>
 800dfb0:	a901      	add	r1, sp, #4
 800dfb2:	b142      	cbz	r2, 800dfc6 <__ascii_mbtowc+0x1a>
 800dfb4:	b14b      	cbz	r3, 800dfca <__ascii_mbtowc+0x1e>
 800dfb6:	7813      	ldrb	r3, [r2, #0]
 800dfb8:	600b      	str	r3, [r1, #0]
 800dfba:	7812      	ldrb	r2, [r2, #0]
 800dfbc:	1e10      	subs	r0, r2, #0
 800dfbe:	bf18      	it	ne
 800dfc0:	2001      	movne	r0, #1
 800dfc2:	b002      	add	sp, #8
 800dfc4:	4770      	bx	lr
 800dfc6:	4610      	mov	r0, r2
 800dfc8:	e7fb      	b.n	800dfc2 <__ascii_mbtowc+0x16>
 800dfca:	f06f 0001 	mvn.w	r0, #1
 800dfce:	e7f8      	b.n	800dfc2 <__ascii_mbtowc+0x16>

0800dfd0 <memmove>:
 800dfd0:	4288      	cmp	r0, r1
 800dfd2:	b510      	push	{r4, lr}
 800dfd4:	eb01 0402 	add.w	r4, r1, r2
 800dfd8:	d902      	bls.n	800dfe0 <memmove+0x10>
 800dfda:	4284      	cmp	r4, r0
 800dfdc:	4623      	mov	r3, r4
 800dfde:	d807      	bhi.n	800dff0 <memmove+0x20>
 800dfe0:	1e43      	subs	r3, r0, #1
 800dfe2:	42a1      	cmp	r1, r4
 800dfe4:	d008      	beq.n	800dff8 <memmove+0x28>
 800dfe6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dfea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dfee:	e7f8      	b.n	800dfe2 <memmove+0x12>
 800dff0:	4402      	add	r2, r0
 800dff2:	4601      	mov	r1, r0
 800dff4:	428a      	cmp	r2, r1
 800dff6:	d100      	bne.n	800dffa <memmove+0x2a>
 800dff8:	bd10      	pop	{r4, pc}
 800dffa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dffe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e002:	e7f7      	b.n	800dff4 <memmove+0x24>

0800e004 <__malloc_lock>:
 800e004:	4801      	ldr	r0, [pc, #4]	; (800e00c <__malloc_lock+0x8>)
 800e006:	f000 bc1f 	b.w	800e848 <__retarget_lock_acquire_recursive>
 800e00a:	bf00      	nop
 800e00c:	20000b38 	.word	0x20000b38

0800e010 <__malloc_unlock>:
 800e010:	4801      	ldr	r0, [pc, #4]	; (800e018 <__malloc_unlock+0x8>)
 800e012:	f000 bc1a 	b.w	800e84a <__retarget_lock_release_recursive>
 800e016:	bf00      	nop
 800e018:	20000b38 	.word	0x20000b38

0800e01c <_realloc_r>:
 800e01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e020:	4680      	mov	r8, r0
 800e022:	4614      	mov	r4, r2
 800e024:	460e      	mov	r6, r1
 800e026:	b921      	cbnz	r1, 800e032 <_realloc_r+0x16>
 800e028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e02c:	4611      	mov	r1, r2
 800e02e:	f7ff bdad 	b.w	800db8c <_malloc_r>
 800e032:	b92a      	cbnz	r2, 800e040 <_realloc_r+0x24>
 800e034:	f7ff fd3e 	bl	800dab4 <_free_r>
 800e038:	4625      	mov	r5, r4
 800e03a:	4628      	mov	r0, r5
 800e03c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e040:	f000 fc6a 	bl	800e918 <_malloc_usable_size_r>
 800e044:	4284      	cmp	r4, r0
 800e046:	4607      	mov	r7, r0
 800e048:	d802      	bhi.n	800e050 <_realloc_r+0x34>
 800e04a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e04e:	d812      	bhi.n	800e076 <_realloc_r+0x5a>
 800e050:	4621      	mov	r1, r4
 800e052:	4640      	mov	r0, r8
 800e054:	f7ff fd9a 	bl	800db8c <_malloc_r>
 800e058:	4605      	mov	r5, r0
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d0ed      	beq.n	800e03a <_realloc_r+0x1e>
 800e05e:	42bc      	cmp	r4, r7
 800e060:	4622      	mov	r2, r4
 800e062:	4631      	mov	r1, r6
 800e064:	bf28      	it	cs
 800e066:	463a      	movcs	r2, r7
 800e068:	f7ff f97c 	bl	800d364 <memcpy>
 800e06c:	4631      	mov	r1, r6
 800e06e:	4640      	mov	r0, r8
 800e070:	f7ff fd20 	bl	800dab4 <_free_r>
 800e074:	e7e1      	b.n	800e03a <_realloc_r+0x1e>
 800e076:	4635      	mov	r5, r6
 800e078:	e7df      	b.n	800e03a <_realloc_r+0x1e>

0800e07a <__sfputc_r>:
 800e07a:	6893      	ldr	r3, [r2, #8]
 800e07c:	3b01      	subs	r3, #1
 800e07e:	2b00      	cmp	r3, #0
 800e080:	b410      	push	{r4}
 800e082:	6093      	str	r3, [r2, #8]
 800e084:	da08      	bge.n	800e098 <__sfputc_r+0x1e>
 800e086:	6994      	ldr	r4, [r2, #24]
 800e088:	42a3      	cmp	r3, r4
 800e08a:	db01      	blt.n	800e090 <__sfputc_r+0x16>
 800e08c:	290a      	cmp	r1, #10
 800e08e:	d103      	bne.n	800e098 <__sfputc_r+0x1e>
 800e090:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e094:	f000 b94a 	b.w	800e32c <__swbuf_r>
 800e098:	6813      	ldr	r3, [r2, #0]
 800e09a:	1c58      	adds	r0, r3, #1
 800e09c:	6010      	str	r0, [r2, #0]
 800e09e:	7019      	strb	r1, [r3, #0]
 800e0a0:	4608      	mov	r0, r1
 800e0a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e0a6:	4770      	bx	lr

0800e0a8 <__sfputs_r>:
 800e0a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e0aa:	4606      	mov	r6, r0
 800e0ac:	460f      	mov	r7, r1
 800e0ae:	4614      	mov	r4, r2
 800e0b0:	18d5      	adds	r5, r2, r3
 800e0b2:	42ac      	cmp	r4, r5
 800e0b4:	d101      	bne.n	800e0ba <__sfputs_r+0x12>
 800e0b6:	2000      	movs	r0, #0
 800e0b8:	e007      	b.n	800e0ca <__sfputs_r+0x22>
 800e0ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0be:	463a      	mov	r2, r7
 800e0c0:	4630      	mov	r0, r6
 800e0c2:	f7ff ffda 	bl	800e07a <__sfputc_r>
 800e0c6:	1c43      	adds	r3, r0, #1
 800e0c8:	d1f3      	bne.n	800e0b2 <__sfputs_r+0xa>
 800e0ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e0cc <_vfiprintf_r>:
 800e0cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0d0:	460d      	mov	r5, r1
 800e0d2:	b09d      	sub	sp, #116	; 0x74
 800e0d4:	4614      	mov	r4, r2
 800e0d6:	4698      	mov	r8, r3
 800e0d8:	4606      	mov	r6, r0
 800e0da:	b118      	cbz	r0, 800e0e4 <_vfiprintf_r+0x18>
 800e0dc:	6983      	ldr	r3, [r0, #24]
 800e0de:	b90b      	cbnz	r3, 800e0e4 <_vfiprintf_r+0x18>
 800e0e0:	f000 fb14 	bl	800e70c <__sinit>
 800e0e4:	4b89      	ldr	r3, [pc, #548]	; (800e30c <_vfiprintf_r+0x240>)
 800e0e6:	429d      	cmp	r5, r3
 800e0e8:	d11b      	bne.n	800e122 <_vfiprintf_r+0x56>
 800e0ea:	6875      	ldr	r5, [r6, #4]
 800e0ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0ee:	07d9      	lsls	r1, r3, #31
 800e0f0:	d405      	bmi.n	800e0fe <_vfiprintf_r+0x32>
 800e0f2:	89ab      	ldrh	r3, [r5, #12]
 800e0f4:	059a      	lsls	r2, r3, #22
 800e0f6:	d402      	bmi.n	800e0fe <_vfiprintf_r+0x32>
 800e0f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0fa:	f000 fba5 	bl	800e848 <__retarget_lock_acquire_recursive>
 800e0fe:	89ab      	ldrh	r3, [r5, #12]
 800e100:	071b      	lsls	r3, r3, #28
 800e102:	d501      	bpl.n	800e108 <_vfiprintf_r+0x3c>
 800e104:	692b      	ldr	r3, [r5, #16]
 800e106:	b9eb      	cbnz	r3, 800e144 <_vfiprintf_r+0x78>
 800e108:	4629      	mov	r1, r5
 800e10a:	4630      	mov	r0, r6
 800e10c:	f000 f96e 	bl	800e3ec <__swsetup_r>
 800e110:	b1c0      	cbz	r0, 800e144 <_vfiprintf_r+0x78>
 800e112:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e114:	07dc      	lsls	r4, r3, #31
 800e116:	d50e      	bpl.n	800e136 <_vfiprintf_r+0x6a>
 800e118:	f04f 30ff 	mov.w	r0, #4294967295
 800e11c:	b01d      	add	sp, #116	; 0x74
 800e11e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e122:	4b7b      	ldr	r3, [pc, #492]	; (800e310 <_vfiprintf_r+0x244>)
 800e124:	429d      	cmp	r5, r3
 800e126:	d101      	bne.n	800e12c <_vfiprintf_r+0x60>
 800e128:	68b5      	ldr	r5, [r6, #8]
 800e12a:	e7df      	b.n	800e0ec <_vfiprintf_r+0x20>
 800e12c:	4b79      	ldr	r3, [pc, #484]	; (800e314 <_vfiprintf_r+0x248>)
 800e12e:	429d      	cmp	r5, r3
 800e130:	bf08      	it	eq
 800e132:	68f5      	ldreq	r5, [r6, #12]
 800e134:	e7da      	b.n	800e0ec <_vfiprintf_r+0x20>
 800e136:	89ab      	ldrh	r3, [r5, #12]
 800e138:	0598      	lsls	r0, r3, #22
 800e13a:	d4ed      	bmi.n	800e118 <_vfiprintf_r+0x4c>
 800e13c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e13e:	f000 fb84 	bl	800e84a <__retarget_lock_release_recursive>
 800e142:	e7e9      	b.n	800e118 <_vfiprintf_r+0x4c>
 800e144:	2300      	movs	r3, #0
 800e146:	9309      	str	r3, [sp, #36]	; 0x24
 800e148:	2320      	movs	r3, #32
 800e14a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e14e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e152:	2330      	movs	r3, #48	; 0x30
 800e154:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e318 <_vfiprintf_r+0x24c>
 800e158:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e15c:	f04f 0901 	mov.w	r9, #1
 800e160:	4623      	mov	r3, r4
 800e162:	469a      	mov	sl, r3
 800e164:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e168:	b10a      	cbz	r2, 800e16e <_vfiprintf_r+0xa2>
 800e16a:	2a25      	cmp	r2, #37	; 0x25
 800e16c:	d1f9      	bne.n	800e162 <_vfiprintf_r+0x96>
 800e16e:	ebba 0b04 	subs.w	fp, sl, r4
 800e172:	d00b      	beq.n	800e18c <_vfiprintf_r+0xc0>
 800e174:	465b      	mov	r3, fp
 800e176:	4622      	mov	r2, r4
 800e178:	4629      	mov	r1, r5
 800e17a:	4630      	mov	r0, r6
 800e17c:	f7ff ff94 	bl	800e0a8 <__sfputs_r>
 800e180:	3001      	adds	r0, #1
 800e182:	f000 80aa 	beq.w	800e2da <_vfiprintf_r+0x20e>
 800e186:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e188:	445a      	add	r2, fp
 800e18a:	9209      	str	r2, [sp, #36]	; 0x24
 800e18c:	f89a 3000 	ldrb.w	r3, [sl]
 800e190:	2b00      	cmp	r3, #0
 800e192:	f000 80a2 	beq.w	800e2da <_vfiprintf_r+0x20e>
 800e196:	2300      	movs	r3, #0
 800e198:	f04f 32ff 	mov.w	r2, #4294967295
 800e19c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e1a0:	f10a 0a01 	add.w	sl, sl, #1
 800e1a4:	9304      	str	r3, [sp, #16]
 800e1a6:	9307      	str	r3, [sp, #28]
 800e1a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e1ac:	931a      	str	r3, [sp, #104]	; 0x68
 800e1ae:	4654      	mov	r4, sl
 800e1b0:	2205      	movs	r2, #5
 800e1b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1b6:	4858      	ldr	r0, [pc, #352]	; (800e318 <_vfiprintf_r+0x24c>)
 800e1b8:	f7f2 f832 	bl	8000220 <memchr>
 800e1bc:	9a04      	ldr	r2, [sp, #16]
 800e1be:	b9d8      	cbnz	r0, 800e1f8 <_vfiprintf_r+0x12c>
 800e1c0:	06d1      	lsls	r1, r2, #27
 800e1c2:	bf44      	itt	mi
 800e1c4:	2320      	movmi	r3, #32
 800e1c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1ca:	0713      	lsls	r3, r2, #28
 800e1cc:	bf44      	itt	mi
 800e1ce:	232b      	movmi	r3, #43	; 0x2b
 800e1d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e1d4:	f89a 3000 	ldrb.w	r3, [sl]
 800e1d8:	2b2a      	cmp	r3, #42	; 0x2a
 800e1da:	d015      	beq.n	800e208 <_vfiprintf_r+0x13c>
 800e1dc:	9a07      	ldr	r2, [sp, #28]
 800e1de:	4654      	mov	r4, sl
 800e1e0:	2000      	movs	r0, #0
 800e1e2:	f04f 0c0a 	mov.w	ip, #10
 800e1e6:	4621      	mov	r1, r4
 800e1e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1ec:	3b30      	subs	r3, #48	; 0x30
 800e1ee:	2b09      	cmp	r3, #9
 800e1f0:	d94e      	bls.n	800e290 <_vfiprintf_r+0x1c4>
 800e1f2:	b1b0      	cbz	r0, 800e222 <_vfiprintf_r+0x156>
 800e1f4:	9207      	str	r2, [sp, #28]
 800e1f6:	e014      	b.n	800e222 <_vfiprintf_r+0x156>
 800e1f8:	eba0 0308 	sub.w	r3, r0, r8
 800e1fc:	fa09 f303 	lsl.w	r3, r9, r3
 800e200:	4313      	orrs	r3, r2
 800e202:	9304      	str	r3, [sp, #16]
 800e204:	46a2      	mov	sl, r4
 800e206:	e7d2      	b.n	800e1ae <_vfiprintf_r+0xe2>
 800e208:	9b03      	ldr	r3, [sp, #12]
 800e20a:	1d19      	adds	r1, r3, #4
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	9103      	str	r1, [sp, #12]
 800e210:	2b00      	cmp	r3, #0
 800e212:	bfbb      	ittet	lt
 800e214:	425b      	neglt	r3, r3
 800e216:	f042 0202 	orrlt.w	r2, r2, #2
 800e21a:	9307      	strge	r3, [sp, #28]
 800e21c:	9307      	strlt	r3, [sp, #28]
 800e21e:	bfb8      	it	lt
 800e220:	9204      	strlt	r2, [sp, #16]
 800e222:	7823      	ldrb	r3, [r4, #0]
 800e224:	2b2e      	cmp	r3, #46	; 0x2e
 800e226:	d10c      	bne.n	800e242 <_vfiprintf_r+0x176>
 800e228:	7863      	ldrb	r3, [r4, #1]
 800e22a:	2b2a      	cmp	r3, #42	; 0x2a
 800e22c:	d135      	bne.n	800e29a <_vfiprintf_r+0x1ce>
 800e22e:	9b03      	ldr	r3, [sp, #12]
 800e230:	1d1a      	adds	r2, r3, #4
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	9203      	str	r2, [sp, #12]
 800e236:	2b00      	cmp	r3, #0
 800e238:	bfb8      	it	lt
 800e23a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e23e:	3402      	adds	r4, #2
 800e240:	9305      	str	r3, [sp, #20]
 800e242:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e328 <_vfiprintf_r+0x25c>
 800e246:	7821      	ldrb	r1, [r4, #0]
 800e248:	2203      	movs	r2, #3
 800e24a:	4650      	mov	r0, sl
 800e24c:	f7f1 ffe8 	bl	8000220 <memchr>
 800e250:	b140      	cbz	r0, 800e264 <_vfiprintf_r+0x198>
 800e252:	2340      	movs	r3, #64	; 0x40
 800e254:	eba0 000a 	sub.w	r0, r0, sl
 800e258:	fa03 f000 	lsl.w	r0, r3, r0
 800e25c:	9b04      	ldr	r3, [sp, #16]
 800e25e:	4303      	orrs	r3, r0
 800e260:	3401      	adds	r4, #1
 800e262:	9304      	str	r3, [sp, #16]
 800e264:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e268:	482c      	ldr	r0, [pc, #176]	; (800e31c <_vfiprintf_r+0x250>)
 800e26a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e26e:	2206      	movs	r2, #6
 800e270:	f7f1 ffd6 	bl	8000220 <memchr>
 800e274:	2800      	cmp	r0, #0
 800e276:	d03f      	beq.n	800e2f8 <_vfiprintf_r+0x22c>
 800e278:	4b29      	ldr	r3, [pc, #164]	; (800e320 <_vfiprintf_r+0x254>)
 800e27a:	bb1b      	cbnz	r3, 800e2c4 <_vfiprintf_r+0x1f8>
 800e27c:	9b03      	ldr	r3, [sp, #12]
 800e27e:	3307      	adds	r3, #7
 800e280:	f023 0307 	bic.w	r3, r3, #7
 800e284:	3308      	adds	r3, #8
 800e286:	9303      	str	r3, [sp, #12]
 800e288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e28a:	443b      	add	r3, r7
 800e28c:	9309      	str	r3, [sp, #36]	; 0x24
 800e28e:	e767      	b.n	800e160 <_vfiprintf_r+0x94>
 800e290:	fb0c 3202 	mla	r2, ip, r2, r3
 800e294:	460c      	mov	r4, r1
 800e296:	2001      	movs	r0, #1
 800e298:	e7a5      	b.n	800e1e6 <_vfiprintf_r+0x11a>
 800e29a:	2300      	movs	r3, #0
 800e29c:	3401      	adds	r4, #1
 800e29e:	9305      	str	r3, [sp, #20]
 800e2a0:	4619      	mov	r1, r3
 800e2a2:	f04f 0c0a 	mov.w	ip, #10
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e2ac:	3a30      	subs	r2, #48	; 0x30
 800e2ae:	2a09      	cmp	r2, #9
 800e2b0:	d903      	bls.n	800e2ba <_vfiprintf_r+0x1ee>
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d0c5      	beq.n	800e242 <_vfiprintf_r+0x176>
 800e2b6:	9105      	str	r1, [sp, #20]
 800e2b8:	e7c3      	b.n	800e242 <_vfiprintf_r+0x176>
 800e2ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800e2be:	4604      	mov	r4, r0
 800e2c0:	2301      	movs	r3, #1
 800e2c2:	e7f0      	b.n	800e2a6 <_vfiprintf_r+0x1da>
 800e2c4:	ab03      	add	r3, sp, #12
 800e2c6:	9300      	str	r3, [sp, #0]
 800e2c8:	462a      	mov	r2, r5
 800e2ca:	4b16      	ldr	r3, [pc, #88]	; (800e324 <_vfiprintf_r+0x258>)
 800e2cc:	a904      	add	r1, sp, #16
 800e2ce:	4630      	mov	r0, r6
 800e2d0:	f7fd fdd6 	bl	800be80 <_printf_float>
 800e2d4:	4607      	mov	r7, r0
 800e2d6:	1c78      	adds	r0, r7, #1
 800e2d8:	d1d6      	bne.n	800e288 <_vfiprintf_r+0x1bc>
 800e2da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2dc:	07d9      	lsls	r1, r3, #31
 800e2de:	d405      	bmi.n	800e2ec <_vfiprintf_r+0x220>
 800e2e0:	89ab      	ldrh	r3, [r5, #12]
 800e2e2:	059a      	lsls	r2, r3, #22
 800e2e4:	d402      	bmi.n	800e2ec <_vfiprintf_r+0x220>
 800e2e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2e8:	f000 faaf 	bl	800e84a <__retarget_lock_release_recursive>
 800e2ec:	89ab      	ldrh	r3, [r5, #12]
 800e2ee:	065b      	lsls	r3, r3, #25
 800e2f0:	f53f af12 	bmi.w	800e118 <_vfiprintf_r+0x4c>
 800e2f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2f6:	e711      	b.n	800e11c <_vfiprintf_r+0x50>
 800e2f8:	ab03      	add	r3, sp, #12
 800e2fa:	9300      	str	r3, [sp, #0]
 800e2fc:	462a      	mov	r2, r5
 800e2fe:	4b09      	ldr	r3, [pc, #36]	; (800e324 <_vfiprintf_r+0x258>)
 800e300:	a904      	add	r1, sp, #16
 800e302:	4630      	mov	r0, r6
 800e304:	f7fe f860 	bl	800c3c8 <_printf_i>
 800e308:	e7e4      	b.n	800e2d4 <_vfiprintf_r+0x208>
 800e30a:	bf00      	nop
 800e30c:	080104b4 	.word	0x080104b4
 800e310:	080104d4 	.word	0x080104d4
 800e314:	08010494 	.word	0x08010494
 800e318:	0801033c 	.word	0x0801033c
 800e31c:	08010346 	.word	0x08010346
 800e320:	0800be81 	.word	0x0800be81
 800e324:	0800e0a9 	.word	0x0800e0a9
 800e328:	08010342 	.word	0x08010342

0800e32c <__swbuf_r>:
 800e32c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e32e:	460e      	mov	r6, r1
 800e330:	4614      	mov	r4, r2
 800e332:	4605      	mov	r5, r0
 800e334:	b118      	cbz	r0, 800e33e <__swbuf_r+0x12>
 800e336:	6983      	ldr	r3, [r0, #24]
 800e338:	b90b      	cbnz	r3, 800e33e <__swbuf_r+0x12>
 800e33a:	f000 f9e7 	bl	800e70c <__sinit>
 800e33e:	4b21      	ldr	r3, [pc, #132]	; (800e3c4 <__swbuf_r+0x98>)
 800e340:	429c      	cmp	r4, r3
 800e342:	d12b      	bne.n	800e39c <__swbuf_r+0x70>
 800e344:	686c      	ldr	r4, [r5, #4]
 800e346:	69a3      	ldr	r3, [r4, #24]
 800e348:	60a3      	str	r3, [r4, #8]
 800e34a:	89a3      	ldrh	r3, [r4, #12]
 800e34c:	071a      	lsls	r2, r3, #28
 800e34e:	d52f      	bpl.n	800e3b0 <__swbuf_r+0x84>
 800e350:	6923      	ldr	r3, [r4, #16]
 800e352:	b36b      	cbz	r3, 800e3b0 <__swbuf_r+0x84>
 800e354:	6923      	ldr	r3, [r4, #16]
 800e356:	6820      	ldr	r0, [r4, #0]
 800e358:	1ac0      	subs	r0, r0, r3
 800e35a:	6963      	ldr	r3, [r4, #20]
 800e35c:	b2f6      	uxtb	r6, r6
 800e35e:	4283      	cmp	r3, r0
 800e360:	4637      	mov	r7, r6
 800e362:	dc04      	bgt.n	800e36e <__swbuf_r+0x42>
 800e364:	4621      	mov	r1, r4
 800e366:	4628      	mov	r0, r5
 800e368:	f000 f93c 	bl	800e5e4 <_fflush_r>
 800e36c:	bb30      	cbnz	r0, 800e3bc <__swbuf_r+0x90>
 800e36e:	68a3      	ldr	r3, [r4, #8]
 800e370:	3b01      	subs	r3, #1
 800e372:	60a3      	str	r3, [r4, #8]
 800e374:	6823      	ldr	r3, [r4, #0]
 800e376:	1c5a      	adds	r2, r3, #1
 800e378:	6022      	str	r2, [r4, #0]
 800e37a:	701e      	strb	r6, [r3, #0]
 800e37c:	6963      	ldr	r3, [r4, #20]
 800e37e:	3001      	adds	r0, #1
 800e380:	4283      	cmp	r3, r0
 800e382:	d004      	beq.n	800e38e <__swbuf_r+0x62>
 800e384:	89a3      	ldrh	r3, [r4, #12]
 800e386:	07db      	lsls	r3, r3, #31
 800e388:	d506      	bpl.n	800e398 <__swbuf_r+0x6c>
 800e38a:	2e0a      	cmp	r6, #10
 800e38c:	d104      	bne.n	800e398 <__swbuf_r+0x6c>
 800e38e:	4621      	mov	r1, r4
 800e390:	4628      	mov	r0, r5
 800e392:	f000 f927 	bl	800e5e4 <_fflush_r>
 800e396:	b988      	cbnz	r0, 800e3bc <__swbuf_r+0x90>
 800e398:	4638      	mov	r0, r7
 800e39a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e39c:	4b0a      	ldr	r3, [pc, #40]	; (800e3c8 <__swbuf_r+0x9c>)
 800e39e:	429c      	cmp	r4, r3
 800e3a0:	d101      	bne.n	800e3a6 <__swbuf_r+0x7a>
 800e3a2:	68ac      	ldr	r4, [r5, #8]
 800e3a4:	e7cf      	b.n	800e346 <__swbuf_r+0x1a>
 800e3a6:	4b09      	ldr	r3, [pc, #36]	; (800e3cc <__swbuf_r+0xa0>)
 800e3a8:	429c      	cmp	r4, r3
 800e3aa:	bf08      	it	eq
 800e3ac:	68ec      	ldreq	r4, [r5, #12]
 800e3ae:	e7ca      	b.n	800e346 <__swbuf_r+0x1a>
 800e3b0:	4621      	mov	r1, r4
 800e3b2:	4628      	mov	r0, r5
 800e3b4:	f000 f81a 	bl	800e3ec <__swsetup_r>
 800e3b8:	2800      	cmp	r0, #0
 800e3ba:	d0cb      	beq.n	800e354 <__swbuf_r+0x28>
 800e3bc:	f04f 37ff 	mov.w	r7, #4294967295
 800e3c0:	e7ea      	b.n	800e398 <__swbuf_r+0x6c>
 800e3c2:	bf00      	nop
 800e3c4:	080104b4 	.word	0x080104b4
 800e3c8:	080104d4 	.word	0x080104d4
 800e3cc:	08010494 	.word	0x08010494

0800e3d0 <__ascii_wctomb>:
 800e3d0:	b149      	cbz	r1, 800e3e6 <__ascii_wctomb+0x16>
 800e3d2:	2aff      	cmp	r2, #255	; 0xff
 800e3d4:	bf85      	ittet	hi
 800e3d6:	238a      	movhi	r3, #138	; 0x8a
 800e3d8:	6003      	strhi	r3, [r0, #0]
 800e3da:	700a      	strbls	r2, [r1, #0]
 800e3dc:	f04f 30ff 	movhi.w	r0, #4294967295
 800e3e0:	bf98      	it	ls
 800e3e2:	2001      	movls	r0, #1
 800e3e4:	4770      	bx	lr
 800e3e6:	4608      	mov	r0, r1
 800e3e8:	4770      	bx	lr
	...

0800e3ec <__swsetup_r>:
 800e3ec:	4b32      	ldr	r3, [pc, #200]	; (800e4b8 <__swsetup_r+0xcc>)
 800e3ee:	b570      	push	{r4, r5, r6, lr}
 800e3f0:	681d      	ldr	r5, [r3, #0]
 800e3f2:	4606      	mov	r6, r0
 800e3f4:	460c      	mov	r4, r1
 800e3f6:	b125      	cbz	r5, 800e402 <__swsetup_r+0x16>
 800e3f8:	69ab      	ldr	r3, [r5, #24]
 800e3fa:	b913      	cbnz	r3, 800e402 <__swsetup_r+0x16>
 800e3fc:	4628      	mov	r0, r5
 800e3fe:	f000 f985 	bl	800e70c <__sinit>
 800e402:	4b2e      	ldr	r3, [pc, #184]	; (800e4bc <__swsetup_r+0xd0>)
 800e404:	429c      	cmp	r4, r3
 800e406:	d10f      	bne.n	800e428 <__swsetup_r+0x3c>
 800e408:	686c      	ldr	r4, [r5, #4]
 800e40a:	89a3      	ldrh	r3, [r4, #12]
 800e40c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e410:	0719      	lsls	r1, r3, #28
 800e412:	d42c      	bmi.n	800e46e <__swsetup_r+0x82>
 800e414:	06dd      	lsls	r5, r3, #27
 800e416:	d411      	bmi.n	800e43c <__swsetup_r+0x50>
 800e418:	2309      	movs	r3, #9
 800e41a:	6033      	str	r3, [r6, #0]
 800e41c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e420:	81a3      	strh	r3, [r4, #12]
 800e422:	f04f 30ff 	mov.w	r0, #4294967295
 800e426:	e03e      	b.n	800e4a6 <__swsetup_r+0xba>
 800e428:	4b25      	ldr	r3, [pc, #148]	; (800e4c0 <__swsetup_r+0xd4>)
 800e42a:	429c      	cmp	r4, r3
 800e42c:	d101      	bne.n	800e432 <__swsetup_r+0x46>
 800e42e:	68ac      	ldr	r4, [r5, #8]
 800e430:	e7eb      	b.n	800e40a <__swsetup_r+0x1e>
 800e432:	4b24      	ldr	r3, [pc, #144]	; (800e4c4 <__swsetup_r+0xd8>)
 800e434:	429c      	cmp	r4, r3
 800e436:	bf08      	it	eq
 800e438:	68ec      	ldreq	r4, [r5, #12]
 800e43a:	e7e6      	b.n	800e40a <__swsetup_r+0x1e>
 800e43c:	0758      	lsls	r0, r3, #29
 800e43e:	d512      	bpl.n	800e466 <__swsetup_r+0x7a>
 800e440:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e442:	b141      	cbz	r1, 800e456 <__swsetup_r+0x6a>
 800e444:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e448:	4299      	cmp	r1, r3
 800e44a:	d002      	beq.n	800e452 <__swsetup_r+0x66>
 800e44c:	4630      	mov	r0, r6
 800e44e:	f7ff fb31 	bl	800dab4 <_free_r>
 800e452:	2300      	movs	r3, #0
 800e454:	6363      	str	r3, [r4, #52]	; 0x34
 800e456:	89a3      	ldrh	r3, [r4, #12]
 800e458:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e45c:	81a3      	strh	r3, [r4, #12]
 800e45e:	2300      	movs	r3, #0
 800e460:	6063      	str	r3, [r4, #4]
 800e462:	6923      	ldr	r3, [r4, #16]
 800e464:	6023      	str	r3, [r4, #0]
 800e466:	89a3      	ldrh	r3, [r4, #12]
 800e468:	f043 0308 	orr.w	r3, r3, #8
 800e46c:	81a3      	strh	r3, [r4, #12]
 800e46e:	6923      	ldr	r3, [r4, #16]
 800e470:	b94b      	cbnz	r3, 800e486 <__swsetup_r+0x9a>
 800e472:	89a3      	ldrh	r3, [r4, #12]
 800e474:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e478:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e47c:	d003      	beq.n	800e486 <__swsetup_r+0x9a>
 800e47e:	4621      	mov	r1, r4
 800e480:	4630      	mov	r0, r6
 800e482:	f000 fa09 	bl	800e898 <__smakebuf_r>
 800e486:	89a0      	ldrh	r0, [r4, #12]
 800e488:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e48c:	f010 0301 	ands.w	r3, r0, #1
 800e490:	d00a      	beq.n	800e4a8 <__swsetup_r+0xbc>
 800e492:	2300      	movs	r3, #0
 800e494:	60a3      	str	r3, [r4, #8]
 800e496:	6963      	ldr	r3, [r4, #20]
 800e498:	425b      	negs	r3, r3
 800e49a:	61a3      	str	r3, [r4, #24]
 800e49c:	6923      	ldr	r3, [r4, #16]
 800e49e:	b943      	cbnz	r3, 800e4b2 <__swsetup_r+0xc6>
 800e4a0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e4a4:	d1ba      	bne.n	800e41c <__swsetup_r+0x30>
 800e4a6:	bd70      	pop	{r4, r5, r6, pc}
 800e4a8:	0781      	lsls	r1, r0, #30
 800e4aa:	bf58      	it	pl
 800e4ac:	6963      	ldrpl	r3, [r4, #20]
 800e4ae:	60a3      	str	r3, [r4, #8]
 800e4b0:	e7f4      	b.n	800e49c <__swsetup_r+0xb0>
 800e4b2:	2000      	movs	r0, #0
 800e4b4:	e7f7      	b.n	800e4a6 <__swsetup_r+0xba>
 800e4b6:	bf00      	nop
 800e4b8:	200000a8 	.word	0x200000a8
 800e4bc:	080104b4 	.word	0x080104b4
 800e4c0:	080104d4 	.word	0x080104d4
 800e4c4:	08010494 	.word	0x08010494

0800e4c8 <abort>:
 800e4c8:	b508      	push	{r3, lr}
 800e4ca:	2006      	movs	r0, #6
 800e4cc:	f000 fa54 	bl	800e978 <raise>
 800e4d0:	2001      	movs	r0, #1
 800e4d2:	f7f7 fded 	bl	80060b0 <_exit>
	...

0800e4d8 <__sflush_r>:
 800e4d8:	898a      	ldrh	r2, [r1, #12]
 800e4da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e4de:	4605      	mov	r5, r0
 800e4e0:	0710      	lsls	r0, r2, #28
 800e4e2:	460c      	mov	r4, r1
 800e4e4:	d458      	bmi.n	800e598 <__sflush_r+0xc0>
 800e4e6:	684b      	ldr	r3, [r1, #4]
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	dc05      	bgt.n	800e4f8 <__sflush_r+0x20>
 800e4ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	dc02      	bgt.n	800e4f8 <__sflush_r+0x20>
 800e4f2:	2000      	movs	r0, #0
 800e4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e4f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e4fa:	2e00      	cmp	r6, #0
 800e4fc:	d0f9      	beq.n	800e4f2 <__sflush_r+0x1a>
 800e4fe:	2300      	movs	r3, #0
 800e500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e504:	682f      	ldr	r7, [r5, #0]
 800e506:	602b      	str	r3, [r5, #0]
 800e508:	d032      	beq.n	800e570 <__sflush_r+0x98>
 800e50a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e50c:	89a3      	ldrh	r3, [r4, #12]
 800e50e:	075a      	lsls	r2, r3, #29
 800e510:	d505      	bpl.n	800e51e <__sflush_r+0x46>
 800e512:	6863      	ldr	r3, [r4, #4]
 800e514:	1ac0      	subs	r0, r0, r3
 800e516:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e518:	b10b      	cbz	r3, 800e51e <__sflush_r+0x46>
 800e51a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e51c:	1ac0      	subs	r0, r0, r3
 800e51e:	2300      	movs	r3, #0
 800e520:	4602      	mov	r2, r0
 800e522:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e524:	6a21      	ldr	r1, [r4, #32]
 800e526:	4628      	mov	r0, r5
 800e528:	47b0      	blx	r6
 800e52a:	1c43      	adds	r3, r0, #1
 800e52c:	89a3      	ldrh	r3, [r4, #12]
 800e52e:	d106      	bne.n	800e53e <__sflush_r+0x66>
 800e530:	6829      	ldr	r1, [r5, #0]
 800e532:	291d      	cmp	r1, #29
 800e534:	d82c      	bhi.n	800e590 <__sflush_r+0xb8>
 800e536:	4a2a      	ldr	r2, [pc, #168]	; (800e5e0 <__sflush_r+0x108>)
 800e538:	40ca      	lsrs	r2, r1
 800e53a:	07d6      	lsls	r6, r2, #31
 800e53c:	d528      	bpl.n	800e590 <__sflush_r+0xb8>
 800e53e:	2200      	movs	r2, #0
 800e540:	6062      	str	r2, [r4, #4]
 800e542:	04d9      	lsls	r1, r3, #19
 800e544:	6922      	ldr	r2, [r4, #16]
 800e546:	6022      	str	r2, [r4, #0]
 800e548:	d504      	bpl.n	800e554 <__sflush_r+0x7c>
 800e54a:	1c42      	adds	r2, r0, #1
 800e54c:	d101      	bne.n	800e552 <__sflush_r+0x7a>
 800e54e:	682b      	ldr	r3, [r5, #0]
 800e550:	b903      	cbnz	r3, 800e554 <__sflush_r+0x7c>
 800e552:	6560      	str	r0, [r4, #84]	; 0x54
 800e554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e556:	602f      	str	r7, [r5, #0]
 800e558:	2900      	cmp	r1, #0
 800e55a:	d0ca      	beq.n	800e4f2 <__sflush_r+0x1a>
 800e55c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e560:	4299      	cmp	r1, r3
 800e562:	d002      	beq.n	800e56a <__sflush_r+0x92>
 800e564:	4628      	mov	r0, r5
 800e566:	f7ff faa5 	bl	800dab4 <_free_r>
 800e56a:	2000      	movs	r0, #0
 800e56c:	6360      	str	r0, [r4, #52]	; 0x34
 800e56e:	e7c1      	b.n	800e4f4 <__sflush_r+0x1c>
 800e570:	6a21      	ldr	r1, [r4, #32]
 800e572:	2301      	movs	r3, #1
 800e574:	4628      	mov	r0, r5
 800e576:	47b0      	blx	r6
 800e578:	1c41      	adds	r1, r0, #1
 800e57a:	d1c7      	bne.n	800e50c <__sflush_r+0x34>
 800e57c:	682b      	ldr	r3, [r5, #0]
 800e57e:	2b00      	cmp	r3, #0
 800e580:	d0c4      	beq.n	800e50c <__sflush_r+0x34>
 800e582:	2b1d      	cmp	r3, #29
 800e584:	d001      	beq.n	800e58a <__sflush_r+0xb2>
 800e586:	2b16      	cmp	r3, #22
 800e588:	d101      	bne.n	800e58e <__sflush_r+0xb6>
 800e58a:	602f      	str	r7, [r5, #0]
 800e58c:	e7b1      	b.n	800e4f2 <__sflush_r+0x1a>
 800e58e:	89a3      	ldrh	r3, [r4, #12]
 800e590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e594:	81a3      	strh	r3, [r4, #12]
 800e596:	e7ad      	b.n	800e4f4 <__sflush_r+0x1c>
 800e598:	690f      	ldr	r7, [r1, #16]
 800e59a:	2f00      	cmp	r7, #0
 800e59c:	d0a9      	beq.n	800e4f2 <__sflush_r+0x1a>
 800e59e:	0793      	lsls	r3, r2, #30
 800e5a0:	680e      	ldr	r6, [r1, #0]
 800e5a2:	bf08      	it	eq
 800e5a4:	694b      	ldreq	r3, [r1, #20]
 800e5a6:	600f      	str	r7, [r1, #0]
 800e5a8:	bf18      	it	ne
 800e5aa:	2300      	movne	r3, #0
 800e5ac:	eba6 0807 	sub.w	r8, r6, r7
 800e5b0:	608b      	str	r3, [r1, #8]
 800e5b2:	f1b8 0f00 	cmp.w	r8, #0
 800e5b6:	dd9c      	ble.n	800e4f2 <__sflush_r+0x1a>
 800e5b8:	6a21      	ldr	r1, [r4, #32]
 800e5ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e5bc:	4643      	mov	r3, r8
 800e5be:	463a      	mov	r2, r7
 800e5c0:	4628      	mov	r0, r5
 800e5c2:	47b0      	blx	r6
 800e5c4:	2800      	cmp	r0, #0
 800e5c6:	dc06      	bgt.n	800e5d6 <__sflush_r+0xfe>
 800e5c8:	89a3      	ldrh	r3, [r4, #12]
 800e5ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e5ce:	81a3      	strh	r3, [r4, #12]
 800e5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800e5d4:	e78e      	b.n	800e4f4 <__sflush_r+0x1c>
 800e5d6:	4407      	add	r7, r0
 800e5d8:	eba8 0800 	sub.w	r8, r8, r0
 800e5dc:	e7e9      	b.n	800e5b2 <__sflush_r+0xda>
 800e5de:	bf00      	nop
 800e5e0:	20400001 	.word	0x20400001

0800e5e4 <_fflush_r>:
 800e5e4:	b538      	push	{r3, r4, r5, lr}
 800e5e6:	690b      	ldr	r3, [r1, #16]
 800e5e8:	4605      	mov	r5, r0
 800e5ea:	460c      	mov	r4, r1
 800e5ec:	b913      	cbnz	r3, 800e5f4 <_fflush_r+0x10>
 800e5ee:	2500      	movs	r5, #0
 800e5f0:	4628      	mov	r0, r5
 800e5f2:	bd38      	pop	{r3, r4, r5, pc}
 800e5f4:	b118      	cbz	r0, 800e5fe <_fflush_r+0x1a>
 800e5f6:	6983      	ldr	r3, [r0, #24]
 800e5f8:	b90b      	cbnz	r3, 800e5fe <_fflush_r+0x1a>
 800e5fa:	f000 f887 	bl	800e70c <__sinit>
 800e5fe:	4b14      	ldr	r3, [pc, #80]	; (800e650 <_fflush_r+0x6c>)
 800e600:	429c      	cmp	r4, r3
 800e602:	d11b      	bne.n	800e63c <_fflush_r+0x58>
 800e604:	686c      	ldr	r4, [r5, #4]
 800e606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d0ef      	beq.n	800e5ee <_fflush_r+0xa>
 800e60e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e610:	07d0      	lsls	r0, r2, #31
 800e612:	d404      	bmi.n	800e61e <_fflush_r+0x3a>
 800e614:	0599      	lsls	r1, r3, #22
 800e616:	d402      	bmi.n	800e61e <_fflush_r+0x3a>
 800e618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e61a:	f000 f915 	bl	800e848 <__retarget_lock_acquire_recursive>
 800e61e:	4628      	mov	r0, r5
 800e620:	4621      	mov	r1, r4
 800e622:	f7ff ff59 	bl	800e4d8 <__sflush_r>
 800e626:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e628:	07da      	lsls	r2, r3, #31
 800e62a:	4605      	mov	r5, r0
 800e62c:	d4e0      	bmi.n	800e5f0 <_fflush_r+0xc>
 800e62e:	89a3      	ldrh	r3, [r4, #12]
 800e630:	059b      	lsls	r3, r3, #22
 800e632:	d4dd      	bmi.n	800e5f0 <_fflush_r+0xc>
 800e634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e636:	f000 f908 	bl	800e84a <__retarget_lock_release_recursive>
 800e63a:	e7d9      	b.n	800e5f0 <_fflush_r+0xc>
 800e63c:	4b05      	ldr	r3, [pc, #20]	; (800e654 <_fflush_r+0x70>)
 800e63e:	429c      	cmp	r4, r3
 800e640:	d101      	bne.n	800e646 <_fflush_r+0x62>
 800e642:	68ac      	ldr	r4, [r5, #8]
 800e644:	e7df      	b.n	800e606 <_fflush_r+0x22>
 800e646:	4b04      	ldr	r3, [pc, #16]	; (800e658 <_fflush_r+0x74>)
 800e648:	429c      	cmp	r4, r3
 800e64a:	bf08      	it	eq
 800e64c:	68ec      	ldreq	r4, [r5, #12]
 800e64e:	e7da      	b.n	800e606 <_fflush_r+0x22>
 800e650:	080104b4 	.word	0x080104b4
 800e654:	080104d4 	.word	0x080104d4
 800e658:	08010494 	.word	0x08010494

0800e65c <std>:
 800e65c:	2300      	movs	r3, #0
 800e65e:	b510      	push	{r4, lr}
 800e660:	4604      	mov	r4, r0
 800e662:	e9c0 3300 	strd	r3, r3, [r0]
 800e666:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e66a:	6083      	str	r3, [r0, #8]
 800e66c:	8181      	strh	r1, [r0, #12]
 800e66e:	6643      	str	r3, [r0, #100]	; 0x64
 800e670:	81c2      	strh	r2, [r0, #14]
 800e672:	6183      	str	r3, [r0, #24]
 800e674:	4619      	mov	r1, r3
 800e676:	2208      	movs	r2, #8
 800e678:	305c      	adds	r0, #92	; 0x5c
 800e67a:	f7fd fb59 	bl	800bd30 <memset>
 800e67e:	4b05      	ldr	r3, [pc, #20]	; (800e694 <std+0x38>)
 800e680:	6263      	str	r3, [r4, #36]	; 0x24
 800e682:	4b05      	ldr	r3, [pc, #20]	; (800e698 <std+0x3c>)
 800e684:	62a3      	str	r3, [r4, #40]	; 0x28
 800e686:	4b05      	ldr	r3, [pc, #20]	; (800e69c <std+0x40>)
 800e688:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e68a:	4b05      	ldr	r3, [pc, #20]	; (800e6a0 <std+0x44>)
 800e68c:	6224      	str	r4, [r4, #32]
 800e68e:	6323      	str	r3, [r4, #48]	; 0x30
 800e690:	bd10      	pop	{r4, pc}
 800e692:	bf00      	nop
 800e694:	0800e9b1 	.word	0x0800e9b1
 800e698:	0800e9d3 	.word	0x0800e9d3
 800e69c:	0800ea0b 	.word	0x0800ea0b
 800e6a0:	0800ea2f 	.word	0x0800ea2f

0800e6a4 <_cleanup_r>:
 800e6a4:	4901      	ldr	r1, [pc, #4]	; (800e6ac <_cleanup_r+0x8>)
 800e6a6:	f000 b8af 	b.w	800e808 <_fwalk_reent>
 800e6aa:	bf00      	nop
 800e6ac:	0800e5e5 	.word	0x0800e5e5

0800e6b0 <__sfmoreglue>:
 800e6b0:	b570      	push	{r4, r5, r6, lr}
 800e6b2:	2268      	movs	r2, #104	; 0x68
 800e6b4:	1e4d      	subs	r5, r1, #1
 800e6b6:	4355      	muls	r5, r2
 800e6b8:	460e      	mov	r6, r1
 800e6ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e6be:	f7ff fa65 	bl	800db8c <_malloc_r>
 800e6c2:	4604      	mov	r4, r0
 800e6c4:	b140      	cbz	r0, 800e6d8 <__sfmoreglue+0x28>
 800e6c6:	2100      	movs	r1, #0
 800e6c8:	e9c0 1600 	strd	r1, r6, [r0]
 800e6cc:	300c      	adds	r0, #12
 800e6ce:	60a0      	str	r0, [r4, #8]
 800e6d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e6d4:	f7fd fb2c 	bl	800bd30 <memset>
 800e6d8:	4620      	mov	r0, r4
 800e6da:	bd70      	pop	{r4, r5, r6, pc}

0800e6dc <__sfp_lock_acquire>:
 800e6dc:	4801      	ldr	r0, [pc, #4]	; (800e6e4 <__sfp_lock_acquire+0x8>)
 800e6de:	f000 b8b3 	b.w	800e848 <__retarget_lock_acquire_recursive>
 800e6e2:	bf00      	nop
 800e6e4:	20000b39 	.word	0x20000b39

0800e6e8 <__sfp_lock_release>:
 800e6e8:	4801      	ldr	r0, [pc, #4]	; (800e6f0 <__sfp_lock_release+0x8>)
 800e6ea:	f000 b8ae 	b.w	800e84a <__retarget_lock_release_recursive>
 800e6ee:	bf00      	nop
 800e6f0:	20000b39 	.word	0x20000b39

0800e6f4 <__sinit_lock_acquire>:
 800e6f4:	4801      	ldr	r0, [pc, #4]	; (800e6fc <__sinit_lock_acquire+0x8>)
 800e6f6:	f000 b8a7 	b.w	800e848 <__retarget_lock_acquire_recursive>
 800e6fa:	bf00      	nop
 800e6fc:	20000b3a 	.word	0x20000b3a

0800e700 <__sinit_lock_release>:
 800e700:	4801      	ldr	r0, [pc, #4]	; (800e708 <__sinit_lock_release+0x8>)
 800e702:	f000 b8a2 	b.w	800e84a <__retarget_lock_release_recursive>
 800e706:	bf00      	nop
 800e708:	20000b3a 	.word	0x20000b3a

0800e70c <__sinit>:
 800e70c:	b510      	push	{r4, lr}
 800e70e:	4604      	mov	r4, r0
 800e710:	f7ff fff0 	bl	800e6f4 <__sinit_lock_acquire>
 800e714:	69a3      	ldr	r3, [r4, #24]
 800e716:	b11b      	cbz	r3, 800e720 <__sinit+0x14>
 800e718:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e71c:	f7ff bff0 	b.w	800e700 <__sinit_lock_release>
 800e720:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e724:	6523      	str	r3, [r4, #80]	; 0x50
 800e726:	4b13      	ldr	r3, [pc, #76]	; (800e774 <__sinit+0x68>)
 800e728:	4a13      	ldr	r2, [pc, #76]	; (800e778 <__sinit+0x6c>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	62a2      	str	r2, [r4, #40]	; 0x28
 800e72e:	42a3      	cmp	r3, r4
 800e730:	bf04      	itt	eq
 800e732:	2301      	moveq	r3, #1
 800e734:	61a3      	streq	r3, [r4, #24]
 800e736:	4620      	mov	r0, r4
 800e738:	f000 f820 	bl	800e77c <__sfp>
 800e73c:	6060      	str	r0, [r4, #4]
 800e73e:	4620      	mov	r0, r4
 800e740:	f000 f81c 	bl	800e77c <__sfp>
 800e744:	60a0      	str	r0, [r4, #8]
 800e746:	4620      	mov	r0, r4
 800e748:	f000 f818 	bl	800e77c <__sfp>
 800e74c:	2200      	movs	r2, #0
 800e74e:	60e0      	str	r0, [r4, #12]
 800e750:	2104      	movs	r1, #4
 800e752:	6860      	ldr	r0, [r4, #4]
 800e754:	f7ff ff82 	bl	800e65c <std>
 800e758:	68a0      	ldr	r0, [r4, #8]
 800e75a:	2201      	movs	r2, #1
 800e75c:	2109      	movs	r1, #9
 800e75e:	f7ff ff7d 	bl	800e65c <std>
 800e762:	68e0      	ldr	r0, [r4, #12]
 800e764:	2202      	movs	r2, #2
 800e766:	2112      	movs	r1, #18
 800e768:	f7ff ff78 	bl	800e65c <std>
 800e76c:	2301      	movs	r3, #1
 800e76e:	61a3      	str	r3, [r4, #24]
 800e770:	e7d2      	b.n	800e718 <__sinit+0xc>
 800e772:	bf00      	nop
 800e774:	08010118 	.word	0x08010118
 800e778:	0800e6a5 	.word	0x0800e6a5

0800e77c <__sfp>:
 800e77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e77e:	4607      	mov	r7, r0
 800e780:	f7ff ffac 	bl	800e6dc <__sfp_lock_acquire>
 800e784:	4b1e      	ldr	r3, [pc, #120]	; (800e800 <__sfp+0x84>)
 800e786:	681e      	ldr	r6, [r3, #0]
 800e788:	69b3      	ldr	r3, [r6, #24]
 800e78a:	b913      	cbnz	r3, 800e792 <__sfp+0x16>
 800e78c:	4630      	mov	r0, r6
 800e78e:	f7ff ffbd 	bl	800e70c <__sinit>
 800e792:	3648      	adds	r6, #72	; 0x48
 800e794:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e798:	3b01      	subs	r3, #1
 800e79a:	d503      	bpl.n	800e7a4 <__sfp+0x28>
 800e79c:	6833      	ldr	r3, [r6, #0]
 800e79e:	b30b      	cbz	r3, 800e7e4 <__sfp+0x68>
 800e7a0:	6836      	ldr	r6, [r6, #0]
 800e7a2:	e7f7      	b.n	800e794 <__sfp+0x18>
 800e7a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e7a8:	b9d5      	cbnz	r5, 800e7e0 <__sfp+0x64>
 800e7aa:	4b16      	ldr	r3, [pc, #88]	; (800e804 <__sfp+0x88>)
 800e7ac:	60e3      	str	r3, [r4, #12]
 800e7ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e7b2:	6665      	str	r5, [r4, #100]	; 0x64
 800e7b4:	f000 f847 	bl	800e846 <__retarget_lock_init_recursive>
 800e7b8:	f7ff ff96 	bl	800e6e8 <__sfp_lock_release>
 800e7bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e7c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e7c4:	6025      	str	r5, [r4, #0]
 800e7c6:	61a5      	str	r5, [r4, #24]
 800e7c8:	2208      	movs	r2, #8
 800e7ca:	4629      	mov	r1, r5
 800e7cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e7d0:	f7fd faae 	bl	800bd30 <memset>
 800e7d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e7d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e7dc:	4620      	mov	r0, r4
 800e7de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7e0:	3468      	adds	r4, #104	; 0x68
 800e7e2:	e7d9      	b.n	800e798 <__sfp+0x1c>
 800e7e4:	2104      	movs	r1, #4
 800e7e6:	4638      	mov	r0, r7
 800e7e8:	f7ff ff62 	bl	800e6b0 <__sfmoreglue>
 800e7ec:	4604      	mov	r4, r0
 800e7ee:	6030      	str	r0, [r6, #0]
 800e7f0:	2800      	cmp	r0, #0
 800e7f2:	d1d5      	bne.n	800e7a0 <__sfp+0x24>
 800e7f4:	f7ff ff78 	bl	800e6e8 <__sfp_lock_release>
 800e7f8:	230c      	movs	r3, #12
 800e7fa:	603b      	str	r3, [r7, #0]
 800e7fc:	e7ee      	b.n	800e7dc <__sfp+0x60>
 800e7fe:	bf00      	nop
 800e800:	08010118 	.word	0x08010118
 800e804:	ffff0001 	.word	0xffff0001

0800e808 <_fwalk_reent>:
 800e808:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e80c:	4606      	mov	r6, r0
 800e80e:	4688      	mov	r8, r1
 800e810:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e814:	2700      	movs	r7, #0
 800e816:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e81a:	f1b9 0901 	subs.w	r9, r9, #1
 800e81e:	d505      	bpl.n	800e82c <_fwalk_reent+0x24>
 800e820:	6824      	ldr	r4, [r4, #0]
 800e822:	2c00      	cmp	r4, #0
 800e824:	d1f7      	bne.n	800e816 <_fwalk_reent+0xe>
 800e826:	4638      	mov	r0, r7
 800e828:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e82c:	89ab      	ldrh	r3, [r5, #12]
 800e82e:	2b01      	cmp	r3, #1
 800e830:	d907      	bls.n	800e842 <_fwalk_reent+0x3a>
 800e832:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e836:	3301      	adds	r3, #1
 800e838:	d003      	beq.n	800e842 <_fwalk_reent+0x3a>
 800e83a:	4629      	mov	r1, r5
 800e83c:	4630      	mov	r0, r6
 800e83e:	47c0      	blx	r8
 800e840:	4307      	orrs	r7, r0
 800e842:	3568      	adds	r5, #104	; 0x68
 800e844:	e7e9      	b.n	800e81a <_fwalk_reent+0x12>

0800e846 <__retarget_lock_init_recursive>:
 800e846:	4770      	bx	lr

0800e848 <__retarget_lock_acquire_recursive>:
 800e848:	4770      	bx	lr

0800e84a <__retarget_lock_release_recursive>:
 800e84a:	4770      	bx	lr

0800e84c <__swhatbuf_r>:
 800e84c:	b570      	push	{r4, r5, r6, lr}
 800e84e:	460e      	mov	r6, r1
 800e850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e854:	2900      	cmp	r1, #0
 800e856:	b096      	sub	sp, #88	; 0x58
 800e858:	4614      	mov	r4, r2
 800e85a:	461d      	mov	r5, r3
 800e85c:	da08      	bge.n	800e870 <__swhatbuf_r+0x24>
 800e85e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e862:	2200      	movs	r2, #0
 800e864:	602a      	str	r2, [r5, #0]
 800e866:	061a      	lsls	r2, r3, #24
 800e868:	d410      	bmi.n	800e88c <__swhatbuf_r+0x40>
 800e86a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e86e:	e00e      	b.n	800e88e <__swhatbuf_r+0x42>
 800e870:	466a      	mov	r2, sp
 800e872:	f000 f903 	bl	800ea7c <_fstat_r>
 800e876:	2800      	cmp	r0, #0
 800e878:	dbf1      	blt.n	800e85e <__swhatbuf_r+0x12>
 800e87a:	9a01      	ldr	r2, [sp, #4]
 800e87c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e880:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e884:	425a      	negs	r2, r3
 800e886:	415a      	adcs	r2, r3
 800e888:	602a      	str	r2, [r5, #0]
 800e88a:	e7ee      	b.n	800e86a <__swhatbuf_r+0x1e>
 800e88c:	2340      	movs	r3, #64	; 0x40
 800e88e:	2000      	movs	r0, #0
 800e890:	6023      	str	r3, [r4, #0]
 800e892:	b016      	add	sp, #88	; 0x58
 800e894:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e898 <__smakebuf_r>:
 800e898:	898b      	ldrh	r3, [r1, #12]
 800e89a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e89c:	079d      	lsls	r5, r3, #30
 800e89e:	4606      	mov	r6, r0
 800e8a0:	460c      	mov	r4, r1
 800e8a2:	d507      	bpl.n	800e8b4 <__smakebuf_r+0x1c>
 800e8a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e8a8:	6023      	str	r3, [r4, #0]
 800e8aa:	6123      	str	r3, [r4, #16]
 800e8ac:	2301      	movs	r3, #1
 800e8ae:	6163      	str	r3, [r4, #20]
 800e8b0:	b002      	add	sp, #8
 800e8b2:	bd70      	pop	{r4, r5, r6, pc}
 800e8b4:	ab01      	add	r3, sp, #4
 800e8b6:	466a      	mov	r2, sp
 800e8b8:	f7ff ffc8 	bl	800e84c <__swhatbuf_r>
 800e8bc:	9900      	ldr	r1, [sp, #0]
 800e8be:	4605      	mov	r5, r0
 800e8c0:	4630      	mov	r0, r6
 800e8c2:	f7ff f963 	bl	800db8c <_malloc_r>
 800e8c6:	b948      	cbnz	r0, 800e8dc <__smakebuf_r+0x44>
 800e8c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8cc:	059a      	lsls	r2, r3, #22
 800e8ce:	d4ef      	bmi.n	800e8b0 <__smakebuf_r+0x18>
 800e8d0:	f023 0303 	bic.w	r3, r3, #3
 800e8d4:	f043 0302 	orr.w	r3, r3, #2
 800e8d8:	81a3      	strh	r3, [r4, #12]
 800e8da:	e7e3      	b.n	800e8a4 <__smakebuf_r+0xc>
 800e8dc:	4b0d      	ldr	r3, [pc, #52]	; (800e914 <__smakebuf_r+0x7c>)
 800e8de:	62b3      	str	r3, [r6, #40]	; 0x28
 800e8e0:	89a3      	ldrh	r3, [r4, #12]
 800e8e2:	6020      	str	r0, [r4, #0]
 800e8e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e8e8:	81a3      	strh	r3, [r4, #12]
 800e8ea:	9b00      	ldr	r3, [sp, #0]
 800e8ec:	6163      	str	r3, [r4, #20]
 800e8ee:	9b01      	ldr	r3, [sp, #4]
 800e8f0:	6120      	str	r0, [r4, #16]
 800e8f2:	b15b      	cbz	r3, 800e90c <__smakebuf_r+0x74>
 800e8f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8f8:	4630      	mov	r0, r6
 800e8fa:	f000 f8d1 	bl	800eaa0 <_isatty_r>
 800e8fe:	b128      	cbz	r0, 800e90c <__smakebuf_r+0x74>
 800e900:	89a3      	ldrh	r3, [r4, #12]
 800e902:	f023 0303 	bic.w	r3, r3, #3
 800e906:	f043 0301 	orr.w	r3, r3, #1
 800e90a:	81a3      	strh	r3, [r4, #12]
 800e90c:	89a0      	ldrh	r0, [r4, #12]
 800e90e:	4305      	orrs	r5, r0
 800e910:	81a5      	strh	r5, [r4, #12]
 800e912:	e7cd      	b.n	800e8b0 <__smakebuf_r+0x18>
 800e914:	0800e6a5 	.word	0x0800e6a5

0800e918 <_malloc_usable_size_r>:
 800e918:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e91c:	1f18      	subs	r0, r3, #4
 800e91e:	2b00      	cmp	r3, #0
 800e920:	bfbc      	itt	lt
 800e922:	580b      	ldrlt	r3, [r1, r0]
 800e924:	18c0      	addlt	r0, r0, r3
 800e926:	4770      	bx	lr

0800e928 <_raise_r>:
 800e928:	291f      	cmp	r1, #31
 800e92a:	b538      	push	{r3, r4, r5, lr}
 800e92c:	4604      	mov	r4, r0
 800e92e:	460d      	mov	r5, r1
 800e930:	d904      	bls.n	800e93c <_raise_r+0x14>
 800e932:	2316      	movs	r3, #22
 800e934:	6003      	str	r3, [r0, #0]
 800e936:	f04f 30ff 	mov.w	r0, #4294967295
 800e93a:	bd38      	pop	{r3, r4, r5, pc}
 800e93c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e93e:	b112      	cbz	r2, 800e946 <_raise_r+0x1e>
 800e940:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e944:	b94b      	cbnz	r3, 800e95a <_raise_r+0x32>
 800e946:	4620      	mov	r0, r4
 800e948:	f000 f830 	bl	800e9ac <_getpid_r>
 800e94c:	462a      	mov	r2, r5
 800e94e:	4601      	mov	r1, r0
 800e950:	4620      	mov	r0, r4
 800e952:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e956:	f000 b817 	b.w	800e988 <_kill_r>
 800e95a:	2b01      	cmp	r3, #1
 800e95c:	d00a      	beq.n	800e974 <_raise_r+0x4c>
 800e95e:	1c59      	adds	r1, r3, #1
 800e960:	d103      	bne.n	800e96a <_raise_r+0x42>
 800e962:	2316      	movs	r3, #22
 800e964:	6003      	str	r3, [r0, #0]
 800e966:	2001      	movs	r0, #1
 800e968:	e7e7      	b.n	800e93a <_raise_r+0x12>
 800e96a:	2400      	movs	r4, #0
 800e96c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e970:	4628      	mov	r0, r5
 800e972:	4798      	blx	r3
 800e974:	2000      	movs	r0, #0
 800e976:	e7e0      	b.n	800e93a <_raise_r+0x12>

0800e978 <raise>:
 800e978:	4b02      	ldr	r3, [pc, #8]	; (800e984 <raise+0xc>)
 800e97a:	4601      	mov	r1, r0
 800e97c:	6818      	ldr	r0, [r3, #0]
 800e97e:	f7ff bfd3 	b.w	800e928 <_raise_r>
 800e982:	bf00      	nop
 800e984:	200000a8 	.word	0x200000a8

0800e988 <_kill_r>:
 800e988:	b538      	push	{r3, r4, r5, lr}
 800e98a:	4d07      	ldr	r5, [pc, #28]	; (800e9a8 <_kill_r+0x20>)
 800e98c:	2300      	movs	r3, #0
 800e98e:	4604      	mov	r4, r0
 800e990:	4608      	mov	r0, r1
 800e992:	4611      	mov	r1, r2
 800e994:	602b      	str	r3, [r5, #0]
 800e996:	f7f7 fb7b 	bl	8006090 <_kill>
 800e99a:	1c43      	adds	r3, r0, #1
 800e99c:	d102      	bne.n	800e9a4 <_kill_r+0x1c>
 800e99e:	682b      	ldr	r3, [r5, #0]
 800e9a0:	b103      	cbz	r3, 800e9a4 <_kill_r+0x1c>
 800e9a2:	6023      	str	r3, [r4, #0]
 800e9a4:	bd38      	pop	{r3, r4, r5, pc}
 800e9a6:	bf00      	nop
 800e9a8:	20000b34 	.word	0x20000b34

0800e9ac <_getpid_r>:
 800e9ac:	f7f7 bb68 	b.w	8006080 <_getpid>

0800e9b0 <__sread>:
 800e9b0:	b510      	push	{r4, lr}
 800e9b2:	460c      	mov	r4, r1
 800e9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9b8:	f000 f894 	bl	800eae4 <_read_r>
 800e9bc:	2800      	cmp	r0, #0
 800e9be:	bfab      	itete	ge
 800e9c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e9c2:	89a3      	ldrhlt	r3, [r4, #12]
 800e9c4:	181b      	addge	r3, r3, r0
 800e9c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e9ca:	bfac      	ite	ge
 800e9cc:	6563      	strge	r3, [r4, #84]	; 0x54
 800e9ce:	81a3      	strhlt	r3, [r4, #12]
 800e9d0:	bd10      	pop	{r4, pc}

0800e9d2 <__swrite>:
 800e9d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d6:	461f      	mov	r7, r3
 800e9d8:	898b      	ldrh	r3, [r1, #12]
 800e9da:	05db      	lsls	r3, r3, #23
 800e9dc:	4605      	mov	r5, r0
 800e9de:	460c      	mov	r4, r1
 800e9e0:	4616      	mov	r6, r2
 800e9e2:	d505      	bpl.n	800e9f0 <__swrite+0x1e>
 800e9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9e8:	2302      	movs	r3, #2
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	f000 f868 	bl	800eac0 <_lseek_r>
 800e9f0:	89a3      	ldrh	r3, [r4, #12]
 800e9f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e9fa:	81a3      	strh	r3, [r4, #12]
 800e9fc:	4632      	mov	r2, r6
 800e9fe:	463b      	mov	r3, r7
 800ea00:	4628      	mov	r0, r5
 800ea02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea06:	f000 b817 	b.w	800ea38 <_write_r>

0800ea0a <__sseek>:
 800ea0a:	b510      	push	{r4, lr}
 800ea0c:	460c      	mov	r4, r1
 800ea0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea12:	f000 f855 	bl	800eac0 <_lseek_r>
 800ea16:	1c43      	adds	r3, r0, #1
 800ea18:	89a3      	ldrh	r3, [r4, #12]
 800ea1a:	bf15      	itete	ne
 800ea1c:	6560      	strne	r0, [r4, #84]	; 0x54
 800ea1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ea22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ea26:	81a3      	strheq	r3, [r4, #12]
 800ea28:	bf18      	it	ne
 800ea2a:	81a3      	strhne	r3, [r4, #12]
 800ea2c:	bd10      	pop	{r4, pc}

0800ea2e <__sclose>:
 800ea2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea32:	f000 b813 	b.w	800ea5c <_close_r>
	...

0800ea38 <_write_r>:
 800ea38:	b538      	push	{r3, r4, r5, lr}
 800ea3a:	4d07      	ldr	r5, [pc, #28]	; (800ea58 <_write_r+0x20>)
 800ea3c:	4604      	mov	r4, r0
 800ea3e:	4608      	mov	r0, r1
 800ea40:	4611      	mov	r1, r2
 800ea42:	2200      	movs	r2, #0
 800ea44:	602a      	str	r2, [r5, #0]
 800ea46:	461a      	mov	r2, r3
 800ea48:	f7f7 fb59 	bl	80060fe <_write>
 800ea4c:	1c43      	adds	r3, r0, #1
 800ea4e:	d102      	bne.n	800ea56 <_write_r+0x1e>
 800ea50:	682b      	ldr	r3, [r5, #0]
 800ea52:	b103      	cbz	r3, 800ea56 <_write_r+0x1e>
 800ea54:	6023      	str	r3, [r4, #0]
 800ea56:	bd38      	pop	{r3, r4, r5, pc}
 800ea58:	20000b34 	.word	0x20000b34

0800ea5c <_close_r>:
 800ea5c:	b538      	push	{r3, r4, r5, lr}
 800ea5e:	4d06      	ldr	r5, [pc, #24]	; (800ea78 <_close_r+0x1c>)
 800ea60:	2300      	movs	r3, #0
 800ea62:	4604      	mov	r4, r0
 800ea64:	4608      	mov	r0, r1
 800ea66:	602b      	str	r3, [r5, #0]
 800ea68:	f7f7 fb65 	bl	8006136 <_close>
 800ea6c:	1c43      	adds	r3, r0, #1
 800ea6e:	d102      	bne.n	800ea76 <_close_r+0x1a>
 800ea70:	682b      	ldr	r3, [r5, #0]
 800ea72:	b103      	cbz	r3, 800ea76 <_close_r+0x1a>
 800ea74:	6023      	str	r3, [r4, #0]
 800ea76:	bd38      	pop	{r3, r4, r5, pc}
 800ea78:	20000b34 	.word	0x20000b34

0800ea7c <_fstat_r>:
 800ea7c:	b538      	push	{r3, r4, r5, lr}
 800ea7e:	4d07      	ldr	r5, [pc, #28]	; (800ea9c <_fstat_r+0x20>)
 800ea80:	2300      	movs	r3, #0
 800ea82:	4604      	mov	r4, r0
 800ea84:	4608      	mov	r0, r1
 800ea86:	4611      	mov	r1, r2
 800ea88:	602b      	str	r3, [r5, #0]
 800ea8a:	f7f7 fb60 	bl	800614e <_fstat>
 800ea8e:	1c43      	adds	r3, r0, #1
 800ea90:	d102      	bne.n	800ea98 <_fstat_r+0x1c>
 800ea92:	682b      	ldr	r3, [r5, #0]
 800ea94:	b103      	cbz	r3, 800ea98 <_fstat_r+0x1c>
 800ea96:	6023      	str	r3, [r4, #0]
 800ea98:	bd38      	pop	{r3, r4, r5, pc}
 800ea9a:	bf00      	nop
 800ea9c:	20000b34 	.word	0x20000b34

0800eaa0 <_isatty_r>:
 800eaa0:	b538      	push	{r3, r4, r5, lr}
 800eaa2:	4d06      	ldr	r5, [pc, #24]	; (800eabc <_isatty_r+0x1c>)
 800eaa4:	2300      	movs	r3, #0
 800eaa6:	4604      	mov	r4, r0
 800eaa8:	4608      	mov	r0, r1
 800eaaa:	602b      	str	r3, [r5, #0]
 800eaac:	f7f7 fb5f 	bl	800616e <_isatty>
 800eab0:	1c43      	adds	r3, r0, #1
 800eab2:	d102      	bne.n	800eaba <_isatty_r+0x1a>
 800eab4:	682b      	ldr	r3, [r5, #0]
 800eab6:	b103      	cbz	r3, 800eaba <_isatty_r+0x1a>
 800eab8:	6023      	str	r3, [r4, #0]
 800eaba:	bd38      	pop	{r3, r4, r5, pc}
 800eabc:	20000b34 	.word	0x20000b34

0800eac0 <_lseek_r>:
 800eac0:	b538      	push	{r3, r4, r5, lr}
 800eac2:	4d07      	ldr	r5, [pc, #28]	; (800eae0 <_lseek_r+0x20>)
 800eac4:	4604      	mov	r4, r0
 800eac6:	4608      	mov	r0, r1
 800eac8:	4611      	mov	r1, r2
 800eaca:	2200      	movs	r2, #0
 800eacc:	602a      	str	r2, [r5, #0]
 800eace:	461a      	mov	r2, r3
 800ead0:	f7f7 fb58 	bl	8006184 <_lseek>
 800ead4:	1c43      	adds	r3, r0, #1
 800ead6:	d102      	bne.n	800eade <_lseek_r+0x1e>
 800ead8:	682b      	ldr	r3, [r5, #0]
 800eada:	b103      	cbz	r3, 800eade <_lseek_r+0x1e>
 800eadc:	6023      	str	r3, [r4, #0]
 800eade:	bd38      	pop	{r3, r4, r5, pc}
 800eae0:	20000b34 	.word	0x20000b34

0800eae4 <_read_r>:
 800eae4:	b538      	push	{r3, r4, r5, lr}
 800eae6:	4d07      	ldr	r5, [pc, #28]	; (800eb04 <_read_r+0x20>)
 800eae8:	4604      	mov	r4, r0
 800eaea:	4608      	mov	r0, r1
 800eaec:	4611      	mov	r1, r2
 800eaee:	2200      	movs	r2, #0
 800eaf0:	602a      	str	r2, [r5, #0]
 800eaf2:	461a      	mov	r2, r3
 800eaf4:	f7f7 fae6 	bl	80060c4 <_read>
 800eaf8:	1c43      	adds	r3, r0, #1
 800eafa:	d102      	bne.n	800eb02 <_read_r+0x1e>
 800eafc:	682b      	ldr	r3, [r5, #0]
 800eafe:	b103      	cbz	r3, 800eb02 <_read_r+0x1e>
 800eb00:	6023      	str	r3, [r4, #0]
 800eb02:	bd38      	pop	{r3, r4, r5, pc}
 800eb04:	20000b34 	.word	0x20000b34

0800eb08 <atan>:
 800eb08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb0c:	ec55 4b10 	vmov	r4, r5, d0
 800eb10:	4bc3      	ldr	r3, [pc, #780]	; (800ee20 <atan+0x318>)
 800eb12:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800eb16:	429e      	cmp	r6, r3
 800eb18:	46ab      	mov	fp, r5
 800eb1a:	dd18      	ble.n	800eb4e <atan+0x46>
 800eb1c:	4bc1      	ldr	r3, [pc, #772]	; (800ee24 <atan+0x31c>)
 800eb1e:	429e      	cmp	r6, r3
 800eb20:	dc01      	bgt.n	800eb26 <atan+0x1e>
 800eb22:	d109      	bne.n	800eb38 <atan+0x30>
 800eb24:	b144      	cbz	r4, 800eb38 <atan+0x30>
 800eb26:	4622      	mov	r2, r4
 800eb28:	462b      	mov	r3, r5
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	4629      	mov	r1, r5
 800eb2e:	f7f1 fbcd 	bl	80002cc <__adddf3>
 800eb32:	4604      	mov	r4, r0
 800eb34:	460d      	mov	r5, r1
 800eb36:	e006      	b.n	800eb46 <atan+0x3e>
 800eb38:	f1bb 0f00 	cmp.w	fp, #0
 800eb3c:	f300 8131 	bgt.w	800eda2 <atan+0x29a>
 800eb40:	a59b      	add	r5, pc, #620	; (adr r5, 800edb0 <atan+0x2a8>)
 800eb42:	e9d5 4500 	ldrd	r4, r5, [r5]
 800eb46:	ec45 4b10 	vmov	d0, r4, r5
 800eb4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eb4e:	4bb6      	ldr	r3, [pc, #728]	; (800ee28 <atan+0x320>)
 800eb50:	429e      	cmp	r6, r3
 800eb52:	dc14      	bgt.n	800eb7e <atan+0x76>
 800eb54:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800eb58:	429e      	cmp	r6, r3
 800eb5a:	dc0d      	bgt.n	800eb78 <atan+0x70>
 800eb5c:	a396      	add	r3, pc, #600	; (adr r3, 800edb8 <atan+0x2b0>)
 800eb5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb62:	ee10 0a10 	vmov	r0, s0
 800eb66:	4629      	mov	r1, r5
 800eb68:	f7f1 fbb0 	bl	80002cc <__adddf3>
 800eb6c:	4baf      	ldr	r3, [pc, #700]	; (800ee2c <atan+0x324>)
 800eb6e:	2200      	movs	r2, #0
 800eb70:	f7f1 fff2 	bl	8000b58 <__aeabi_dcmpgt>
 800eb74:	2800      	cmp	r0, #0
 800eb76:	d1e6      	bne.n	800eb46 <atan+0x3e>
 800eb78:	f04f 3aff 	mov.w	sl, #4294967295
 800eb7c:	e02b      	b.n	800ebd6 <atan+0xce>
 800eb7e:	f000 f963 	bl	800ee48 <fabs>
 800eb82:	4bab      	ldr	r3, [pc, #684]	; (800ee30 <atan+0x328>)
 800eb84:	429e      	cmp	r6, r3
 800eb86:	ec55 4b10 	vmov	r4, r5, d0
 800eb8a:	f300 80bf 	bgt.w	800ed0c <atan+0x204>
 800eb8e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800eb92:	429e      	cmp	r6, r3
 800eb94:	f300 80a0 	bgt.w	800ecd8 <atan+0x1d0>
 800eb98:	ee10 2a10 	vmov	r2, s0
 800eb9c:	ee10 0a10 	vmov	r0, s0
 800eba0:	462b      	mov	r3, r5
 800eba2:	4629      	mov	r1, r5
 800eba4:	f7f1 fb92 	bl	80002cc <__adddf3>
 800eba8:	4ba0      	ldr	r3, [pc, #640]	; (800ee2c <atan+0x324>)
 800ebaa:	2200      	movs	r2, #0
 800ebac:	f7f1 fb8c 	bl	80002c8 <__aeabi_dsub>
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	4606      	mov	r6, r0
 800ebb4:	460f      	mov	r7, r1
 800ebb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ebba:	4620      	mov	r0, r4
 800ebbc:	4629      	mov	r1, r5
 800ebbe:	f7f1 fb85 	bl	80002cc <__adddf3>
 800ebc2:	4602      	mov	r2, r0
 800ebc4:	460b      	mov	r3, r1
 800ebc6:	4630      	mov	r0, r6
 800ebc8:	4639      	mov	r1, r7
 800ebca:	f7f1 fe5f 	bl	800088c <__aeabi_ddiv>
 800ebce:	f04f 0a00 	mov.w	sl, #0
 800ebd2:	4604      	mov	r4, r0
 800ebd4:	460d      	mov	r5, r1
 800ebd6:	4622      	mov	r2, r4
 800ebd8:	462b      	mov	r3, r5
 800ebda:	4620      	mov	r0, r4
 800ebdc:	4629      	mov	r1, r5
 800ebde:	f7f1 fd2b 	bl	8000638 <__aeabi_dmul>
 800ebe2:	4602      	mov	r2, r0
 800ebe4:	460b      	mov	r3, r1
 800ebe6:	4680      	mov	r8, r0
 800ebe8:	4689      	mov	r9, r1
 800ebea:	f7f1 fd25 	bl	8000638 <__aeabi_dmul>
 800ebee:	a374      	add	r3, pc, #464	; (adr r3, 800edc0 <atan+0x2b8>)
 800ebf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebf4:	4606      	mov	r6, r0
 800ebf6:	460f      	mov	r7, r1
 800ebf8:	f7f1 fd1e 	bl	8000638 <__aeabi_dmul>
 800ebfc:	a372      	add	r3, pc, #456	; (adr r3, 800edc8 <atan+0x2c0>)
 800ebfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec02:	f7f1 fb63 	bl	80002cc <__adddf3>
 800ec06:	4632      	mov	r2, r6
 800ec08:	463b      	mov	r3, r7
 800ec0a:	f7f1 fd15 	bl	8000638 <__aeabi_dmul>
 800ec0e:	a370      	add	r3, pc, #448	; (adr r3, 800edd0 <atan+0x2c8>)
 800ec10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec14:	f7f1 fb5a 	bl	80002cc <__adddf3>
 800ec18:	4632      	mov	r2, r6
 800ec1a:	463b      	mov	r3, r7
 800ec1c:	f7f1 fd0c 	bl	8000638 <__aeabi_dmul>
 800ec20:	a36d      	add	r3, pc, #436	; (adr r3, 800edd8 <atan+0x2d0>)
 800ec22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec26:	f7f1 fb51 	bl	80002cc <__adddf3>
 800ec2a:	4632      	mov	r2, r6
 800ec2c:	463b      	mov	r3, r7
 800ec2e:	f7f1 fd03 	bl	8000638 <__aeabi_dmul>
 800ec32:	a36b      	add	r3, pc, #428	; (adr r3, 800ede0 <atan+0x2d8>)
 800ec34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec38:	f7f1 fb48 	bl	80002cc <__adddf3>
 800ec3c:	4632      	mov	r2, r6
 800ec3e:	463b      	mov	r3, r7
 800ec40:	f7f1 fcfa 	bl	8000638 <__aeabi_dmul>
 800ec44:	a368      	add	r3, pc, #416	; (adr r3, 800ede8 <atan+0x2e0>)
 800ec46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec4a:	f7f1 fb3f 	bl	80002cc <__adddf3>
 800ec4e:	4642      	mov	r2, r8
 800ec50:	464b      	mov	r3, r9
 800ec52:	f7f1 fcf1 	bl	8000638 <__aeabi_dmul>
 800ec56:	a366      	add	r3, pc, #408	; (adr r3, 800edf0 <atan+0x2e8>)
 800ec58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec5c:	4680      	mov	r8, r0
 800ec5e:	4689      	mov	r9, r1
 800ec60:	4630      	mov	r0, r6
 800ec62:	4639      	mov	r1, r7
 800ec64:	f7f1 fce8 	bl	8000638 <__aeabi_dmul>
 800ec68:	a363      	add	r3, pc, #396	; (adr r3, 800edf8 <atan+0x2f0>)
 800ec6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec6e:	f7f1 fb2b 	bl	80002c8 <__aeabi_dsub>
 800ec72:	4632      	mov	r2, r6
 800ec74:	463b      	mov	r3, r7
 800ec76:	f7f1 fcdf 	bl	8000638 <__aeabi_dmul>
 800ec7a:	a361      	add	r3, pc, #388	; (adr r3, 800ee00 <atan+0x2f8>)
 800ec7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec80:	f7f1 fb22 	bl	80002c8 <__aeabi_dsub>
 800ec84:	4632      	mov	r2, r6
 800ec86:	463b      	mov	r3, r7
 800ec88:	f7f1 fcd6 	bl	8000638 <__aeabi_dmul>
 800ec8c:	a35e      	add	r3, pc, #376	; (adr r3, 800ee08 <atan+0x300>)
 800ec8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec92:	f7f1 fb19 	bl	80002c8 <__aeabi_dsub>
 800ec96:	4632      	mov	r2, r6
 800ec98:	463b      	mov	r3, r7
 800ec9a:	f7f1 fccd 	bl	8000638 <__aeabi_dmul>
 800ec9e:	a35c      	add	r3, pc, #368	; (adr r3, 800ee10 <atan+0x308>)
 800eca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca4:	f7f1 fb10 	bl	80002c8 <__aeabi_dsub>
 800eca8:	4632      	mov	r2, r6
 800ecaa:	463b      	mov	r3, r7
 800ecac:	f7f1 fcc4 	bl	8000638 <__aeabi_dmul>
 800ecb0:	4602      	mov	r2, r0
 800ecb2:	460b      	mov	r3, r1
 800ecb4:	4640      	mov	r0, r8
 800ecb6:	4649      	mov	r1, r9
 800ecb8:	f7f1 fb08 	bl	80002cc <__adddf3>
 800ecbc:	4622      	mov	r2, r4
 800ecbe:	462b      	mov	r3, r5
 800ecc0:	f7f1 fcba 	bl	8000638 <__aeabi_dmul>
 800ecc4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ecc8:	4602      	mov	r2, r0
 800ecca:	460b      	mov	r3, r1
 800eccc:	d14b      	bne.n	800ed66 <atan+0x25e>
 800ecce:	4620      	mov	r0, r4
 800ecd0:	4629      	mov	r1, r5
 800ecd2:	f7f1 faf9 	bl	80002c8 <__aeabi_dsub>
 800ecd6:	e72c      	b.n	800eb32 <atan+0x2a>
 800ecd8:	ee10 0a10 	vmov	r0, s0
 800ecdc:	4b53      	ldr	r3, [pc, #332]	; (800ee2c <atan+0x324>)
 800ecde:	2200      	movs	r2, #0
 800ece0:	4629      	mov	r1, r5
 800ece2:	f7f1 faf1 	bl	80002c8 <__aeabi_dsub>
 800ece6:	4b51      	ldr	r3, [pc, #324]	; (800ee2c <atan+0x324>)
 800ece8:	4606      	mov	r6, r0
 800ecea:	460f      	mov	r7, r1
 800ecec:	2200      	movs	r2, #0
 800ecee:	4620      	mov	r0, r4
 800ecf0:	4629      	mov	r1, r5
 800ecf2:	f7f1 faeb 	bl	80002cc <__adddf3>
 800ecf6:	4602      	mov	r2, r0
 800ecf8:	460b      	mov	r3, r1
 800ecfa:	4630      	mov	r0, r6
 800ecfc:	4639      	mov	r1, r7
 800ecfe:	f7f1 fdc5 	bl	800088c <__aeabi_ddiv>
 800ed02:	f04f 0a01 	mov.w	sl, #1
 800ed06:	4604      	mov	r4, r0
 800ed08:	460d      	mov	r5, r1
 800ed0a:	e764      	b.n	800ebd6 <atan+0xce>
 800ed0c:	4b49      	ldr	r3, [pc, #292]	; (800ee34 <atan+0x32c>)
 800ed0e:	429e      	cmp	r6, r3
 800ed10:	da1d      	bge.n	800ed4e <atan+0x246>
 800ed12:	ee10 0a10 	vmov	r0, s0
 800ed16:	4b48      	ldr	r3, [pc, #288]	; (800ee38 <atan+0x330>)
 800ed18:	2200      	movs	r2, #0
 800ed1a:	4629      	mov	r1, r5
 800ed1c:	f7f1 fad4 	bl	80002c8 <__aeabi_dsub>
 800ed20:	4b45      	ldr	r3, [pc, #276]	; (800ee38 <atan+0x330>)
 800ed22:	4606      	mov	r6, r0
 800ed24:	460f      	mov	r7, r1
 800ed26:	2200      	movs	r2, #0
 800ed28:	4620      	mov	r0, r4
 800ed2a:	4629      	mov	r1, r5
 800ed2c:	f7f1 fc84 	bl	8000638 <__aeabi_dmul>
 800ed30:	4b3e      	ldr	r3, [pc, #248]	; (800ee2c <atan+0x324>)
 800ed32:	2200      	movs	r2, #0
 800ed34:	f7f1 faca 	bl	80002cc <__adddf3>
 800ed38:	4602      	mov	r2, r0
 800ed3a:	460b      	mov	r3, r1
 800ed3c:	4630      	mov	r0, r6
 800ed3e:	4639      	mov	r1, r7
 800ed40:	f7f1 fda4 	bl	800088c <__aeabi_ddiv>
 800ed44:	f04f 0a02 	mov.w	sl, #2
 800ed48:	4604      	mov	r4, r0
 800ed4a:	460d      	mov	r5, r1
 800ed4c:	e743      	b.n	800ebd6 <atan+0xce>
 800ed4e:	462b      	mov	r3, r5
 800ed50:	ee10 2a10 	vmov	r2, s0
 800ed54:	4939      	ldr	r1, [pc, #228]	; (800ee3c <atan+0x334>)
 800ed56:	2000      	movs	r0, #0
 800ed58:	f7f1 fd98 	bl	800088c <__aeabi_ddiv>
 800ed5c:	f04f 0a03 	mov.w	sl, #3
 800ed60:	4604      	mov	r4, r0
 800ed62:	460d      	mov	r5, r1
 800ed64:	e737      	b.n	800ebd6 <atan+0xce>
 800ed66:	4b36      	ldr	r3, [pc, #216]	; (800ee40 <atan+0x338>)
 800ed68:	4e36      	ldr	r6, [pc, #216]	; (800ee44 <atan+0x33c>)
 800ed6a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ed6e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ed72:	e9da 2300 	ldrd	r2, r3, [sl]
 800ed76:	f7f1 faa7 	bl	80002c8 <__aeabi_dsub>
 800ed7a:	4622      	mov	r2, r4
 800ed7c:	462b      	mov	r3, r5
 800ed7e:	f7f1 faa3 	bl	80002c8 <__aeabi_dsub>
 800ed82:	4602      	mov	r2, r0
 800ed84:	460b      	mov	r3, r1
 800ed86:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ed8a:	f7f1 fa9d 	bl	80002c8 <__aeabi_dsub>
 800ed8e:	f1bb 0f00 	cmp.w	fp, #0
 800ed92:	4604      	mov	r4, r0
 800ed94:	460d      	mov	r5, r1
 800ed96:	f6bf aed6 	bge.w	800eb46 <atan+0x3e>
 800ed9a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ed9e:	461d      	mov	r5, r3
 800eda0:	e6d1      	b.n	800eb46 <atan+0x3e>
 800eda2:	a51d      	add	r5, pc, #116	; (adr r5, 800ee18 <atan+0x310>)
 800eda4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800eda8:	e6cd      	b.n	800eb46 <atan+0x3e>
 800edaa:	bf00      	nop
 800edac:	f3af 8000 	nop.w
 800edb0:	54442d18 	.word	0x54442d18
 800edb4:	bff921fb 	.word	0xbff921fb
 800edb8:	8800759c 	.word	0x8800759c
 800edbc:	7e37e43c 	.word	0x7e37e43c
 800edc0:	e322da11 	.word	0xe322da11
 800edc4:	3f90ad3a 	.word	0x3f90ad3a
 800edc8:	24760deb 	.word	0x24760deb
 800edcc:	3fa97b4b 	.word	0x3fa97b4b
 800edd0:	a0d03d51 	.word	0xa0d03d51
 800edd4:	3fb10d66 	.word	0x3fb10d66
 800edd8:	c54c206e 	.word	0xc54c206e
 800eddc:	3fb745cd 	.word	0x3fb745cd
 800ede0:	920083ff 	.word	0x920083ff
 800ede4:	3fc24924 	.word	0x3fc24924
 800ede8:	5555550d 	.word	0x5555550d
 800edec:	3fd55555 	.word	0x3fd55555
 800edf0:	2c6a6c2f 	.word	0x2c6a6c2f
 800edf4:	bfa2b444 	.word	0xbfa2b444
 800edf8:	52defd9a 	.word	0x52defd9a
 800edfc:	3fadde2d 	.word	0x3fadde2d
 800ee00:	af749a6d 	.word	0xaf749a6d
 800ee04:	3fb3b0f2 	.word	0x3fb3b0f2
 800ee08:	fe231671 	.word	0xfe231671
 800ee0c:	3fbc71c6 	.word	0x3fbc71c6
 800ee10:	9998ebc4 	.word	0x9998ebc4
 800ee14:	3fc99999 	.word	0x3fc99999
 800ee18:	54442d18 	.word	0x54442d18
 800ee1c:	3ff921fb 	.word	0x3ff921fb
 800ee20:	440fffff 	.word	0x440fffff
 800ee24:	7ff00000 	.word	0x7ff00000
 800ee28:	3fdbffff 	.word	0x3fdbffff
 800ee2c:	3ff00000 	.word	0x3ff00000
 800ee30:	3ff2ffff 	.word	0x3ff2ffff
 800ee34:	40038000 	.word	0x40038000
 800ee38:	3ff80000 	.word	0x3ff80000
 800ee3c:	bff00000 	.word	0xbff00000
 800ee40:	08010518 	.word	0x08010518
 800ee44:	080104f8 	.word	0x080104f8

0800ee48 <fabs>:
 800ee48:	ec51 0b10 	vmov	r0, r1, d0
 800ee4c:	ee10 2a10 	vmov	r2, s0
 800ee50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee54:	ec43 2b10 	vmov	d0, r2, r3
 800ee58:	4770      	bx	lr
 800ee5a:	0000      	movs	r0, r0
 800ee5c:	0000      	movs	r0, r0
	...

0800ee60 <tan>:
 800ee60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee62:	ec53 2b10 	vmov	r2, r3, d0
 800ee66:	4816      	ldr	r0, [pc, #88]	; (800eec0 <tan+0x60>)
 800ee68:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ee6c:	4281      	cmp	r1, r0
 800ee6e:	dc07      	bgt.n	800ee80 <tan+0x20>
 800ee70:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800eeb8 <tan+0x58>
 800ee74:	2001      	movs	r0, #1
 800ee76:	b005      	add	sp, #20
 800ee78:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee7c:	f000 bd80 	b.w	800f980 <__kernel_tan>
 800ee80:	4810      	ldr	r0, [pc, #64]	; (800eec4 <tan+0x64>)
 800ee82:	4281      	cmp	r1, r0
 800ee84:	dd09      	ble.n	800ee9a <tan+0x3a>
 800ee86:	ee10 0a10 	vmov	r0, s0
 800ee8a:	4619      	mov	r1, r3
 800ee8c:	f7f1 fa1c 	bl	80002c8 <__aeabi_dsub>
 800ee90:	ec41 0b10 	vmov	d0, r0, r1
 800ee94:	b005      	add	sp, #20
 800ee96:	f85d fb04 	ldr.w	pc, [sp], #4
 800ee9a:	4668      	mov	r0, sp
 800ee9c:	f000 f814 	bl	800eec8 <__ieee754_rem_pio2>
 800eea0:	0040      	lsls	r0, r0, #1
 800eea2:	f000 0002 	and.w	r0, r0, #2
 800eea6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eeaa:	ed9d 0b00 	vldr	d0, [sp]
 800eeae:	f1c0 0001 	rsb	r0, r0, #1
 800eeb2:	f000 fd65 	bl	800f980 <__kernel_tan>
 800eeb6:	e7ed      	b.n	800ee94 <tan+0x34>
	...
 800eec0:	3fe921fb 	.word	0x3fe921fb
 800eec4:	7fefffff 	.word	0x7fefffff

0800eec8 <__ieee754_rem_pio2>:
 800eec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eecc:	ed2d 8b02 	vpush	{d8}
 800eed0:	ec55 4b10 	vmov	r4, r5, d0
 800eed4:	4bca      	ldr	r3, [pc, #808]	; (800f200 <__ieee754_rem_pio2+0x338>)
 800eed6:	b08b      	sub	sp, #44	; 0x2c
 800eed8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800eedc:	4598      	cmp	r8, r3
 800eede:	4682      	mov	sl, r0
 800eee0:	9502      	str	r5, [sp, #8]
 800eee2:	dc08      	bgt.n	800eef6 <__ieee754_rem_pio2+0x2e>
 800eee4:	2200      	movs	r2, #0
 800eee6:	2300      	movs	r3, #0
 800eee8:	ed80 0b00 	vstr	d0, [r0]
 800eeec:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800eef0:	f04f 0b00 	mov.w	fp, #0
 800eef4:	e028      	b.n	800ef48 <__ieee754_rem_pio2+0x80>
 800eef6:	4bc3      	ldr	r3, [pc, #780]	; (800f204 <__ieee754_rem_pio2+0x33c>)
 800eef8:	4598      	cmp	r8, r3
 800eefa:	dc78      	bgt.n	800efee <__ieee754_rem_pio2+0x126>
 800eefc:	9b02      	ldr	r3, [sp, #8]
 800eefe:	4ec2      	ldr	r6, [pc, #776]	; (800f208 <__ieee754_rem_pio2+0x340>)
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	ee10 0a10 	vmov	r0, s0
 800ef06:	a3b0      	add	r3, pc, #704	; (adr r3, 800f1c8 <__ieee754_rem_pio2+0x300>)
 800ef08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef0c:	4629      	mov	r1, r5
 800ef0e:	dd39      	ble.n	800ef84 <__ieee754_rem_pio2+0xbc>
 800ef10:	f7f1 f9da 	bl	80002c8 <__aeabi_dsub>
 800ef14:	45b0      	cmp	r8, r6
 800ef16:	4604      	mov	r4, r0
 800ef18:	460d      	mov	r5, r1
 800ef1a:	d01b      	beq.n	800ef54 <__ieee754_rem_pio2+0x8c>
 800ef1c:	a3ac      	add	r3, pc, #688	; (adr r3, 800f1d0 <__ieee754_rem_pio2+0x308>)
 800ef1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef22:	f7f1 f9d1 	bl	80002c8 <__aeabi_dsub>
 800ef26:	4602      	mov	r2, r0
 800ef28:	460b      	mov	r3, r1
 800ef2a:	e9ca 2300 	strd	r2, r3, [sl]
 800ef2e:	4620      	mov	r0, r4
 800ef30:	4629      	mov	r1, r5
 800ef32:	f7f1 f9c9 	bl	80002c8 <__aeabi_dsub>
 800ef36:	a3a6      	add	r3, pc, #664	; (adr r3, 800f1d0 <__ieee754_rem_pio2+0x308>)
 800ef38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef3c:	f7f1 f9c4 	bl	80002c8 <__aeabi_dsub>
 800ef40:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ef44:	f04f 0b01 	mov.w	fp, #1
 800ef48:	4658      	mov	r0, fp
 800ef4a:	b00b      	add	sp, #44	; 0x2c
 800ef4c:	ecbd 8b02 	vpop	{d8}
 800ef50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef54:	a3a0      	add	r3, pc, #640	; (adr r3, 800f1d8 <__ieee754_rem_pio2+0x310>)
 800ef56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5a:	f7f1 f9b5 	bl	80002c8 <__aeabi_dsub>
 800ef5e:	a3a0      	add	r3, pc, #640	; (adr r3, 800f1e0 <__ieee754_rem_pio2+0x318>)
 800ef60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef64:	4604      	mov	r4, r0
 800ef66:	460d      	mov	r5, r1
 800ef68:	f7f1 f9ae 	bl	80002c8 <__aeabi_dsub>
 800ef6c:	4602      	mov	r2, r0
 800ef6e:	460b      	mov	r3, r1
 800ef70:	e9ca 2300 	strd	r2, r3, [sl]
 800ef74:	4620      	mov	r0, r4
 800ef76:	4629      	mov	r1, r5
 800ef78:	f7f1 f9a6 	bl	80002c8 <__aeabi_dsub>
 800ef7c:	a398      	add	r3, pc, #608	; (adr r3, 800f1e0 <__ieee754_rem_pio2+0x318>)
 800ef7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef82:	e7db      	b.n	800ef3c <__ieee754_rem_pio2+0x74>
 800ef84:	f7f1 f9a2 	bl	80002cc <__adddf3>
 800ef88:	45b0      	cmp	r8, r6
 800ef8a:	4604      	mov	r4, r0
 800ef8c:	460d      	mov	r5, r1
 800ef8e:	d016      	beq.n	800efbe <__ieee754_rem_pio2+0xf6>
 800ef90:	a38f      	add	r3, pc, #572	; (adr r3, 800f1d0 <__ieee754_rem_pio2+0x308>)
 800ef92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef96:	f7f1 f999 	bl	80002cc <__adddf3>
 800ef9a:	4602      	mov	r2, r0
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	e9ca 2300 	strd	r2, r3, [sl]
 800efa2:	4620      	mov	r0, r4
 800efa4:	4629      	mov	r1, r5
 800efa6:	f7f1 f98f 	bl	80002c8 <__aeabi_dsub>
 800efaa:	a389      	add	r3, pc, #548	; (adr r3, 800f1d0 <__ieee754_rem_pio2+0x308>)
 800efac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb0:	f7f1 f98c 	bl	80002cc <__adddf3>
 800efb4:	f04f 3bff 	mov.w	fp, #4294967295
 800efb8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800efbc:	e7c4      	b.n	800ef48 <__ieee754_rem_pio2+0x80>
 800efbe:	a386      	add	r3, pc, #536	; (adr r3, 800f1d8 <__ieee754_rem_pio2+0x310>)
 800efc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efc4:	f7f1 f982 	bl	80002cc <__adddf3>
 800efc8:	a385      	add	r3, pc, #532	; (adr r3, 800f1e0 <__ieee754_rem_pio2+0x318>)
 800efca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efce:	4604      	mov	r4, r0
 800efd0:	460d      	mov	r5, r1
 800efd2:	f7f1 f97b 	bl	80002cc <__adddf3>
 800efd6:	4602      	mov	r2, r0
 800efd8:	460b      	mov	r3, r1
 800efda:	e9ca 2300 	strd	r2, r3, [sl]
 800efde:	4620      	mov	r0, r4
 800efe0:	4629      	mov	r1, r5
 800efe2:	f7f1 f971 	bl	80002c8 <__aeabi_dsub>
 800efe6:	a37e      	add	r3, pc, #504	; (adr r3, 800f1e0 <__ieee754_rem_pio2+0x318>)
 800efe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efec:	e7e0      	b.n	800efb0 <__ieee754_rem_pio2+0xe8>
 800efee:	4b87      	ldr	r3, [pc, #540]	; (800f20c <__ieee754_rem_pio2+0x344>)
 800eff0:	4598      	cmp	r8, r3
 800eff2:	f300 80d9 	bgt.w	800f1a8 <__ieee754_rem_pio2+0x2e0>
 800eff6:	f7ff ff27 	bl	800ee48 <fabs>
 800effa:	ec55 4b10 	vmov	r4, r5, d0
 800effe:	ee10 0a10 	vmov	r0, s0
 800f002:	a379      	add	r3, pc, #484	; (adr r3, 800f1e8 <__ieee754_rem_pio2+0x320>)
 800f004:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f008:	4629      	mov	r1, r5
 800f00a:	f7f1 fb15 	bl	8000638 <__aeabi_dmul>
 800f00e:	4b80      	ldr	r3, [pc, #512]	; (800f210 <__ieee754_rem_pio2+0x348>)
 800f010:	2200      	movs	r2, #0
 800f012:	f7f1 f95b 	bl	80002cc <__adddf3>
 800f016:	f7f1 fdbf 	bl	8000b98 <__aeabi_d2iz>
 800f01a:	4683      	mov	fp, r0
 800f01c:	f7f1 faa2 	bl	8000564 <__aeabi_i2d>
 800f020:	4602      	mov	r2, r0
 800f022:	460b      	mov	r3, r1
 800f024:	ec43 2b18 	vmov	d8, r2, r3
 800f028:	a367      	add	r3, pc, #412	; (adr r3, 800f1c8 <__ieee754_rem_pio2+0x300>)
 800f02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f02e:	f7f1 fb03 	bl	8000638 <__aeabi_dmul>
 800f032:	4602      	mov	r2, r0
 800f034:	460b      	mov	r3, r1
 800f036:	4620      	mov	r0, r4
 800f038:	4629      	mov	r1, r5
 800f03a:	f7f1 f945 	bl	80002c8 <__aeabi_dsub>
 800f03e:	a364      	add	r3, pc, #400	; (adr r3, 800f1d0 <__ieee754_rem_pio2+0x308>)
 800f040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f044:	4606      	mov	r6, r0
 800f046:	460f      	mov	r7, r1
 800f048:	ec51 0b18 	vmov	r0, r1, d8
 800f04c:	f7f1 faf4 	bl	8000638 <__aeabi_dmul>
 800f050:	f1bb 0f1f 	cmp.w	fp, #31
 800f054:	4604      	mov	r4, r0
 800f056:	460d      	mov	r5, r1
 800f058:	dc0d      	bgt.n	800f076 <__ieee754_rem_pio2+0x1ae>
 800f05a:	4b6e      	ldr	r3, [pc, #440]	; (800f214 <__ieee754_rem_pio2+0x34c>)
 800f05c:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f060:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f064:	4543      	cmp	r3, r8
 800f066:	d006      	beq.n	800f076 <__ieee754_rem_pio2+0x1ae>
 800f068:	4622      	mov	r2, r4
 800f06a:	462b      	mov	r3, r5
 800f06c:	4630      	mov	r0, r6
 800f06e:	4639      	mov	r1, r7
 800f070:	f7f1 f92a 	bl	80002c8 <__aeabi_dsub>
 800f074:	e00f      	b.n	800f096 <__ieee754_rem_pio2+0x1ce>
 800f076:	462b      	mov	r3, r5
 800f078:	4622      	mov	r2, r4
 800f07a:	4630      	mov	r0, r6
 800f07c:	4639      	mov	r1, r7
 800f07e:	f7f1 f923 	bl	80002c8 <__aeabi_dsub>
 800f082:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f086:	9303      	str	r3, [sp, #12]
 800f088:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f08c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f090:	f1b8 0f10 	cmp.w	r8, #16
 800f094:	dc02      	bgt.n	800f09c <__ieee754_rem_pio2+0x1d4>
 800f096:	e9ca 0100 	strd	r0, r1, [sl]
 800f09a:	e039      	b.n	800f110 <__ieee754_rem_pio2+0x248>
 800f09c:	a34e      	add	r3, pc, #312	; (adr r3, 800f1d8 <__ieee754_rem_pio2+0x310>)
 800f09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a2:	ec51 0b18 	vmov	r0, r1, d8
 800f0a6:	f7f1 fac7 	bl	8000638 <__aeabi_dmul>
 800f0aa:	4604      	mov	r4, r0
 800f0ac:	460d      	mov	r5, r1
 800f0ae:	4602      	mov	r2, r0
 800f0b0:	460b      	mov	r3, r1
 800f0b2:	4630      	mov	r0, r6
 800f0b4:	4639      	mov	r1, r7
 800f0b6:	f7f1 f907 	bl	80002c8 <__aeabi_dsub>
 800f0ba:	4602      	mov	r2, r0
 800f0bc:	460b      	mov	r3, r1
 800f0be:	4680      	mov	r8, r0
 800f0c0:	4689      	mov	r9, r1
 800f0c2:	4630      	mov	r0, r6
 800f0c4:	4639      	mov	r1, r7
 800f0c6:	f7f1 f8ff 	bl	80002c8 <__aeabi_dsub>
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	462b      	mov	r3, r5
 800f0ce:	f7f1 f8fb 	bl	80002c8 <__aeabi_dsub>
 800f0d2:	a343      	add	r3, pc, #268	; (adr r3, 800f1e0 <__ieee754_rem_pio2+0x318>)
 800f0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d8:	4604      	mov	r4, r0
 800f0da:	460d      	mov	r5, r1
 800f0dc:	ec51 0b18 	vmov	r0, r1, d8
 800f0e0:	f7f1 faaa 	bl	8000638 <__aeabi_dmul>
 800f0e4:	4622      	mov	r2, r4
 800f0e6:	462b      	mov	r3, r5
 800f0e8:	f7f1 f8ee 	bl	80002c8 <__aeabi_dsub>
 800f0ec:	4602      	mov	r2, r0
 800f0ee:	460b      	mov	r3, r1
 800f0f0:	4604      	mov	r4, r0
 800f0f2:	460d      	mov	r5, r1
 800f0f4:	4640      	mov	r0, r8
 800f0f6:	4649      	mov	r1, r9
 800f0f8:	f7f1 f8e6 	bl	80002c8 <__aeabi_dsub>
 800f0fc:	9a03      	ldr	r2, [sp, #12]
 800f0fe:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f102:	1ad3      	subs	r3, r2, r3
 800f104:	2b31      	cmp	r3, #49	; 0x31
 800f106:	dc24      	bgt.n	800f152 <__ieee754_rem_pio2+0x28a>
 800f108:	e9ca 0100 	strd	r0, r1, [sl]
 800f10c:	4646      	mov	r6, r8
 800f10e:	464f      	mov	r7, r9
 800f110:	e9da 8900 	ldrd	r8, r9, [sl]
 800f114:	4630      	mov	r0, r6
 800f116:	4642      	mov	r2, r8
 800f118:	464b      	mov	r3, r9
 800f11a:	4639      	mov	r1, r7
 800f11c:	f7f1 f8d4 	bl	80002c8 <__aeabi_dsub>
 800f120:	462b      	mov	r3, r5
 800f122:	4622      	mov	r2, r4
 800f124:	f7f1 f8d0 	bl	80002c8 <__aeabi_dsub>
 800f128:	9b02      	ldr	r3, [sp, #8]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f130:	f6bf af0a 	bge.w	800ef48 <__ieee754_rem_pio2+0x80>
 800f134:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f138:	f8ca 3004 	str.w	r3, [sl, #4]
 800f13c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f140:	f8ca 8000 	str.w	r8, [sl]
 800f144:	f8ca 0008 	str.w	r0, [sl, #8]
 800f148:	f8ca 300c 	str.w	r3, [sl, #12]
 800f14c:	f1cb 0b00 	rsb	fp, fp, #0
 800f150:	e6fa      	b.n	800ef48 <__ieee754_rem_pio2+0x80>
 800f152:	a327      	add	r3, pc, #156	; (adr r3, 800f1f0 <__ieee754_rem_pio2+0x328>)
 800f154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f158:	ec51 0b18 	vmov	r0, r1, d8
 800f15c:	f7f1 fa6c 	bl	8000638 <__aeabi_dmul>
 800f160:	4604      	mov	r4, r0
 800f162:	460d      	mov	r5, r1
 800f164:	4602      	mov	r2, r0
 800f166:	460b      	mov	r3, r1
 800f168:	4640      	mov	r0, r8
 800f16a:	4649      	mov	r1, r9
 800f16c:	f7f1 f8ac 	bl	80002c8 <__aeabi_dsub>
 800f170:	4602      	mov	r2, r0
 800f172:	460b      	mov	r3, r1
 800f174:	4606      	mov	r6, r0
 800f176:	460f      	mov	r7, r1
 800f178:	4640      	mov	r0, r8
 800f17a:	4649      	mov	r1, r9
 800f17c:	f7f1 f8a4 	bl	80002c8 <__aeabi_dsub>
 800f180:	4622      	mov	r2, r4
 800f182:	462b      	mov	r3, r5
 800f184:	f7f1 f8a0 	bl	80002c8 <__aeabi_dsub>
 800f188:	a31b      	add	r3, pc, #108	; (adr r3, 800f1f8 <__ieee754_rem_pio2+0x330>)
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	4604      	mov	r4, r0
 800f190:	460d      	mov	r5, r1
 800f192:	ec51 0b18 	vmov	r0, r1, d8
 800f196:	f7f1 fa4f 	bl	8000638 <__aeabi_dmul>
 800f19a:	4622      	mov	r2, r4
 800f19c:	462b      	mov	r3, r5
 800f19e:	f7f1 f893 	bl	80002c8 <__aeabi_dsub>
 800f1a2:	4604      	mov	r4, r0
 800f1a4:	460d      	mov	r5, r1
 800f1a6:	e75f      	b.n	800f068 <__ieee754_rem_pio2+0x1a0>
 800f1a8:	4b1b      	ldr	r3, [pc, #108]	; (800f218 <__ieee754_rem_pio2+0x350>)
 800f1aa:	4598      	cmp	r8, r3
 800f1ac:	dd36      	ble.n	800f21c <__ieee754_rem_pio2+0x354>
 800f1ae:	ee10 2a10 	vmov	r2, s0
 800f1b2:	462b      	mov	r3, r5
 800f1b4:	4620      	mov	r0, r4
 800f1b6:	4629      	mov	r1, r5
 800f1b8:	f7f1 f886 	bl	80002c8 <__aeabi_dsub>
 800f1bc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f1c0:	e9ca 0100 	strd	r0, r1, [sl]
 800f1c4:	e694      	b.n	800eef0 <__ieee754_rem_pio2+0x28>
 800f1c6:	bf00      	nop
 800f1c8:	54400000 	.word	0x54400000
 800f1cc:	3ff921fb 	.word	0x3ff921fb
 800f1d0:	1a626331 	.word	0x1a626331
 800f1d4:	3dd0b461 	.word	0x3dd0b461
 800f1d8:	1a600000 	.word	0x1a600000
 800f1dc:	3dd0b461 	.word	0x3dd0b461
 800f1e0:	2e037073 	.word	0x2e037073
 800f1e4:	3ba3198a 	.word	0x3ba3198a
 800f1e8:	6dc9c883 	.word	0x6dc9c883
 800f1ec:	3fe45f30 	.word	0x3fe45f30
 800f1f0:	2e000000 	.word	0x2e000000
 800f1f4:	3ba3198a 	.word	0x3ba3198a
 800f1f8:	252049c1 	.word	0x252049c1
 800f1fc:	397b839a 	.word	0x397b839a
 800f200:	3fe921fb 	.word	0x3fe921fb
 800f204:	4002d97b 	.word	0x4002d97b
 800f208:	3ff921fb 	.word	0x3ff921fb
 800f20c:	413921fb 	.word	0x413921fb
 800f210:	3fe00000 	.word	0x3fe00000
 800f214:	08010538 	.word	0x08010538
 800f218:	7fefffff 	.word	0x7fefffff
 800f21c:	ea4f 5428 	mov.w	r4, r8, asr #20
 800f220:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800f224:	ee10 0a10 	vmov	r0, s0
 800f228:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800f22c:	ee10 6a10 	vmov	r6, s0
 800f230:	460f      	mov	r7, r1
 800f232:	f7f1 fcb1 	bl	8000b98 <__aeabi_d2iz>
 800f236:	f7f1 f995 	bl	8000564 <__aeabi_i2d>
 800f23a:	4602      	mov	r2, r0
 800f23c:	460b      	mov	r3, r1
 800f23e:	4630      	mov	r0, r6
 800f240:	4639      	mov	r1, r7
 800f242:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f246:	f7f1 f83f 	bl	80002c8 <__aeabi_dsub>
 800f24a:	4b23      	ldr	r3, [pc, #140]	; (800f2d8 <__ieee754_rem_pio2+0x410>)
 800f24c:	2200      	movs	r2, #0
 800f24e:	f7f1 f9f3 	bl	8000638 <__aeabi_dmul>
 800f252:	460f      	mov	r7, r1
 800f254:	4606      	mov	r6, r0
 800f256:	f7f1 fc9f 	bl	8000b98 <__aeabi_d2iz>
 800f25a:	f7f1 f983 	bl	8000564 <__aeabi_i2d>
 800f25e:	4602      	mov	r2, r0
 800f260:	460b      	mov	r3, r1
 800f262:	4630      	mov	r0, r6
 800f264:	4639      	mov	r1, r7
 800f266:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f26a:	f7f1 f82d 	bl	80002c8 <__aeabi_dsub>
 800f26e:	4b1a      	ldr	r3, [pc, #104]	; (800f2d8 <__ieee754_rem_pio2+0x410>)
 800f270:	2200      	movs	r2, #0
 800f272:	f7f1 f9e1 	bl	8000638 <__aeabi_dmul>
 800f276:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f27a:	ad04      	add	r5, sp, #16
 800f27c:	f04f 0803 	mov.w	r8, #3
 800f280:	46a9      	mov	r9, r5
 800f282:	2600      	movs	r6, #0
 800f284:	2700      	movs	r7, #0
 800f286:	4632      	mov	r2, r6
 800f288:	463b      	mov	r3, r7
 800f28a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800f28e:	46c3      	mov	fp, r8
 800f290:	3d08      	subs	r5, #8
 800f292:	f108 38ff 	add.w	r8, r8, #4294967295
 800f296:	f7f1 fc37 	bl	8000b08 <__aeabi_dcmpeq>
 800f29a:	2800      	cmp	r0, #0
 800f29c:	d1f3      	bne.n	800f286 <__ieee754_rem_pio2+0x3be>
 800f29e:	4b0f      	ldr	r3, [pc, #60]	; (800f2dc <__ieee754_rem_pio2+0x414>)
 800f2a0:	9301      	str	r3, [sp, #4]
 800f2a2:	2302      	movs	r3, #2
 800f2a4:	9300      	str	r3, [sp, #0]
 800f2a6:	4622      	mov	r2, r4
 800f2a8:	465b      	mov	r3, fp
 800f2aa:	4651      	mov	r1, sl
 800f2ac:	4648      	mov	r0, r9
 800f2ae:	f000 f817 	bl	800f2e0 <__kernel_rem_pio2>
 800f2b2:	9b02      	ldr	r3, [sp, #8]
 800f2b4:	2b00      	cmp	r3, #0
 800f2b6:	4683      	mov	fp, r0
 800f2b8:	f6bf ae46 	bge.w	800ef48 <__ieee754_rem_pio2+0x80>
 800f2bc:	e9da 2100 	ldrd	r2, r1, [sl]
 800f2c0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f2c4:	e9ca 2300 	strd	r2, r3, [sl]
 800f2c8:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f2cc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f2d0:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f2d4:	e73a      	b.n	800f14c <__ieee754_rem_pio2+0x284>
 800f2d6:	bf00      	nop
 800f2d8:	41700000 	.word	0x41700000
 800f2dc:	080105b8 	.word	0x080105b8

0800f2e0 <__kernel_rem_pio2>:
 800f2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	ed2d 8b02 	vpush	{d8}
 800f2e8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f2ec:	f112 0f14 	cmn.w	r2, #20
 800f2f0:	9308      	str	r3, [sp, #32]
 800f2f2:	9101      	str	r1, [sp, #4]
 800f2f4:	4bc4      	ldr	r3, [pc, #784]	; (800f608 <__kernel_rem_pio2+0x328>)
 800f2f6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f2f8:	900b      	str	r0, [sp, #44]	; 0x2c
 800f2fa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f2fe:	9302      	str	r3, [sp, #8]
 800f300:	9b08      	ldr	r3, [sp, #32]
 800f302:	f103 33ff 	add.w	r3, r3, #4294967295
 800f306:	bfa8      	it	ge
 800f308:	1ed4      	subge	r4, r2, #3
 800f30a:	9306      	str	r3, [sp, #24]
 800f30c:	bfb2      	itee	lt
 800f30e:	2400      	movlt	r4, #0
 800f310:	2318      	movge	r3, #24
 800f312:	fb94 f4f3 	sdivge	r4, r4, r3
 800f316:	f06f 0317 	mvn.w	r3, #23
 800f31a:	fb04 3303 	mla	r3, r4, r3, r3
 800f31e:	eb03 0a02 	add.w	sl, r3, r2
 800f322:	9b02      	ldr	r3, [sp, #8]
 800f324:	9a06      	ldr	r2, [sp, #24]
 800f326:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800f5f8 <__kernel_rem_pio2+0x318>
 800f32a:	eb03 0802 	add.w	r8, r3, r2
 800f32e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f330:	1aa7      	subs	r7, r4, r2
 800f332:	ae22      	add	r6, sp, #136	; 0x88
 800f334:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f338:	2500      	movs	r5, #0
 800f33a:	4545      	cmp	r5, r8
 800f33c:	dd13      	ble.n	800f366 <__kernel_rem_pio2+0x86>
 800f33e:	9b08      	ldr	r3, [sp, #32]
 800f340:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800f5f8 <__kernel_rem_pio2+0x318>
 800f344:	aa22      	add	r2, sp, #136	; 0x88
 800f346:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f34a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f34e:	f04f 0800 	mov.w	r8, #0
 800f352:	9b02      	ldr	r3, [sp, #8]
 800f354:	4598      	cmp	r8, r3
 800f356:	dc2f      	bgt.n	800f3b8 <__kernel_rem_pio2+0xd8>
 800f358:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f35c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800f360:	462f      	mov	r7, r5
 800f362:	2600      	movs	r6, #0
 800f364:	e01b      	b.n	800f39e <__kernel_rem_pio2+0xbe>
 800f366:	42ef      	cmn	r7, r5
 800f368:	d407      	bmi.n	800f37a <__kernel_rem_pio2+0x9a>
 800f36a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f36e:	f7f1 f8f9 	bl	8000564 <__aeabi_i2d>
 800f372:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f376:	3501      	adds	r5, #1
 800f378:	e7df      	b.n	800f33a <__kernel_rem_pio2+0x5a>
 800f37a:	ec51 0b18 	vmov	r0, r1, d8
 800f37e:	e7f8      	b.n	800f372 <__kernel_rem_pio2+0x92>
 800f380:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f384:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f388:	f7f1 f956 	bl	8000638 <__aeabi_dmul>
 800f38c:	4602      	mov	r2, r0
 800f38e:	460b      	mov	r3, r1
 800f390:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f394:	f7f0 ff9a 	bl	80002cc <__adddf3>
 800f398:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f39c:	3601      	adds	r6, #1
 800f39e:	9b06      	ldr	r3, [sp, #24]
 800f3a0:	429e      	cmp	r6, r3
 800f3a2:	f1a7 0708 	sub.w	r7, r7, #8
 800f3a6:	ddeb      	ble.n	800f380 <__kernel_rem_pio2+0xa0>
 800f3a8:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f3ac:	f108 0801 	add.w	r8, r8, #1
 800f3b0:	ecab 7b02 	vstmia	fp!, {d7}
 800f3b4:	3508      	adds	r5, #8
 800f3b6:	e7cc      	b.n	800f352 <__kernel_rem_pio2+0x72>
 800f3b8:	9b02      	ldr	r3, [sp, #8]
 800f3ba:	aa0e      	add	r2, sp, #56	; 0x38
 800f3bc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f3c0:	930d      	str	r3, [sp, #52]	; 0x34
 800f3c2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f3c4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f3c8:	9c02      	ldr	r4, [sp, #8]
 800f3ca:	930c      	str	r3, [sp, #48]	; 0x30
 800f3cc:	00e3      	lsls	r3, r4, #3
 800f3ce:	930a      	str	r3, [sp, #40]	; 0x28
 800f3d0:	ab9a      	add	r3, sp, #616	; 0x268
 800f3d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f3d6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f3da:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800f3de:	ab72      	add	r3, sp, #456	; 0x1c8
 800f3e0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f3e4:	46c3      	mov	fp, r8
 800f3e6:	46a1      	mov	r9, r4
 800f3e8:	f1b9 0f00 	cmp.w	r9, #0
 800f3ec:	f1a5 0508 	sub.w	r5, r5, #8
 800f3f0:	dc77      	bgt.n	800f4e2 <__kernel_rem_pio2+0x202>
 800f3f2:	ec47 6b10 	vmov	d0, r6, r7
 800f3f6:	4650      	mov	r0, sl
 800f3f8:	f000 fd4e 	bl	800fe98 <scalbn>
 800f3fc:	ec57 6b10 	vmov	r6, r7, d0
 800f400:	2200      	movs	r2, #0
 800f402:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f406:	ee10 0a10 	vmov	r0, s0
 800f40a:	4639      	mov	r1, r7
 800f40c:	f7f1 f914 	bl	8000638 <__aeabi_dmul>
 800f410:	ec41 0b10 	vmov	d0, r0, r1
 800f414:	f000 fcc0 	bl	800fd98 <floor>
 800f418:	4b7c      	ldr	r3, [pc, #496]	; (800f60c <__kernel_rem_pio2+0x32c>)
 800f41a:	ec51 0b10 	vmov	r0, r1, d0
 800f41e:	2200      	movs	r2, #0
 800f420:	f7f1 f90a 	bl	8000638 <__aeabi_dmul>
 800f424:	4602      	mov	r2, r0
 800f426:	460b      	mov	r3, r1
 800f428:	4630      	mov	r0, r6
 800f42a:	4639      	mov	r1, r7
 800f42c:	f7f0 ff4c 	bl	80002c8 <__aeabi_dsub>
 800f430:	460f      	mov	r7, r1
 800f432:	4606      	mov	r6, r0
 800f434:	f7f1 fbb0 	bl	8000b98 <__aeabi_d2iz>
 800f438:	9004      	str	r0, [sp, #16]
 800f43a:	f7f1 f893 	bl	8000564 <__aeabi_i2d>
 800f43e:	4602      	mov	r2, r0
 800f440:	460b      	mov	r3, r1
 800f442:	4630      	mov	r0, r6
 800f444:	4639      	mov	r1, r7
 800f446:	f7f0 ff3f 	bl	80002c8 <__aeabi_dsub>
 800f44a:	f1ba 0f00 	cmp.w	sl, #0
 800f44e:	4606      	mov	r6, r0
 800f450:	460f      	mov	r7, r1
 800f452:	dd6d      	ble.n	800f530 <__kernel_rem_pio2+0x250>
 800f454:	1e62      	subs	r2, r4, #1
 800f456:	ab0e      	add	r3, sp, #56	; 0x38
 800f458:	9d04      	ldr	r5, [sp, #16]
 800f45a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f45e:	f1ca 0118 	rsb	r1, sl, #24
 800f462:	fa40 f301 	asr.w	r3, r0, r1
 800f466:	441d      	add	r5, r3
 800f468:	408b      	lsls	r3, r1
 800f46a:	1ac0      	subs	r0, r0, r3
 800f46c:	ab0e      	add	r3, sp, #56	; 0x38
 800f46e:	9504      	str	r5, [sp, #16]
 800f470:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f474:	f1ca 0317 	rsb	r3, sl, #23
 800f478:	fa40 fb03 	asr.w	fp, r0, r3
 800f47c:	f1bb 0f00 	cmp.w	fp, #0
 800f480:	dd65      	ble.n	800f54e <__kernel_rem_pio2+0x26e>
 800f482:	9b04      	ldr	r3, [sp, #16]
 800f484:	2200      	movs	r2, #0
 800f486:	3301      	adds	r3, #1
 800f488:	9304      	str	r3, [sp, #16]
 800f48a:	4615      	mov	r5, r2
 800f48c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f490:	4294      	cmp	r4, r2
 800f492:	f300 809c 	bgt.w	800f5ce <__kernel_rem_pio2+0x2ee>
 800f496:	f1ba 0f00 	cmp.w	sl, #0
 800f49a:	dd07      	ble.n	800f4ac <__kernel_rem_pio2+0x1cc>
 800f49c:	f1ba 0f01 	cmp.w	sl, #1
 800f4a0:	f000 80c0 	beq.w	800f624 <__kernel_rem_pio2+0x344>
 800f4a4:	f1ba 0f02 	cmp.w	sl, #2
 800f4a8:	f000 80c6 	beq.w	800f638 <__kernel_rem_pio2+0x358>
 800f4ac:	f1bb 0f02 	cmp.w	fp, #2
 800f4b0:	d14d      	bne.n	800f54e <__kernel_rem_pio2+0x26e>
 800f4b2:	4632      	mov	r2, r6
 800f4b4:	463b      	mov	r3, r7
 800f4b6:	4956      	ldr	r1, [pc, #344]	; (800f610 <__kernel_rem_pio2+0x330>)
 800f4b8:	2000      	movs	r0, #0
 800f4ba:	f7f0 ff05 	bl	80002c8 <__aeabi_dsub>
 800f4be:	4606      	mov	r6, r0
 800f4c0:	460f      	mov	r7, r1
 800f4c2:	2d00      	cmp	r5, #0
 800f4c4:	d043      	beq.n	800f54e <__kernel_rem_pio2+0x26e>
 800f4c6:	4650      	mov	r0, sl
 800f4c8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800f600 <__kernel_rem_pio2+0x320>
 800f4cc:	f000 fce4 	bl	800fe98 <scalbn>
 800f4d0:	4630      	mov	r0, r6
 800f4d2:	4639      	mov	r1, r7
 800f4d4:	ec53 2b10 	vmov	r2, r3, d0
 800f4d8:	f7f0 fef6 	bl	80002c8 <__aeabi_dsub>
 800f4dc:	4606      	mov	r6, r0
 800f4de:	460f      	mov	r7, r1
 800f4e0:	e035      	b.n	800f54e <__kernel_rem_pio2+0x26e>
 800f4e2:	4b4c      	ldr	r3, [pc, #304]	; (800f614 <__kernel_rem_pio2+0x334>)
 800f4e4:	2200      	movs	r2, #0
 800f4e6:	4630      	mov	r0, r6
 800f4e8:	4639      	mov	r1, r7
 800f4ea:	f7f1 f8a5 	bl	8000638 <__aeabi_dmul>
 800f4ee:	f7f1 fb53 	bl	8000b98 <__aeabi_d2iz>
 800f4f2:	f7f1 f837 	bl	8000564 <__aeabi_i2d>
 800f4f6:	4602      	mov	r2, r0
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	ec43 2b18 	vmov	d8, r2, r3
 800f4fe:	4b46      	ldr	r3, [pc, #280]	; (800f618 <__kernel_rem_pio2+0x338>)
 800f500:	2200      	movs	r2, #0
 800f502:	f7f1 f899 	bl	8000638 <__aeabi_dmul>
 800f506:	4602      	mov	r2, r0
 800f508:	460b      	mov	r3, r1
 800f50a:	4630      	mov	r0, r6
 800f50c:	4639      	mov	r1, r7
 800f50e:	f7f0 fedb 	bl	80002c8 <__aeabi_dsub>
 800f512:	f7f1 fb41 	bl	8000b98 <__aeabi_d2iz>
 800f516:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f51a:	f84b 0b04 	str.w	r0, [fp], #4
 800f51e:	ec51 0b18 	vmov	r0, r1, d8
 800f522:	f7f0 fed3 	bl	80002cc <__adddf3>
 800f526:	f109 39ff 	add.w	r9, r9, #4294967295
 800f52a:	4606      	mov	r6, r0
 800f52c:	460f      	mov	r7, r1
 800f52e:	e75b      	b.n	800f3e8 <__kernel_rem_pio2+0x108>
 800f530:	d106      	bne.n	800f540 <__kernel_rem_pio2+0x260>
 800f532:	1e63      	subs	r3, r4, #1
 800f534:	aa0e      	add	r2, sp, #56	; 0x38
 800f536:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f53a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f53e:	e79d      	b.n	800f47c <__kernel_rem_pio2+0x19c>
 800f540:	4b36      	ldr	r3, [pc, #216]	; (800f61c <__kernel_rem_pio2+0x33c>)
 800f542:	2200      	movs	r2, #0
 800f544:	f7f1 fafe 	bl	8000b44 <__aeabi_dcmpge>
 800f548:	2800      	cmp	r0, #0
 800f54a:	d13d      	bne.n	800f5c8 <__kernel_rem_pio2+0x2e8>
 800f54c:	4683      	mov	fp, r0
 800f54e:	2200      	movs	r2, #0
 800f550:	2300      	movs	r3, #0
 800f552:	4630      	mov	r0, r6
 800f554:	4639      	mov	r1, r7
 800f556:	f7f1 fad7 	bl	8000b08 <__aeabi_dcmpeq>
 800f55a:	2800      	cmp	r0, #0
 800f55c:	f000 80c0 	beq.w	800f6e0 <__kernel_rem_pio2+0x400>
 800f560:	1e65      	subs	r5, r4, #1
 800f562:	462b      	mov	r3, r5
 800f564:	2200      	movs	r2, #0
 800f566:	9902      	ldr	r1, [sp, #8]
 800f568:	428b      	cmp	r3, r1
 800f56a:	da6c      	bge.n	800f646 <__kernel_rem_pio2+0x366>
 800f56c:	2a00      	cmp	r2, #0
 800f56e:	f000 8089 	beq.w	800f684 <__kernel_rem_pio2+0x3a4>
 800f572:	ab0e      	add	r3, sp, #56	; 0x38
 800f574:	f1aa 0a18 	sub.w	sl, sl, #24
 800f578:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	f000 80ad 	beq.w	800f6dc <__kernel_rem_pio2+0x3fc>
 800f582:	4650      	mov	r0, sl
 800f584:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800f600 <__kernel_rem_pio2+0x320>
 800f588:	f000 fc86 	bl	800fe98 <scalbn>
 800f58c:	ab9a      	add	r3, sp, #616	; 0x268
 800f58e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f592:	ec57 6b10 	vmov	r6, r7, d0
 800f596:	00ec      	lsls	r4, r5, #3
 800f598:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800f59c:	46aa      	mov	sl, r5
 800f59e:	f1ba 0f00 	cmp.w	sl, #0
 800f5a2:	f280 80d6 	bge.w	800f752 <__kernel_rem_pio2+0x472>
 800f5a6:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800f5f8 <__kernel_rem_pio2+0x318>
 800f5aa:	462e      	mov	r6, r5
 800f5ac:	2e00      	cmp	r6, #0
 800f5ae:	f2c0 8104 	blt.w	800f7ba <__kernel_rem_pio2+0x4da>
 800f5b2:	ab72      	add	r3, sp, #456	; 0x1c8
 800f5b4:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f5b8:	f8df a064 	ldr.w	sl, [pc, #100]	; 800f620 <__kernel_rem_pio2+0x340>
 800f5bc:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800f5c0:	f04f 0800 	mov.w	r8, #0
 800f5c4:	1baf      	subs	r7, r5, r6
 800f5c6:	e0ea      	b.n	800f79e <__kernel_rem_pio2+0x4be>
 800f5c8:	f04f 0b02 	mov.w	fp, #2
 800f5cc:	e759      	b.n	800f482 <__kernel_rem_pio2+0x1a2>
 800f5ce:	f8d8 3000 	ldr.w	r3, [r8]
 800f5d2:	b955      	cbnz	r5, 800f5ea <__kernel_rem_pio2+0x30a>
 800f5d4:	b123      	cbz	r3, 800f5e0 <__kernel_rem_pio2+0x300>
 800f5d6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f5da:	f8c8 3000 	str.w	r3, [r8]
 800f5de:	2301      	movs	r3, #1
 800f5e0:	3201      	adds	r2, #1
 800f5e2:	f108 0804 	add.w	r8, r8, #4
 800f5e6:	461d      	mov	r5, r3
 800f5e8:	e752      	b.n	800f490 <__kernel_rem_pio2+0x1b0>
 800f5ea:	1acb      	subs	r3, r1, r3
 800f5ec:	f8c8 3000 	str.w	r3, [r8]
 800f5f0:	462b      	mov	r3, r5
 800f5f2:	e7f5      	b.n	800f5e0 <__kernel_rem_pio2+0x300>
 800f5f4:	f3af 8000 	nop.w
	...
 800f604:	3ff00000 	.word	0x3ff00000
 800f608:	08010700 	.word	0x08010700
 800f60c:	40200000 	.word	0x40200000
 800f610:	3ff00000 	.word	0x3ff00000
 800f614:	3e700000 	.word	0x3e700000
 800f618:	41700000 	.word	0x41700000
 800f61c:	3fe00000 	.word	0x3fe00000
 800f620:	080106c0 	.word	0x080106c0
 800f624:	1e62      	subs	r2, r4, #1
 800f626:	ab0e      	add	r3, sp, #56	; 0x38
 800f628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f62c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f630:	a90e      	add	r1, sp, #56	; 0x38
 800f632:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f636:	e739      	b.n	800f4ac <__kernel_rem_pio2+0x1cc>
 800f638:	1e62      	subs	r2, r4, #1
 800f63a:	ab0e      	add	r3, sp, #56	; 0x38
 800f63c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f640:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f644:	e7f4      	b.n	800f630 <__kernel_rem_pio2+0x350>
 800f646:	a90e      	add	r1, sp, #56	; 0x38
 800f648:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f64c:	3b01      	subs	r3, #1
 800f64e:	430a      	orrs	r2, r1
 800f650:	e789      	b.n	800f566 <__kernel_rem_pio2+0x286>
 800f652:	3301      	adds	r3, #1
 800f654:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f658:	2900      	cmp	r1, #0
 800f65a:	d0fa      	beq.n	800f652 <__kernel_rem_pio2+0x372>
 800f65c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f65e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800f662:	446a      	add	r2, sp
 800f664:	3a98      	subs	r2, #152	; 0x98
 800f666:	920a      	str	r2, [sp, #40]	; 0x28
 800f668:	9a08      	ldr	r2, [sp, #32]
 800f66a:	18e3      	adds	r3, r4, r3
 800f66c:	18a5      	adds	r5, r4, r2
 800f66e:	aa22      	add	r2, sp, #136	; 0x88
 800f670:	f104 0801 	add.w	r8, r4, #1
 800f674:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800f678:	9304      	str	r3, [sp, #16]
 800f67a:	9b04      	ldr	r3, [sp, #16]
 800f67c:	4543      	cmp	r3, r8
 800f67e:	da04      	bge.n	800f68a <__kernel_rem_pio2+0x3aa>
 800f680:	461c      	mov	r4, r3
 800f682:	e6a3      	b.n	800f3cc <__kernel_rem_pio2+0xec>
 800f684:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f686:	2301      	movs	r3, #1
 800f688:	e7e4      	b.n	800f654 <__kernel_rem_pio2+0x374>
 800f68a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f68c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f690:	f7f0 ff68 	bl	8000564 <__aeabi_i2d>
 800f694:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f698:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f69a:	46ab      	mov	fp, r5
 800f69c:	461c      	mov	r4, r3
 800f69e:	f04f 0900 	mov.w	r9, #0
 800f6a2:	2600      	movs	r6, #0
 800f6a4:	2700      	movs	r7, #0
 800f6a6:	9b06      	ldr	r3, [sp, #24]
 800f6a8:	4599      	cmp	r9, r3
 800f6aa:	dd06      	ble.n	800f6ba <__kernel_rem_pio2+0x3da>
 800f6ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6ae:	e8e3 6702 	strd	r6, r7, [r3], #8
 800f6b2:	f108 0801 	add.w	r8, r8, #1
 800f6b6:	930a      	str	r3, [sp, #40]	; 0x28
 800f6b8:	e7df      	b.n	800f67a <__kernel_rem_pio2+0x39a>
 800f6ba:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f6be:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f6c2:	f7f0 ffb9 	bl	8000638 <__aeabi_dmul>
 800f6c6:	4602      	mov	r2, r0
 800f6c8:	460b      	mov	r3, r1
 800f6ca:	4630      	mov	r0, r6
 800f6cc:	4639      	mov	r1, r7
 800f6ce:	f7f0 fdfd 	bl	80002cc <__adddf3>
 800f6d2:	f109 0901 	add.w	r9, r9, #1
 800f6d6:	4606      	mov	r6, r0
 800f6d8:	460f      	mov	r7, r1
 800f6da:	e7e4      	b.n	800f6a6 <__kernel_rem_pio2+0x3c6>
 800f6dc:	3d01      	subs	r5, #1
 800f6de:	e748      	b.n	800f572 <__kernel_rem_pio2+0x292>
 800f6e0:	ec47 6b10 	vmov	d0, r6, r7
 800f6e4:	f1ca 0000 	rsb	r0, sl, #0
 800f6e8:	f000 fbd6 	bl	800fe98 <scalbn>
 800f6ec:	ec57 6b10 	vmov	r6, r7, d0
 800f6f0:	4ba0      	ldr	r3, [pc, #640]	; (800f974 <__kernel_rem_pio2+0x694>)
 800f6f2:	ee10 0a10 	vmov	r0, s0
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	4639      	mov	r1, r7
 800f6fa:	f7f1 fa23 	bl	8000b44 <__aeabi_dcmpge>
 800f6fe:	b1f8      	cbz	r0, 800f740 <__kernel_rem_pio2+0x460>
 800f700:	4b9d      	ldr	r3, [pc, #628]	; (800f978 <__kernel_rem_pio2+0x698>)
 800f702:	2200      	movs	r2, #0
 800f704:	4630      	mov	r0, r6
 800f706:	4639      	mov	r1, r7
 800f708:	f7f0 ff96 	bl	8000638 <__aeabi_dmul>
 800f70c:	f7f1 fa44 	bl	8000b98 <__aeabi_d2iz>
 800f710:	4680      	mov	r8, r0
 800f712:	f7f0 ff27 	bl	8000564 <__aeabi_i2d>
 800f716:	4b97      	ldr	r3, [pc, #604]	; (800f974 <__kernel_rem_pio2+0x694>)
 800f718:	2200      	movs	r2, #0
 800f71a:	f7f0 ff8d 	bl	8000638 <__aeabi_dmul>
 800f71e:	460b      	mov	r3, r1
 800f720:	4602      	mov	r2, r0
 800f722:	4639      	mov	r1, r7
 800f724:	4630      	mov	r0, r6
 800f726:	f7f0 fdcf 	bl	80002c8 <__aeabi_dsub>
 800f72a:	f7f1 fa35 	bl	8000b98 <__aeabi_d2iz>
 800f72e:	1c65      	adds	r5, r4, #1
 800f730:	ab0e      	add	r3, sp, #56	; 0x38
 800f732:	f10a 0a18 	add.w	sl, sl, #24
 800f736:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f73a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f73e:	e720      	b.n	800f582 <__kernel_rem_pio2+0x2a2>
 800f740:	4630      	mov	r0, r6
 800f742:	4639      	mov	r1, r7
 800f744:	f7f1 fa28 	bl	8000b98 <__aeabi_d2iz>
 800f748:	ab0e      	add	r3, sp, #56	; 0x38
 800f74a:	4625      	mov	r5, r4
 800f74c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f750:	e717      	b.n	800f582 <__kernel_rem_pio2+0x2a2>
 800f752:	ab0e      	add	r3, sp, #56	; 0x38
 800f754:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800f758:	f7f0 ff04 	bl	8000564 <__aeabi_i2d>
 800f75c:	4632      	mov	r2, r6
 800f75e:	463b      	mov	r3, r7
 800f760:	f7f0 ff6a 	bl	8000638 <__aeabi_dmul>
 800f764:	4b84      	ldr	r3, [pc, #528]	; (800f978 <__kernel_rem_pio2+0x698>)
 800f766:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800f76a:	2200      	movs	r2, #0
 800f76c:	4630      	mov	r0, r6
 800f76e:	4639      	mov	r1, r7
 800f770:	f7f0 ff62 	bl	8000638 <__aeabi_dmul>
 800f774:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f778:	4606      	mov	r6, r0
 800f77a:	460f      	mov	r7, r1
 800f77c:	e70f      	b.n	800f59e <__kernel_rem_pio2+0x2be>
 800f77e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f782:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f786:	f7f0 ff57 	bl	8000638 <__aeabi_dmul>
 800f78a:	4602      	mov	r2, r0
 800f78c:	460b      	mov	r3, r1
 800f78e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f792:	f7f0 fd9b 	bl	80002cc <__adddf3>
 800f796:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f79a:	f108 0801 	add.w	r8, r8, #1
 800f79e:	9b02      	ldr	r3, [sp, #8]
 800f7a0:	4598      	cmp	r8, r3
 800f7a2:	dc01      	bgt.n	800f7a8 <__kernel_rem_pio2+0x4c8>
 800f7a4:	45b8      	cmp	r8, r7
 800f7a6:	ddea      	ble.n	800f77e <__kernel_rem_pio2+0x49e>
 800f7a8:	ed9d 7b06 	vldr	d7, [sp, #24]
 800f7ac:	ab4a      	add	r3, sp, #296	; 0x128
 800f7ae:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f7b2:	ed87 7b00 	vstr	d7, [r7]
 800f7b6:	3e01      	subs	r6, #1
 800f7b8:	e6f8      	b.n	800f5ac <__kernel_rem_pio2+0x2cc>
 800f7ba:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f7bc:	2b02      	cmp	r3, #2
 800f7be:	dc0b      	bgt.n	800f7d8 <__kernel_rem_pio2+0x4f8>
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	dc35      	bgt.n	800f830 <__kernel_rem_pio2+0x550>
 800f7c4:	d059      	beq.n	800f87a <__kernel_rem_pio2+0x59a>
 800f7c6:	9b04      	ldr	r3, [sp, #16]
 800f7c8:	f003 0007 	and.w	r0, r3, #7
 800f7cc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800f7d0:	ecbd 8b02 	vpop	{d8}
 800f7d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f7da:	2b03      	cmp	r3, #3
 800f7dc:	d1f3      	bne.n	800f7c6 <__kernel_rem_pio2+0x4e6>
 800f7de:	ab4a      	add	r3, sp, #296	; 0x128
 800f7e0:	4423      	add	r3, r4
 800f7e2:	9306      	str	r3, [sp, #24]
 800f7e4:	461c      	mov	r4, r3
 800f7e6:	469a      	mov	sl, r3
 800f7e8:	9502      	str	r5, [sp, #8]
 800f7ea:	9b02      	ldr	r3, [sp, #8]
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	f1aa 0a08 	sub.w	sl, sl, #8
 800f7f2:	dc6b      	bgt.n	800f8cc <__kernel_rem_pio2+0x5ec>
 800f7f4:	46aa      	mov	sl, r5
 800f7f6:	f1ba 0f01 	cmp.w	sl, #1
 800f7fa:	f1a4 0408 	sub.w	r4, r4, #8
 800f7fe:	f300 8085 	bgt.w	800f90c <__kernel_rem_pio2+0x62c>
 800f802:	9c06      	ldr	r4, [sp, #24]
 800f804:	2000      	movs	r0, #0
 800f806:	3408      	adds	r4, #8
 800f808:	2100      	movs	r1, #0
 800f80a:	2d01      	cmp	r5, #1
 800f80c:	f300 809d 	bgt.w	800f94a <__kernel_rem_pio2+0x66a>
 800f810:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800f814:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800f818:	f1bb 0f00 	cmp.w	fp, #0
 800f81c:	f040 809b 	bne.w	800f956 <__kernel_rem_pio2+0x676>
 800f820:	9b01      	ldr	r3, [sp, #4]
 800f822:	e9c3 5600 	strd	r5, r6, [r3]
 800f826:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f82a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f82e:	e7ca      	b.n	800f7c6 <__kernel_rem_pio2+0x4e6>
 800f830:	3408      	adds	r4, #8
 800f832:	ab4a      	add	r3, sp, #296	; 0x128
 800f834:	441c      	add	r4, r3
 800f836:	462e      	mov	r6, r5
 800f838:	2000      	movs	r0, #0
 800f83a:	2100      	movs	r1, #0
 800f83c:	2e00      	cmp	r6, #0
 800f83e:	da36      	bge.n	800f8ae <__kernel_rem_pio2+0x5ce>
 800f840:	f1bb 0f00 	cmp.w	fp, #0
 800f844:	d039      	beq.n	800f8ba <__kernel_rem_pio2+0x5da>
 800f846:	4602      	mov	r2, r0
 800f848:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f84c:	9c01      	ldr	r4, [sp, #4]
 800f84e:	e9c4 2300 	strd	r2, r3, [r4]
 800f852:	4602      	mov	r2, r0
 800f854:	460b      	mov	r3, r1
 800f856:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800f85a:	f7f0 fd35 	bl	80002c8 <__aeabi_dsub>
 800f85e:	ae4c      	add	r6, sp, #304	; 0x130
 800f860:	2401      	movs	r4, #1
 800f862:	42a5      	cmp	r5, r4
 800f864:	da2c      	bge.n	800f8c0 <__kernel_rem_pio2+0x5e0>
 800f866:	f1bb 0f00 	cmp.w	fp, #0
 800f86a:	d002      	beq.n	800f872 <__kernel_rem_pio2+0x592>
 800f86c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f870:	4619      	mov	r1, r3
 800f872:	9b01      	ldr	r3, [sp, #4]
 800f874:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f878:	e7a5      	b.n	800f7c6 <__kernel_rem_pio2+0x4e6>
 800f87a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800f87e:	eb0d 0403 	add.w	r4, sp, r3
 800f882:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f886:	2000      	movs	r0, #0
 800f888:	2100      	movs	r1, #0
 800f88a:	2d00      	cmp	r5, #0
 800f88c:	da09      	bge.n	800f8a2 <__kernel_rem_pio2+0x5c2>
 800f88e:	f1bb 0f00 	cmp.w	fp, #0
 800f892:	d002      	beq.n	800f89a <__kernel_rem_pio2+0x5ba>
 800f894:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f898:	4619      	mov	r1, r3
 800f89a:	9b01      	ldr	r3, [sp, #4]
 800f89c:	e9c3 0100 	strd	r0, r1, [r3]
 800f8a0:	e791      	b.n	800f7c6 <__kernel_rem_pio2+0x4e6>
 800f8a2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f8a6:	f7f0 fd11 	bl	80002cc <__adddf3>
 800f8aa:	3d01      	subs	r5, #1
 800f8ac:	e7ed      	b.n	800f88a <__kernel_rem_pio2+0x5aa>
 800f8ae:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f8b2:	f7f0 fd0b 	bl	80002cc <__adddf3>
 800f8b6:	3e01      	subs	r6, #1
 800f8b8:	e7c0      	b.n	800f83c <__kernel_rem_pio2+0x55c>
 800f8ba:	4602      	mov	r2, r0
 800f8bc:	460b      	mov	r3, r1
 800f8be:	e7c5      	b.n	800f84c <__kernel_rem_pio2+0x56c>
 800f8c0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f8c4:	f7f0 fd02 	bl	80002cc <__adddf3>
 800f8c8:	3401      	adds	r4, #1
 800f8ca:	e7ca      	b.n	800f862 <__kernel_rem_pio2+0x582>
 800f8cc:	e9da 8900 	ldrd	r8, r9, [sl]
 800f8d0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f8d4:	9b02      	ldr	r3, [sp, #8]
 800f8d6:	3b01      	subs	r3, #1
 800f8d8:	9302      	str	r3, [sp, #8]
 800f8da:	4632      	mov	r2, r6
 800f8dc:	463b      	mov	r3, r7
 800f8de:	4640      	mov	r0, r8
 800f8e0:	4649      	mov	r1, r9
 800f8e2:	f7f0 fcf3 	bl	80002cc <__adddf3>
 800f8e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f8ea:	4602      	mov	r2, r0
 800f8ec:	460b      	mov	r3, r1
 800f8ee:	4640      	mov	r0, r8
 800f8f0:	4649      	mov	r1, r9
 800f8f2:	f7f0 fce9 	bl	80002c8 <__aeabi_dsub>
 800f8f6:	4632      	mov	r2, r6
 800f8f8:	463b      	mov	r3, r7
 800f8fa:	f7f0 fce7 	bl	80002cc <__adddf3>
 800f8fe:	ed9d 7b08 	vldr	d7, [sp, #32]
 800f902:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f906:	ed8a 7b00 	vstr	d7, [sl]
 800f90a:	e76e      	b.n	800f7ea <__kernel_rem_pio2+0x50a>
 800f90c:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f910:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800f914:	4640      	mov	r0, r8
 800f916:	4632      	mov	r2, r6
 800f918:	463b      	mov	r3, r7
 800f91a:	4649      	mov	r1, r9
 800f91c:	f7f0 fcd6 	bl	80002cc <__adddf3>
 800f920:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f924:	4602      	mov	r2, r0
 800f926:	460b      	mov	r3, r1
 800f928:	4640      	mov	r0, r8
 800f92a:	4649      	mov	r1, r9
 800f92c:	f7f0 fccc 	bl	80002c8 <__aeabi_dsub>
 800f930:	4632      	mov	r2, r6
 800f932:	463b      	mov	r3, r7
 800f934:	f7f0 fcca 	bl	80002cc <__adddf3>
 800f938:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f93c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f940:	ed84 7b00 	vstr	d7, [r4]
 800f944:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f948:	e755      	b.n	800f7f6 <__kernel_rem_pio2+0x516>
 800f94a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f94e:	f7f0 fcbd 	bl	80002cc <__adddf3>
 800f952:	3d01      	subs	r5, #1
 800f954:	e759      	b.n	800f80a <__kernel_rem_pio2+0x52a>
 800f956:	9b01      	ldr	r3, [sp, #4]
 800f958:	9a01      	ldr	r2, [sp, #4]
 800f95a:	601d      	str	r5, [r3, #0]
 800f95c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800f960:	605c      	str	r4, [r3, #4]
 800f962:	609f      	str	r7, [r3, #8]
 800f964:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800f968:	60d3      	str	r3, [r2, #12]
 800f96a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f96e:	6110      	str	r0, [r2, #16]
 800f970:	6153      	str	r3, [r2, #20]
 800f972:	e728      	b.n	800f7c6 <__kernel_rem_pio2+0x4e6>
 800f974:	41700000 	.word	0x41700000
 800f978:	3e700000 	.word	0x3e700000
 800f97c:	00000000 	.word	0x00000000

0800f980 <__kernel_tan>:
 800f980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f984:	ed2d 8b06 	vpush	{d8-d10}
 800f988:	ec5b ab10 	vmov	sl, fp, d0
 800f98c:	4be0      	ldr	r3, [pc, #896]	; (800fd10 <__kernel_tan+0x390>)
 800f98e:	b083      	sub	sp, #12
 800f990:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800f994:	429f      	cmp	r7, r3
 800f996:	ec59 8b11 	vmov	r8, r9, d1
 800f99a:	4606      	mov	r6, r0
 800f99c:	f8cd b000 	str.w	fp, [sp]
 800f9a0:	dc61      	bgt.n	800fa66 <__kernel_tan+0xe6>
 800f9a2:	ee10 0a10 	vmov	r0, s0
 800f9a6:	4659      	mov	r1, fp
 800f9a8:	f7f1 f8f6 	bl	8000b98 <__aeabi_d2iz>
 800f9ac:	4605      	mov	r5, r0
 800f9ae:	2800      	cmp	r0, #0
 800f9b0:	f040 8083 	bne.w	800faba <__kernel_tan+0x13a>
 800f9b4:	1c73      	adds	r3, r6, #1
 800f9b6:	4652      	mov	r2, sl
 800f9b8:	4313      	orrs	r3, r2
 800f9ba:	433b      	orrs	r3, r7
 800f9bc:	d112      	bne.n	800f9e4 <__kernel_tan+0x64>
 800f9be:	ec4b ab10 	vmov	d0, sl, fp
 800f9c2:	f7ff fa41 	bl	800ee48 <fabs>
 800f9c6:	49d3      	ldr	r1, [pc, #844]	; (800fd14 <__kernel_tan+0x394>)
 800f9c8:	ec53 2b10 	vmov	r2, r3, d0
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	f7f0 ff5d 	bl	800088c <__aeabi_ddiv>
 800f9d2:	4682      	mov	sl, r0
 800f9d4:	468b      	mov	fp, r1
 800f9d6:	ec4b ab10 	vmov	d0, sl, fp
 800f9da:	b003      	add	sp, #12
 800f9dc:	ecbd 8b06 	vpop	{d8-d10}
 800f9e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9e4:	2e01      	cmp	r6, #1
 800f9e6:	d0f6      	beq.n	800f9d6 <__kernel_tan+0x56>
 800f9e8:	4642      	mov	r2, r8
 800f9ea:	464b      	mov	r3, r9
 800f9ec:	4650      	mov	r0, sl
 800f9ee:	4659      	mov	r1, fp
 800f9f0:	f7f0 fc6c 	bl	80002cc <__adddf3>
 800f9f4:	4602      	mov	r2, r0
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	460f      	mov	r7, r1
 800f9fa:	2000      	movs	r0, #0
 800f9fc:	49c6      	ldr	r1, [pc, #792]	; (800fd18 <__kernel_tan+0x398>)
 800f9fe:	f7f0 ff45 	bl	800088c <__aeabi_ddiv>
 800fa02:	e9cd 0100 	strd	r0, r1, [sp]
 800fa06:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa0a:	462e      	mov	r6, r5
 800fa0c:	4652      	mov	r2, sl
 800fa0e:	462c      	mov	r4, r5
 800fa10:	4630      	mov	r0, r6
 800fa12:	461d      	mov	r5, r3
 800fa14:	4639      	mov	r1, r7
 800fa16:	465b      	mov	r3, fp
 800fa18:	f7f0 fc56 	bl	80002c8 <__aeabi_dsub>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	4640      	mov	r0, r8
 800fa22:	4649      	mov	r1, r9
 800fa24:	f7f0 fc50 	bl	80002c8 <__aeabi_dsub>
 800fa28:	4632      	mov	r2, r6
 800fa2a:	462b      	mov	r3, r5
 800fa2c:	f7f0 fe04 	bl	8000638 <__aeabi_dmul>
 800fa30:	4632      	mov	r2, r6
 800fa32:	4680      	mov	r8, r0
 800fa34:	4689      	mov	r9, r1
 800fa36:	462b      	mov	r3, r5
 800fa38:	4630      	mov	r0, r6
 800fa3a:	4639      	mov	r1, r7
 800fa3c:	f7f0 fdfc 	bl	8000638 <__aeabi_dmul>
 800fa40:	4bb4      	ldr	r3, [pc, #720]	; (800fd14 <__kernel_tan+0x394>)
 800fa42:	2200      	movs	r2, #0
 800fa44:	f7f0 fc42 	bl	80002cc <__adddf3>
 800fa48:	4602      	mov	r2, r0
 800fa4a:	460b      	mov	r3, r1
 800fa4c:	4640      	mov	r0, r8
 800fa4e:	4649      	mov	r1, r9
 800fa50:	f7f0 fc3c 	bl	80002cc <__adddf3>
 800fa54:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fa58:	f7f0 fdee 	bl	8000638 <__aeabi_dmul>
 800fa5c:	4622      	mov	r2, r4
 800fa5e:	462b      	mov	r3, r5
 800fa60:	f7f0 fc34 	bl	80002cc <__adddf3>
 800fa64:	e7b5      	b.n	800f9d2 <__kernel_tan+0x52>
 800fa66:	4bad      	ldr	r3, [pc, #692]	; (800fd1c <__kernel_tan+0x39c>)
 800fa68:	429f      	cmp	r7, r3
 800fa6a:	dd26      	ble.n	800faba <__kernel_tan+0x13a>
 800fa6c:	9b00      	ldr	r3, [sp, #0]
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	da09      	bge.n	800fa86 <__kernel_tan+0x106>
 800fa72:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800fa76:	469b      	mov	fp, r3
 800fa78:	ee10 aa10 	vmov	sl, s0
 800fa7c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800fa80:	ee11 8a10 	vmov	r8, s2
 800fa84:	4699      	mov	r9, r3
 800fa86:	4652      	mov	r2, sl
 800fa88:	465b      	mov	r3, fp
 800fa8a:	a183      	add	r1, pc, #524	; (adr r1, 800fc98 <__kernel_tan+0x318>)
 800fa8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fa90:	f7f0 fc1a 	bl	80002c8 <__aeabi_dsub>
 800fa94:	4642      	mov	r2, r8
 800fa96:	464b      	mov	r3, r9
 800fa98:	4604      	mov	r4, r0
 800fa9a:	460d      	mov	r5, r1
 800fa9c:	a180      	add	r1, pc, #512	; (adr r1, 800fca0 <__kernel_tan+0x320>)
 800fa9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800faa2:	f7f0 fc11 	bl	80002c8 <__aeabi_dsub>
 800faa6:	4622      	mov	r2, r4
 800faa8:	462b      	mov	r3, r5
 800faaa:	f7f0 fc0f 	bl	80002cc <__adddf3>
 800faae:	f04f 0800 	mov.w	r8, #0
 800fab2:	4682      	mov	sl, r0
 800fab4:	468b      	mov	fp, r1
 800fab6:	f04f 0900 	mov.w	r9, #0
 800faba:	4652      	mov	r2, sl
 800fabc:	465b      	mov	r3, fp
 800fabe:	4650      	mov	r0, sl
 800fac0:	4659      	mov	r1, fp
 800fac2:	f7f0 fdb9 	bl	8000638 <__aeabi_dmul>
 800fac6:	4602      	mov	r2, r0
 800fac8:	460b      	mov	r3, r1
 800faca:	ec43 2b18 	vmov	d8, r2, r3
 800face:	f7f0 fdb3 	bl	8000638 <__aeabi_dmul>
 800fad2:	ec53 2b18 	vmov	r2, r3, d8
 800fad6:	4604      	mov	r4, r0
 800fad8:	460d      	mov	r5, r1
 800fada:	4650      	mov	r0, sl
 800fadc:	4659      	mov	r1, fp
 800fade:	f7f0 fdab 	bl	8000638 <__aeabi_dmul>
 800fae2:	a371      	add	r3, pc, #452	; (adr r3, 800fca8 <__kernel_tan+0x328>)
 800fae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae8:	ec41 0b19 	vmov	d9, r0, r1
 800faec:	4620      	mov	r0, r4
 800faee:	4629      	mov	r1, r5
 800faf0:	f7f0 fda2 	bl	8000638 <__aeabi_dmul>
 800faf4:	a36e      	add	r3, pc, #440	; (adr r3, 800fcb0 <__kernel_tan+0x330>)
 800faf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fafa:	f7f0 fbe7 	bl	80002cc <__adddf3>
 800fafe:	4622      	mov	r2, r4
 800fb00:	462b      	mov	r3, r5
 800fb02:	f7f0 fd99 	bl	8000638 <__aeabi_dmul>
 800fb06:	a36c      	add	r3, pc, #432	; (adr r3, 800fcb8 <__kernel_tan+0x338>)
 800fb08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb0c:	f7f0 fbde 	bl	80002cc <__adddf3>
 800fb10:	4622      	mov	r2, r4
 800fb12:	462b      	mov	r3, r5
 800fb14:	f7f0 fd90 	bl	8000638 <__aeabi_dmul>
 800fb18:	a369      	add	r3, pc, #420	; (adr r3, 800fcc0 <__kernel_tan+0x340>)
 800fb1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb1e:	f7f0 fbd5 	bl	80002cc <__adddf3>
 800fb22:	4622      	mov	r2, r4
 800fb24:	462b      	mov	r3, r5
 800fb26:	f7f0 fd87 	bl	8000638 <__aeabi_dmul>
 800fb2a:	a367      	add	r3, pc, #412	; (adr r3, 800fcc8 <__kernel_tan+0x348>)
 800fb2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb30:	f7f0 fbcc 	bl	80002cc <__adddf3>
 800fb34:	4622      	mov	r2, r4
 800fb36:	462b      	mov	r3, r5
 800fb38:	f7f0 fd7e 	bl	8000638 <__aeabi_dmul>
 800fb3c:	a364      	add	r3, pc, #400	; (adr r3, 800fcd0 <__kernel_tan+0x350>)
 800fb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb42:	f7f0 fbc3 	bl	80002cc <__adddf3>
 800fb46:	ec53 2b18 	vmov	r2, r3, d8
 800fb4a:	f7f0 fd75 	bl	8000638 <__aeabi_dmul>
 800fb4e:	a362      	add	r3, pc, #392	; (adr r3, 800fcd8 <__kernel_tan+0x358>)
 800fb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb54:	ec41 0b1a 	vmov	d10, r0, r1
 800fb58:	4620      	mov	r0, r4
 800fb5a:	4629      	mov	r1, r5
 800fb5c:	f7f0 fd6c 	bl	8000638 <__aeabi_dmul>
 800fb60:	a35f      	add	r3, pc, #380	; (adr r3, 800fce0 <__kernel_tan+0x360>)
 800fb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb66:	f7f0 fbb1 	bl	80002cc <__adddf3>
 800fb6a:	4622      	mov	r2, r4
 800fb6c:	462b      	mov	r3, r5
 800fb6e:	f7f0 fd63 	bl	8000638 <__aeabi_dmul>
 800fb72:	a35d      	add	r3, pc, #372	; (adr r3, 800fce8 <__kernel_tan+0x368>)
 800fb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb78:	f7f0 fba8 	bl	80002cc <__adddf3>
 800fb7c:	4622      	mov	r2, r4
 800fb7e:	462b      	mov	r3, r5
 800fb80:	f7f0 fd5a 	bl	8000638 <__aeabi_dmul>
 800fb84:	a35a      	add	r3, pc, #360	; (adr r3, 800fcf0 <__kernel_tan+0x370>)
 800fb86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb8a:	f7f0 fb9f 	bl	80002cc <__adddf3>
 800fb8e:	4622      	mov	r2, r4
 800fb90:	462b      	mov	r3, r5
 800fb92:	f7f0 fd51 	bl	8000638 <__aeabi_dmul>
 800fb96:	a358      	add	r3, pc, #352	; (adr r3, 800fcf8 <__kernel_tan+0x378>)
 800fb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb9c:	f7f0 fb96 	bl	80002cc <__adddf3>
 800fba0:	4622      	mov	r2, r4
 800fba2:	462b      	mov	r3, r5
 800fba4:	f7f0 fd48 	bl	8000638 <__aeabi_dmul>
 800fba8:	a355      	add	r3, pc, #340	; (adr r3, 800fd00 <__kernel_tan+0x380>)
 800fbaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbae:	f7f0 fb8d 	bl	80002cc <__adddf3>
 800fbb2:	4602      	mov	r2, r0
 800fbb4:	460b      	mov	r3, r1
 800fbb6:	ec51 0b1a 	vmov	r0, r1, d10
 800fbba:	f7f0 fb87 	bl	80002cc <__adddf3>
 800fbbe:	ec53 2b19 	vmov	r2, r3, d9
 800fbc2:	f7f0 fd39 	bl	8000638 <__aeabi_dmul>
 800fbc6:	4642      	mov	r2, r8
 800fbc8:	464b      	mov	r3, r9
 800fbca:	f7f0 fb7f 	bl	80002cc <__adddf3>
 800fbce:	ec53 2b18 	vmov	r2, r3, d8
 800fbd2:	f7f0 fd31 	bl	8000638 <__aeabi_dmul>
 800fbd6:	4642      	mov	r2, r8
 800fbd8:	464b      	mov	r3, r9
 800fbda:	f7f0 fb77 	bl	80002cc <__adddf3>
 800fbde:	a34a      	add	r3, pc, #296	; (adr r3, 800fd08 <__kernel_tan+0x388>)
 800fbe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fbe4:	4604      	mov	r4, r0
 800fbe6:	460d      	mov	r5, r1
 800fbe8:	ec51 0b19 	vmov	r0, r1, d9
 800fbec:	f7f0 fd24 	bl	8000638 <__aeabi_dmul>
 800fbf0:	4622      	mov	r2, r4
 800fbf2:	462b      	mov	r3, r5
 800fbf4:	f7f0 fb6a 	bl	80002cc <__adddf3>
 800fbf8:	460b      	mov	r3, r1
 800fbfa:	ec41 0b18 	vmov	d8, r0, r1
 800fbfe:	4602      	mov	r2, r0
 800fc00:	4659      	mov	r1, fp
 800fc02:	4650      	mov	r0, sl
 800fc04:	f7f0 fb62 	bl	80002cc <__adddf3>
 800fc08:	4b44      	ldr	r3, [pc, #272]	; (800fd1c <__kernel_tan+0x39c>)
 800fc0a:	429f      	cmp	r7, r3
 800fc0c:	4604      	mov	r4, r0
 800fc0e:	460d      	mov	r5, r1
 800fc10:	f340 8086 	ble.w	800fd20 <__kernel_tan+0x3a0>
 800fc14:	4630      	mov	r0, r6
 800fc16:	f7f0 fca5 	bl	8000564 <__aeabi_i2d>
 800fc1a:	4622      	mov	r2, r4
 800fc1c:	4680      	mov	r8, r0
 800fc1e:	4689      	mov	r9, r1
 800fc20:	462b      	mov	r3, r5
 800fc22:	4620      	mov	r0, r4
 800fc24:	4629      	mov	r1, r5
 800fc26:	f7f0 fd07 	bl	8000638 <__aeabi_dmul>
 800fc2a:	4642      	mov	r2, r8
 800fc2c:	4606      	mov	r6, r0
 800fc2e:	460f      	mov	r7, r1
 800fc30:	464b      	mov	r3, r9
 800fc32:	4620      	mov	r0, r4
 800fc34:	4629      	mov	r1, r5
 800fc36:	f7f0 fb49 	bl	80002cc <__adddf3>
 800fc3a:	4602      	mov	r2, r0
 800fc3c:	460b      	mov	r3, r1
 800fc3e:	4630      	mov	r0, r6
 800fc40:	4639      	mov	r1, r7
 800fc42:	f7f0 fe23 	bl	800088c <__aeabi_ddiv>
 800fc46:	ec53 2b18 	vmov	r2, r3, d8
 800fc4a:	f7f0 fb3d 	bl	80002c8 <__aeabi_dsub>
 800fc4e:	4602      	mov	r2, r0
 800fc50:	460b      	mov	r3, r1
 800fc52:	4650      	mov	r0, sl
 800fc54:	4659      	mov	r1, fp
 800fc56:	f7f0 fb37 	bl	80002c8 <__aeabi_dsub>
 800fc5a:	4602      	mov	r2, r0
 800fc5c:	460b      	mov	r3, r1
 800fc5e:	f7f0 fb35 	bl	80002cc <__adddf3>
 800fc62:	4602      	mov	r2, r0
 800fc64:	460b      	mov	r3, r1
 800fc66:	4640      	mov	r0, r8
 800fc68:	4649      	mov	r1, r9
 800fc6a:	f7f0 fb2d 	bl	80002c8 <__aeabi_dsub>
 800fc6e:	9b00      	ldr	r3, [sp, #0]
 800fc70:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 800fc74:	f00a 0a02 	and.w	sl, sl, #2
 800fc78:	4604      	mov	r4, r0
 800fc7a:	f1ca 0001 	rsb	r0, sl, #1
 800fc7e:	460d      	mov	r5, r1
 800fc80:	f7f0 fc70 	bl	8000564 <__aeabi_i2d>
 800fc84:	4602      	mov	r2, r0
 800fc86:	460b      	mov	r3, r1
 800fc88:	4620      	mov	r0, r4
 800fc8a:	4629      	mov	r1, r5
 800fc8c:	f7f0 fcd4 	bl	8000638 <__aeabi_dmul>
 800fc90:	e69f      	b.n	800f9d2 <__kernel_tan+0x52>
 800fc92:	bf00      	nop
 800fc94:	f3af 8000 	nop.w
 800fc98:	54442d18 	.word	0x54442d18
 800fc9c:	3fe921fb 	.word	0x3fe921fb
 800fca0:	33145c07 	.word	0x33145c07
 800fca4:	3c81a626 	.word	0x3c81a626
 800fca8:	74bf7ad4 	.word	0x74bf7ad4
 800fcac:	3efb2a70 	.word	0x3efb2a70
 800fcb0:	32f0a7e9 	.word	0x32f0a7e9
 800fcb4:	3f12b80f 	.word	0x3f12b80f
 800fcb8:	1a8d1068 	.word	0x1a8d1068
 800fcbc:	3f3026f7 	.word	0x3f3026f7
 800fcc0:	fee08315 	.word	0xfee08315
 800fcc4:	3f57dbc8 	.word	0x3f57dbc8
 800fcc8:	e96e8493 	.word	0xe96e8493
 800fccc:	3f8226e3 	.word	0x3f8226e3
 800fcd0:	1bb341fe 	.word	0x1bb341fe
 800fcd4:	3faba1ba 	.word	0x3faba1ba
 800fcd8:	db605373 	.word	0xdb605373
 800fcdc:	bef375cb 	.word	0xbef375cb
 800fce0:	a03792a6 	.word	0xa03792a6
 800fce4:	3f147e88 	.word	0x3f147e88
 800fce8:	f2f26501 	.word	0xf2f26501
 800fcec:	3f4344d8 	.word	0x3f4344d8
 800fcf0:	c9560328 	.word	0xc9560328
 800fcf4:	3f6d6d22 	.word	0x3f6d6d22
 800fcf8:	8406d637 	.word	0x8406d637
 800fcfc:	3f9664f4 	.word	0x3f9664f4
 800fd00:	1110fe7a 	.word	0x1110fe7a
 800fd04:	3fc11111 	.word	0x3fc11111
 800fd08:	55555563 	.word	0x55555563
 800fd0c:	3fd55555 	.word	0x3fd55555
 800fd10:	3e2fffff 	.word	0x3e2fffff
 800fd14:	3ff00000 	.word	0x3ff00000
 800fd18:	bff00000 	.word	0xbff00000
 800fd1c:	3fe59427 	.word	0x3fe59427
 800fd20:	2e01      	cmp	r6, #1
 800fd22:	d02f      	beq.n	800fd84 <__kernel_tan+0x404>
 800fd24:	460f      	mov	r7, r1
 800fd26:	4602      	mov	r2, r0
 800fd28:	460b      	mov	r3, r1
 800fd2a:	4689      	mov	r9, r1
 800fd2c:	2000      	movs	r0, #0
 800fd2e:	4917      	ldr	r1, [pc, #92]	; (800fd8c <__kernel_tan+0x40c>)
 800fd30:	f7f0 fdac 	bl	800088c <__aeabi_ddiv>
 800fd34:	2600      	movs	r6, #0
 800fd36:	e9cd 0100 	strd	r0, r1, [sp]
 800fd3a:	4652      	mov	r2, sl
 800fd3c:	465b      	mov	r3, fp
 800fd3e:	4630      	mov	r0, r6
 800fd40:	4639      	mov	r1, r7
 800fd42:	f7f0 fac1 	bl	80002c8 <__aeabi_dsub>
 800fd46:	e9dd 4500 	ldrd	r4, r5, [sp]
 800fd4a:	4602      	mov	r2, r0
 800fd4c:	460b      	mov	r3, r1
 800fd4e:	ec51 0b18 	vmov	r0, r1, d8
 800fd52:	f7f0 fab9 	bl	80002c8 <__aeabi_dsub>
 800fd56:	4632      	mov	r2, r6
 800fd58:	462b      	mov	r3, r5
 800fd5a:	f7f0 fc6d 	bl	8000638 <__aeabi_dmul>
 800fd5e:	46b0      	mov	r8, r6
 800fd60:	460f      	mov	r7, r1
 800fd62:	4642      	mov	r2, r8
 800fd64:	462b      	mov	r3, r5
 800fd66:	4634      	mov	r4, r6
 800fd68:	4649      	mov	r1, r9
 800fd6a:	4606      	mov	r6, r0
 800fd6c:	4640      	mov	r0, r8
 800fd6e:	f7f0 fc63 	bl	8000638 <__aeabi_dmul>
 800fd72:	4b07      	ldr	r3, [pc, #28]	; (800fd90 <__kernel_tan+0x410>)
 800fd74:	2200      	movs	r2, #0
 800fd76:	f7f0 faa9 	bl	80002cc <__adddf3>
 800fd7a:	4602      	mov	r2, r0
 800fd7c:	460b      	mov	r3, r1
 800fd7e:	4630      	mov	r0, r6
 800fd80:	4639      	mov	r1, r7
 800fd82:	e665      	b.n	800fa50 <__kernel_tan+0xd0>
 800fd84:	4682      	mov	sl, r0
 800fd86:	468b      	mov	fp, r1
 800fd88:	e625      	b.n	800f9d6 <__kernel_tan+0x56>
 800fd8a:	bf00      	nop
 800fd8c:	bff00000 	.word	0xbff00000
 800fd90:	3ff00000 	.word	0x3ff00000
 800fd94:	00000000 	.word	0x00000000

0800fd98 <floor>:
 800fd98:	ec51 0b10 	vmov	r0, r1, d0
 800fd9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fda0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800fda4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800fda8:	2e13      	cmp	r6, #19
 800fdaa:	ee10 5a10 	vmov	r5, s0
 800fdae:	ee10 8a10 	vmov	r8, s0
 800fdb2:	460c      	mov	r4, r1
 800fdb4:	dc32      	bgt.n	800fe1c <floor+0x84>
 800fdb6:	2e00      	cmp	r6, #0
 800fdb8:	da14      	bge.n	800fde4 <floor+0x4c>
 800fdba:	a333      	add	r3, pc, #204	; (adr r3, 800fe88 <floor+0xf0>)
 800fdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc0:	f7f0 fa84 	bl	80002cc <__adddf3>
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	f7f0 fec6 	bl	8000b58 <__aeabi_dcmpgt>
 800fdcc:	b138      	cbz	r0, 800fdde <floor+0x46>
 800fdce:	2c00      	cmp	r4, #0
 800fdd0:	da57      	bge.n	800fe82 <floor+0xea>
 800fdd2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800fdd6:	431d      	orrs	r5, r3
 800fdd8:	d001      	beq.n	800fdde <floor+0x46>
 800fdda:	4c2d      	ldr	r4, [pc, #180]	; (800fe90 <floor+0xf8>)
 800fddc:	2500      	movs	r5, #0
 800fdde:	4621      	mov	r1, r4
 800fde0:	4628      	mov	r0, r5
 800fde2:	e025      	b.n	800fe30 <floor+0x98>
 800fde4:	4f2b      	ldr	r7, [pc, #172]	; (800fe94 <floor+0xfc>)
 800fde6:	4137      	asrs	r7, r6
 800fde8:	ea01 0307 	and.w	r3, r1, r7
 800fdec:	4303      	orrs	r3, r0
 800fdee:	d01f      	beq.n	800fe30 <floor+0x98>
 800fdf0:	a325      	add	r3, pc, #148	; (adr r3, 800fe88 <floor+0xf0>)
 800fdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf6:	f7f0 fa69 	bl	80002cc <__adddf3>
 800fdfa:	2200      	movs	r2, #0
 800fdfc:	2300      	movs	r3, #0
 800fdfe:	f7f0 feab 	bl	8000b58 <__aeabi_dcmpgt>
 800fe02:	2800      	cmp	r0, #0
 800fe04:	d0eb      	beq.n	800fdde <floor+0x46>
 800fe06:	2c00      	cmp	r4, #0
 800fe08:	bfbe      	ittt	lt
 800fe0a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fe0e:	fa43 f606 	asrlt.w	r6, r3, r6
 800fe12:	19a4      	addlt	r4, r4, r6
 800fe14:	ea24 0407 	bic.w	r4, r4, r7
 800fe18:	2500      	movs	r5, #0
 800fe1a:	e7e0      	b.n	800fdde <floor+0x46>
 800fe1c:	2e33      	cmp	r6, #51	; 0x33
 800fe1e:	dd0b      	ble.n	800fe38 <floor+0xa0>
 800fe20:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fe24:	d104      	bne.n	800fe30 <floor+0x98>
 800fe26:	ee10 2a10 	vmov	r2, s0
 800fe2a:	460b      	mov	r3, r1
 800fe2c:	f7f0 fa4e 	bl	80002cc <__adddf3>
 800fe30:	ec41 0b10 	vmov	d0, r0, r1
 800fe34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fe38:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fe3c:	f04f 33ff 	mov.w	r3, #4294967295
 800fe40:	fa23 f707 	lsr.w	r7, r3, r7
 800fe44:	4207      	tst	r7, r0
 800fe46:	d0f3      	beq.n	800fe30 <floor+0x98>
 800fe48:	a30f      	add	r3, pc, #60	; (adr r3, 800fe88 <floor+0xf0>)
 800fe4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4e:	f7f0 fa3d 	bl	80002cc <__adddf3>
 800fe52:	2200      	movs	r2, #0
 800fe54:	2300      	movs	r3, #0
 800fe56:	f7f0 fe7f 	bl	8000b58 <__aeabi_dcmpgt>
 800fe5a:	2800      	cmp	r0, #0
 800fe5c:	d0bf      	beq.n	800fdde <floor+0x46>
 800fe5e:	2c00      	cmp	r4, #0
 800fe60:	da02      	bge.n	800fe68 <floor+0xd0>
 800fe62:	2e14      	cmp	r6, #20
 800fe64:	d103      	bne.n	800fe6e <floor+0xd6>
 800fe66:	3401      	adds	r4, #1
 800fe68:	ea25 0507 	bic.w	r5, r5, r7
 800fe6c:	e7b7      	b.n	800fdde <floor+0x46>
 800fe6e:	2301      	movs	r3, #1
 800fe70:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fe74:	fa03 f606 	lsl.w	r6, r3, r6
 800fe78:	4435      	add	r5, r6
 800fe7a:	4545      	cmp	r5, r8
 800fe7c:	bf38      	it	cc
 800fe7e:	18e4      	addcc	r4, r4, r3
 800fe80:	e7f2      	b.n	800fe68 <floor+0xd0>
 800fe82:	2500      	movs	r5, #0
 800fe84:	462c      	mov	r4, r5
 800fe86:	e7aa      	b.n	800fdde <floor+0x46>
 800fe88:	8800759c 	.word	0x8800759c
 800fe8c:	7e37e43c 	.word	0x7e37e43c
 800fe90:	bff00000 	.word	0xbff00000
 800fe94:	000fffff 	.word	0x000fffff

0800fe98 <scalbn>:
 800fe98:	b570      	push	{r4, r5, r6, lr}
 800fe9a:	ec55 4b10 	vmov	r4, r5, d0
 800fe9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fea2:	4606      	mov	r6, r0
 800fea4:	462b      	mov	r3, r5
 800fea6:	b99a      	cbnz	r2, 800fed0 <scalbn+0x38>
 800fea8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800feac:	4323      	orrs	r3, r4
 800feae:	d036      	beq.n	800ff1e <scalbn+0x86>
 800feb0:	4b39      	ldr	r3, [pc, #228]	; (800ff98 <scalbn+0x100>)
 800feb2:	4629      	mov	r1, r5
 800feb4:	ee10 0a10 	vmov	r0, s0
 800feb8:	2200      	movs	r2, #0
 800feba:	f7f0 fbbd 	bl	8000638 <__aeabi_dmul>
 800febe:	4b37      	ldr	r3, [pc, #220]	; (800ff9c <scalbn+0x104>)
 800fec0:	429e      	cmp	r6, r3
 800fec2:	4604      	mov	r4, r0
 800fec4:	460d      	mov	r5, r1
 800fec6:	da10      	bge.n	800feea <scalbn+0x52>
 800fec8:	a32b      	add	r3, pc, #172	; (adr r3, 800ff78 <scalbn+0xe0>)
 800feca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fece:	e03a      	b.n	800ff46 <scalbn+0xae>
 800fed0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fed4:	428a      	cmp	r2, r1
 800fed6:	d10c      	bne.n	800fef2 <scalbn+0x5a>
 800fed8:	ee10 2a10 	vmov	r2, s0
 800fedc:	4620      	mov	r0, r4
 800fede:	4629      	mov	r1, r5
 800fee0:	f7f0 f9f4 	bl	80002cc <__adddf3>
 800fee4:	4604      	mov	r4, r0
 800fee6:	460d      	mov	r5, r1
 800fee8:	e019      	b.n	800ff1e <scalbn+0x86>
 800feea:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800feee:	460b      	mov	r3, r1
 800fef0:	3a36      	subs	r2, #54	; 0x36
 800fef2:	4432      	add	r2, r6
 800fef4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fef8:	428a      	cmp	r2, r1
 800fefa:	dd08      	ble.n	800ff0e <scalbn+0x76>
 800fefc:	2d00      	cmp	r5, #0
 800fefe:	a120      	add	r1, pc, #128	; (adr r1, 800ff80 <scalbn+0xe8>)
 800ff00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff04:	da1c      	bge.n	800ff40 <scalbn+0xa8>
 800ff06:	a120      	add	r1, pc, #128	; (adr r1, 800ff88 <scalbn+0xf0>)
 800ff08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff0c:	e018      	b.n	800ff40 <scalbn+0xa8>
 800ff0e:	2a00      	cmp	r2, #0
 800ff10:	dd08      	ble.n	800ff24 <scalbn+0x8c>
 800ff12:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ff16:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ff1a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff1e:	ec45 4b10 	vmov	d0, r4, r5
 800ff22:	bd70      	pop	{r4, r5, r6, pc}
 800ff24:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ff28:	da19      	bge.n	800ff5e <scalbn+0xc6>
 800ff2a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ff2e:	429e      	cmp	r6, r3
 800ff30:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800ff34:	dd0a      	ble.n	800ff4c <scalbn+0xb4>
 800ff36:	a112      	add	r1, pc, #72	; (adr r1, 800ff80 <scalbn+0xe8>)
 800ff38:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff3c:	2b00      	cmp	r3, #0
 800ff3e:	d1e2      	bne.n	800ff06 <scalbn+0x6e>
 800ff40:	a30f      	add	r3, pc, #60	; (adr r3, 800ff80 <scalbn+0xe8>)
 800ff42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff46:	f7f0 fb77 	bl	8000638 <__aeabi_dmul>
 800ff4a:	e7cb      	b.n	800fee4 <scalbn+0x4c>
 800ff4c:	a10a      	add	r1, pc, #40	; (adr r1, 800ff78 <scalbn+0xe0>)
 800ff4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff52:	2b00      	cmp	r3, #0
 800ff54:	d0b8      	beq.n	800fec8 <scalbn+0x30>
 800ff56:	a10e      	add	r1, pc, #56	; (adr r1, 800ff90 <scalbn+0xf8>)
 800ff58:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ff5c:	e7b4      	b.n	800fec8 <scalbn+0x30>
 800ff5e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ff62:	3236      	adds	r2, #54	; 0x36
 800ff64:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ff68:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ff6c:	4620      	mov	r0, r4
 800ff6e:	4b0c      	ldr	r3, [pc, #48]	; (800ffa0 <scalbn+0x108>)
 800ff70:	2200      	movs	r2, #0
 800ff72:	e7e8      	b.n	800ff46 <scalbn+0xae>
 800ff74:	f3af 8000 	nop.w
 800ff78:	c2f8f359 	.word	0xc2f8f359
 800ff7c:	01a56e1f 	.word	0x01a56e1f
 800ff80:	8800759c 	.word	0x8800759c
 800ff84:	7e37e43c 	.word	0x7e37e43c
 800ff88:	8800759c 	.word	0x8800759c
 800ff8c:	fe37e43c 	.word	0xfe37e43c
 800ff90:	c2f8f359 	.word	0xc2f8f359
 800ff94:	81a56e1f 	.word	0x81a56e1f
 800ff98:	43500000 	.word	0x43500000
 800ff9c:	ffff3cb0 	.word	0xffff3cb0
 800ffa0:	3c900000 	.word	0x3c900000

0800ffa4 <_init>:
 800ffa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffa6:	bf00      	nop
 800ffa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffaa:	bc08      	pop	{r3}
 800ffac:	469e      	mov	lr, r3
 800ffae:	4770      	bx	lr

0800ffb0 <_fini>:
 800ffb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffb2:	bf00      	nop
 800ffb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffb6:	bc08      	pop	{r3}
 800ffb8:	469e      	mov	lr, r3
 800ffba:	4770      	bx	lr
