Running: E:\Apps\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o E:/Projects/ISE Design/CAW_08/shift_register_4bit_tb_isim_beh.exe -prj E:/Projects/ISE Design/CAW_08/shift_register_4bit_tb_beh.prj work.shift_register_4bit_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/Projects/ISE Design/CAW_08/MUX.vhd" into library work
Parsing VHDL file "E:/Projects/ISE Design/CAW_08/D_FF.vhd" into library work
Parsing VHDL file "E:/Projects/ISE Design/CAW_08/shift_register_4bit.vhd" into library work
Parsing VHDL file "E:/Projects/ISE Design/CAW_08/shift_register_4bit_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity MUX [mux_default]
Compiling architecture behavioral of entity D_FF [d_ff_default]
Compiling architecture behavioral of entity shift_register_4bit [shift_register_4bit_default]
Compiling architecture behavior of entity shift_register_4bit_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable E:/Projects/ISE Design/CAW_08/shift_register_4bit_tb_isim_beh.exe
Fuse Memory Usage: 29320 KB
Fuse CPU Usage: 468 ms
