/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] celloutsig_0_0z;
  wire [7:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_17z;
  wire [17:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_3z;
  wire [17:0] celloutsig_0_5z;
  wire [25:0] celloutsig_0_6z;
  wire [31:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [18:0] celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [16:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_0z & celloutsig_1_1z);
  assign celloutsig_1_0z = ~(in_data[102] & in_data[120]);
  assign celloutsig_1_9z = !(celloutsig_1_7z ? celloutsig_1_6z : celloutsig_1_4z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_2z = in_data[163:149] + { in_data[169:159], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[109:107] + { celloutsig_1_3z[12:11], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_3z[10:7], celloutsig_1_2z } + { celloutsig_1_8z[7:3], celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_8z = { celloutsig_0_1z[13:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } + { celloutsig_0_5z[17:6], celloutsig_0_5z[11:10], celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[0], celloutsig_1_0z, celloutsig_1_5z } == celloutsig_1_2z[11:7];
  assign celloutsig_1_10z = in_data[157:151] == { in_data[136:131], celloutsig_1_0z };
  assign celloutsig_1_16z = { celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z } % { 1'h1, in_data[189], celloutsig_1_1z };
  assign celloutsig_1_18z = celloutsig_1_13z[10:8] % { 1'h1, celloutsig_1_17z[1:0] };
  assign celloutsig_1_19z = { celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_5z } % { 1'h1, celloutsig_1_14z[7], celloutsig_1_16z };
  assign celloutsig_0_12z = in_data[15:11] % { 1'h1, celloutsig_0_2z[3:0] };
  assign celloutsig_0_2z = celloutsig_0_1z[13:8] % { 1'h1, celloutsig_0_1z[16:12] };
  assign celloutsig_1_3z = in_data[178:162] % { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_6z[16:9] % { 1'h1, celloutsig_0_8z[27:21] };
  assign celloutsig_0_1z = { in_data[28:17], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[64:48] };
  assign celloutsig_1_8z = celloutsig_1_7z ? in_data[151:142] : { in_data[119:112], 2'h0 };
  assign celloutsig_0_6z = celloutsig_0_1z[1] ? { in_data[36:35], celloutsig_0_2z, celloutsig_0_5z[17:6], celloutsig_0_5z[11:6] } : { celloutsig_0_1z[16:9], celloutsig_0_1z[17:2], 1'h0, celloutsig_0_1z[0] };
  assign celloutsig_1_12z = ^ { celloutsig_1_3z[5:1], celloutsig_1_5z };
  assign celloutsig_0_3z = { in_data[33:29], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } >> { in_data[57:38], celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_12z[4:1] >> celloutsig_0_11z[7:4];
  assign celloutsig_0_28z = { celloutsig_0_17z[3:1], celloutsig_0_12z } >> celloutsig_0_3z[17:10];
  assign celloutsig_1_14z = { celloutsig_1_8z[7:4], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_12z } >>> in_data[143:134];
  assign celloutsig_1_17z = celloutsig_1_13z[9:7] ^ { celloutsig_1_3z[6], celloutsig_1_10z, celloutsig_1_9z };
  assign celloutsig_0_27z = celloutsig_0_8z[29:14] ^ { celloutsig_0_5z[17:6], celloutsig_0_5z[11:8] };
  assign celloutsig_1_11z = ~((celloutsig_1_4z & celloutsig_1_5z[2]) | celloutsig_1_6z);
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[11:9];
  assign celloutsig_1_6z = ~((in_data[154] & celloutsig_1_0z) | (celloutsig_1_0z & celloutsig_1_1z));
  assign { celloutsig_0_5z[11:6], celloutsig_0_5z[17:12] } = ~ { celloutsig_0_2z, celloutsig_0_1z[15:10] };
  assign celloutsig_0_5z[5:0] = celloutsig_0_5z[11:6];
  assign { out_data[130:128], out_data[100:96], out_data[47:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
