

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Dec  3 19:17:40 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    23.438|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10913|  10913|  10913|  10913|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  10912|  10912|       341|          -|          -|    32|    no    |
        | + Row_Loop    |    338|    338|        27|         26|          1|    13|    yes   |
        +---------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 26, D = 27, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 30 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 3 
30 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_1_out) nounwind, !map !7"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out) nounwind, !map !14"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 33 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 35 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 36 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 38 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [pool/pooling.cpp:11]   --->   Operation 41 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i15" [pool/pooling.cpp:13]   --->   Operation 42 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i16" [pool/pooling.cpp:13]   --->   Operation 43 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i6 %f_0 to i13" [pool/pooling.cpp:13]   --->   Operation 44 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 45 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 46 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop ]"   --->   Operation 47 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%phi_mul = phi i13 [ 0, %Filter_Loop_begin ], [ %add_ln35_25, %Row_Loop ]" [pool/pooling.cpp:35]   --->   Operation 48 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 49 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 51 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop" [pool/pooling.cpp:13]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [pool/pooling.cpp:25]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i16" [pool/pooling.cpp:28]   --->   Operation 54 'zext' 'zext_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28 = mul i16 832, %zext_ln28" [pool/pooling.cpp:28]   --->   Operation 55 'mul' 'mul_ln28' <Predicate = (!icmp_ln13)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i16 %mul_ln28 to i15" [pool/pooling.cpp:28]   --->   Operation 56 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_144 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 57 'partselect' 'tmp_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_145 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_144, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 58 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %tmp_145 to i64" [pool/pooling.cpp:28]   --->   Operation 59 'sext' 'sext_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%conv_1_out_addr = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %sext_ln28" [pool/pooling.cpp:28]   --->   Operation 60 'getelementptr' 'conv_1_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln28_92 = or i16 %tmp_145, 64" [pool/pooling.cpp:28]   --->   Operation 61 'or' 'or_ln28_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i16 %or_ln28_92 to i64" [pool/pooling.cpp:28]   --->   Operation 62 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1_out_addr_4 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 63 'getelementptr' 'conv_1_out_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 64 'load' 'conv_1_out_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_3 : Operation 65 [2/2] (3.25ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 65 'load' 'conv_1_out_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 4 <SV = 3> <Delay = 11.0>
ST_4 : Operation 66 [1/1] (1.94ns)   --->   "%add_ln28_2 = add i15 128, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 66 'add' 'add_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_146 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_2, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 67 'partselect' 'tmp_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_147 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_146, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 68 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i15 %tmp_147 to i64" [pool/pooling.cpp:28]   --->   Operation 69 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%conv_1_out_addr_8 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 70 'getelementptr' 'conv_1_out_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.94ns)   --->   "%add_ln28_5 = add i15 192, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 71 'add' 'add_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_148 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_5, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 72 'partselect' 'tmp_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_149 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_148, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 73 'bitconcatenate' 'tmp_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i15 %tmp_149 to i64" [pool/pooling.cpp:28]   --->   Operation 74 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_1_out_addr_12 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_6" [pool/pooling.cpp:28]   --->   Operation 75 'getelementptr' 'conv_1_out_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (3.25ns)   --->   "%conv_1_out_load = load float* %conv_1_out_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 76 'load' 'conv_1_out_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_load to i32" [pool/pooling.cpp:28]   --->   Operation 77 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 78 'partselect' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 79 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_2, -1" [pool/pooling.cpp:28]   --->   Operation 80 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 81 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 82 'or' 'or_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (6.78ns)   --->   "%tmp_3 = fcmp ogt float %conv_1_out_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 83 'fcmp' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_3" [pool/pooling.cpp:28]   --->   Operation 84 'and' 'and_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 85 'select' 'select_ln28' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln25 = or i5 %shl_ln, 1" [pool/pooling.cpp:25]   --->   Operation 86 'or' 'or_ln25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_26 = zext i5 %or_ln25 to i16" [pool/pooling.cpp:28]   --->   Operation 87 'zext' 'zext_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln28_1 = mul i16 832, %zext_ln28_26" [pool/pooling.cpp:28]   --->   Operation 88 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i16 %mul_ln28_1 to i15" [pool/pooling.cpp:28]   --->   Operation 89 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_168 = call i10 @_ssdm_op_PartSelect.i10.i16.i32.i32(i16 %mul_ln28_1, i32 6, i32 15)" [pool/pooling.cpp:28]   --->   Operation 90 'partselect' 'tmp_168' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 91 [1/2] (3.25ns)   --->   "%conv_1_out_load_4 = load float* %conv_1_out_addr_4, align 4" [pool/pooling.cpp:28]   --->   Operation 91 'load' 'conv_1_out_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln28_7 = bitcast float %conv_1_out_load_4 to i32" [pool/pooling.cpp:28]   --->   Operation 92 'bitcast' 'bitcast_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_7, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 93 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln28_9 = trunc i32 %bitcast_ln28_7 to i23" [pool/pooling.cpp:28]   --->   Operation 94 'trunc' 'trunc_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.55ns)   --->   "%icmp_ln28_14 = icmp ne i8 %tmp_12, -1" [pool/pooling.cpp:28]   --->   Operation 95 'icmp' 'icmp_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.44ns)   --->   "%icmp_ln28_15 = icmp eq i23 %trunc_ln28_9, 0" [pool/pooling.cpp:28]   --->   Operation 96 'icmp' 'icmp_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%or_ln28_7 = or i1 %icmp_ln28_15, %icmp_ln28_14" [pool/pooling.cpp:28]   --->   Operation 97 'or' 'or_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (6.78ns)   --->   "%tmp_13 = fcmp ogt float %conv_1_out_load_4, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 98 'fcmp' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_4)   --->   "%and_ln28_7 = and i1 %or_ln28_7, %tmp_13" [pool/pooling.cpp:28]   --->   Operation 99 'and' 'and_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_4 = select i1 %and_ln28_7, float %conv_1_out_load_4, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 100 'select' 'select_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [2/2] (3.25ns)   --->   "%conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 101 'load' 'conv_1_out_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 102 [2/2] (3.25ns)   --->   "%conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 102 'load' 'conv_1_out_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 5 <SV = 4> <Delay = 11.0>
ST_5 : Operation 103 [1/1] (1.94ns)   --->   "%add_ln28_8 = add i15 256, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 103 'add' 'add_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_150 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_8, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 104 'partselect' 'tmp_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_151 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_150, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 105 'bitconcatenate' 'tmp_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i15 %tmp_151 to i64" [pool/pooling.cpp:28]   --->   Operation 106 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%conv_1_out_addr_16 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_8" [pool/pooling.cpp:28]   --->   Operation 107 'getelementptr' 'conv_1_out_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (1.94ns)   --->   "%add_ln28_11 = add i15 320, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 108 'add' 'add_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_152 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_11, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 109 'partselect' 'tmp_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_153 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_152, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 110 'bitconcatenate' 'tmp_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i15 %tmp_153 to i64" [pool/pooling.cpp:28]   --->   Operation 111 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_out_addr_20 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_10" [pool/pooling.cpp:28]   --->   Operation 112 'getelementptr' 'conv_1_out_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 113 [1/2] (3.25ns)   --->   "%conv_1_out_load_8 = load float* %conv_1_out_addr_8, align 4" [pool/pooling.cpp:28]   --->   Operation 113 'load' 'conv_1_out_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln28_14 = bitcast float %conv_1_out_load_8 to i32" [pool/pooling.cpp:28]   --->   Operation 114 'bitcast' 'bitcast_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_14, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 115 'partselect' 'tmp_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln28_16 = trunc i32 %bitcast_ln28_14 to i23" [pool/pooling.cpp:28]   --->   Operation 116 'trunc' 'trunc_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (1.55ns)   --->   "%icmp_ln28_28 = icmp ne i8 %tmp_23, -1" [pool/pooling.cpp:28]   --->   Operation 117 'icmp' 'icmp_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (2.44ns)   --->   "%icmp_ln28_29 = icmp eq i23 %trunc_ln28_16, 0" [pool/pooling.cpp:28]   --->   Operation 118 'icmp' 'icmp_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%or_ln28_14 = or i1 %icmp_ln28_29, %icmp_ln28_28" [pool/pooling.cpp:28]   --->   Operation 119 'or' 'or_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (6.78ns)   --->   "%tmp_24 = fcmp ogt float %conv_1_out_load_8, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 120 'fcmp' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_8)   --->   "%and_ln28_14 = and i1 %or_ln28_14, %tmp_24" [pool/pooling.cpp:28]   --->   Operation 121 'and' 'and_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_8 = select i1 %and_ln28_14, float %conv_1_out_load_8, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 122 'select' 'select_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (3.25ns)   --->   "%conv_1_out_load_12 = load float* %conv_1_out_addr_12, align 4" [pool/pooling.cpp:28]   --->   Operation 123 'load' 'conv_1_out_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln28_21 = bitcast float %conv_1_out_load_12 to i32" [pool/pooling.cpp:28]   --->   Operation 124 'bitcast' 'bitcast_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_21, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 125 'partselect' 'tmp_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln28_23 = trunc i32 %bitcast_ln28_21 to i23" [pool/pooling.cpp:28]   --->   Operation 126 'trunc' 'trunc_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (1.55ns)   --->   "%icmp_ln28_42 = icmp ne i8 %tmp_34, -1" [pool/pooling.cpp:28]   --->   Operation 127 'icmp' 'icmp_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (2.44ns)   --->   "%icmp_ln28_43 = icmp eq i23 %trunc_ln28_23, 0" [pool/pooling.cpp:28]   --->   Operation 128 'icmp' 'icmp_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%or_ln28_21 = or i1 %icmp_ln28_43, %icmp_ln28_42" [pool/pooling.cpp:28]   --->   Operation 129 'or' 'or_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (6.78ns)   --->   "%tmp_35 = fcmp ogt float %conv_1_out_load_12, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 130 'fcmp' 'tmp_35' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_12)   --->   "%and_ln28_21 = and i1 %or_ln28_21, %tmp_35" [pool/pooling.cpp:28]   --->   Operation 131 'and' 'and_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_12 = select i1 %and_ln28_21, float %conv_1_out_load_12, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 132 'select' 'select_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [2/2] (3.25ns)   --->   "%conv_1_out_load_16 = load float* %conv_1_out_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 133 'load' 'conv_1_out_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 134 [2/2] (3.25ns)   --->   "%conv_1_out_load_20 = load float* %conv_1_out_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 134 'load' 'conv_1_out_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 6 <SV = 5> <Delay = 11.0>
ST_6 : Operation 135 [1/1] (1.94ns)   --->   "%add_ln28_14 = add i15 384, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 135 'add' 'add_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_154 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_14, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 136 'partselect' 'tmp_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_155 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_154, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 137 'bitconcatenate' 'tmp_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i15 %tmp_155 to i64" [pool/pooling.cpp:28]   --->   Operation 138 'zext' 'zext_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%conv_1_out_addr_24 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_12" [pool/pooling.cpp:28]   --->   Operation 139 'getelementptr' 'conv_1_out_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (1.94ns)   --->   "%add_ln28_17 = add i15 448, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 140 'add' 'add_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_156 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_17, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 141 'partselect' 'tmp_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_157 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_156, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 142 'bitconcatenate' 'tmp_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i15 %tmp_157 to i64" [pool/pooling.cpp:28]   --->   Operation 143 'zext' 'zext_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%conv_1_out_addr_28 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_14" [pool/pooling.cpp:28]   --->   Operation 144 'getelementptr' 'conv_1_out_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 145 [1/2] (3.25ns)   --->   "%conv_1_out_load_16 = load float* %conv_1_out_addr_16, align 4" [pool/pooling.cpp:28]   --->   Operation 145 'load' 'conv_1_out_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln28_28 = bitcast float %conv_1_out_load_16 to i32" [pool/pooling.cpp:28]   --->   Operation 146 'bitcast' 'bitcast_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 147 'partselect' 'tmp_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln28_30 = trunc i32 %bitcast_ln28_28 to i23" [pool/pooling.cpp:28]   --->   Operation 148 'trunc' 'trunc_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (1.55ns)   --->   "%icmp_ln28_56 = icmp ne i8 %tmp_45, -1" [pool/pooling.cpp:28]   --->   Operation 149 'icmp' 'icmp_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (2.44ns)   --->   "%icmp_ln28_57 = icmp eq i23 %trunc_ln28_30, 0" [pool/pooling.cpp:28]   --->   Operation 150 'icmp' 'icmp_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%or_ln28_28 = or i1 %icmp_ln28_57, %icmp_ln28_56" [pool/pooling.cpp:28]   --->   Operation 151 'or' 'or_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (6.78ns)   --->   "%tmp_46 = fcmp ogt float %conv_1_out_load_16, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 152 'fcmp' 'tmp_46' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_16)   --->   "%and_ln28_28 = and i1 %or_ln28_28, %tmp_46" [pool/pooling.cpp:28]   --->   Operation 153 'and' 'and_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_16 = select i1 %and_ln28_28, float %conv_1_out_load_16, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 154 'select' 'select_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/2] (3.25ns)   --->   "%conv_1_out_load_20 = load float* %conv_1_out_addr_20, align 4" [pool/pooling.cpp:28]   --->   Operation 155 'load' 'conv_1_out_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln28_35 = bitcast float %conv_1_out_load_20 to i32" [pool/pooling.cpp:28]   --->   Operation 156 'bitcast' 'bitcast_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_35, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 157 'partselect' 'tmp_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln28_37 = trunc i32 %bitcast_ln28_35 to i23" [pool/pooling.cpp:28]   --->   Operation 158 'trunc' 'trunc_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (1.55ns)   --->   "%icmp_ln28_70 = icmp ne i8 %tmp_56, -1" [pool/pooling.cpp:28]   --->   Operation 159 'icmp' 'icmp_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/1] (2.44ns)   --->   "%icmp_ln28_71 = icmp eq i23 %trunc_ln28_37, 0" [pool/pooling.cpp:28]   --->   Operation 160 'icmp' 'icmp_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%or_ln28_35 = or i1 %icmp_ln28_71, %icmp_ln28_70" [pool/pooling.cpp:28]   --->   Operation 161 'or' 'or_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (6.78ns)   --->   "%tmp_57 = fcmp ogt float %conv_1_out_load_20, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 162 'fcmp' 'tmp_57' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_20)   --->   "%and_ln28_35 = and i1 %or_ln28_35, %tmp_57" [pool/pooling.cpp:28]   --->   Operation 163 'and' 'and_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_20 = select i1 %and_ln28_35, float %conv_1_out_load_20, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 164 'select' 'select_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [2/2] (3.25ns)   --->   "%conv_1_out_load_24 = load float* %conv_1_out_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 165 'load' 'conv_1_out_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 166 [2/2] (3.25ns)   --->   "%conv_1_out_load_28 = load float* %conv_1_out_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 166 'load' 'conv_1_out_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 7 <SV = 6> <Delay = 11.0>
ST_7 : Operation 167 [1/1] (1.94ns)   --->   "%add_ln28_20 = add i15 512, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 167 'add' 'add_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_158 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_20, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 168 'partselect' 'tmp_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_159 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_158, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 169 'bitconcatenate' 'tmp_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln28_16 = zext i15 %tmp_159 to i64" [pool/pooling.cpp:28]   --->   Operation 170 'zext' 'zext_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%conv_1_out_addr_32 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_16" [pool/pooling.cpp:28]   --->   Operation 171 'getelementptr' 'conv_1_out_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (1.94ns)   --->   "%add_ln28_23 = add i15 576, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 172 'add' 'add_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_160 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_23, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 173 'partselect' 'tmp_160' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_161 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_160, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 174 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln28_18 = zext i15 %tmp_161 to i64" [pool/pooling.cpp:28]   --->   Operation 175 'zext' 'zext_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%conv_1_out_addr_36 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_18" [pool/pooling.cpp:28]   --->   Operation 176 'getelementptr' 'conv_1_out_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 177 [1/2] (3.25ns)   --->   "%conv_1_out_load_24 = load float* %conv_1_out_addr_24, align 4" [pool/pooling.cpp:28]   --->   Operation 177 'load' 'conv_1_out_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln28_42 = bitcast float %conv_1_out_load_24 to i32" [pool/pooling.cpp:28]   --->   Operation 178 'bitcast' 'bitcast_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_42, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 179 'partselect' 'tmp_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln28_44 = trunc i32 %bitcast_ln28_42 to i23" [pool/pooling.cpp:28]   --->   Operation 180 'trunc' 'trunc_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln28_84 = icmp ne i8 %tmp_67, -1" [pool/pooling.cpp:28]   --->   Operation 181 'icmp' 'icmp_ln28_84' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (2.44ns)   --->   "%icmp_ln28_85 = icmp eq i23 %trunc_ln28_44, 0" [pool/pooling.cpp:28]   --->   Operation 182 'icmp' 'icmp_ln28_85' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%or_ln28_42 = or i1 %icmp_ln28_85, %icmp_ln28_84" [pool/pooling.cpp:28]   --->   Operation 183 'or' 'or_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (6.78ns)   --->   "%tmp_68 = fcmp ogt float %conv_1_out_load_24, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 184 'fcmp' 'tmp_68' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_24)   --->   "%and_ln28_42 = and i1 %or_ln28_42, %tmp_68" [pool/pooling.cpp:28]   --->   Operation 185 'and' 'and_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_24 = select i1 %and_ln28_42, float %conv_1_out_load_24, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 186 'select' 'select_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 187 [1/2] (3.25ns)   --->   "%conv_1_out_load_28 = load float* %conv_1_out_addr_28, align 4" [pool/pooling.cpp:28]   --->   Operation 187 'load' 'conv_1_out_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%bitcast_ln28_49 = bitcast float %conv_1_out_load_28 to i32" [pool/pooling.cpp:28]   --->   Operation 188 'bitcast' 'bitcast_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_49, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 189 'partselect' 'tmp_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln28_51 = trunc i32 %bitcast_ln28_49 to i23" [pool/pooling.cpp:28]   --->   Operation 190 'trunc' 'trunc_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.55ns)   --->   "%icmp_ln28_98 = icmp ne i8 %tmp_78, -1" [pool/pooling.cpp:28]   --->   Operation 191 'icmp' 'icmp_ln28_98' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (2.44ns)   --->   "%icmp_ln28_99 = icmp eq i23 %trunc_ln28_51, 0" [pool/pooling.cpp:28]   --->   Operation 192 'icmp' 'icmp_ln28_99' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%or_ln28_49 = or i1 %icmp_ln28_99, %icmp_ln28_98" [pool/pooling.cpp:28]   --->   Operation 193 'or' 'or_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (6.78ns)   --->   "%tmp_79 = fcmp ogt float %conv_1_out_load_28, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 194 'fcmp' 'tmp_79' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_28)   --->   "%and_ln28_49 = and i1 %or_ln28_49, %tmp_79" [pool/pooling.cpp:28]   --->   Operation 195 'and' 'and_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_28 = select i1 %and_ln28_49, float %conv_1_out_load_28, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 196 'select' 'select_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 197 [2/2] (3.25ns)   --->   "%conv_1_out_load_32 = load float* %conv_1_out_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 197 'load' 'conv_1_out_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_7 : Operation 198 [2/2] (3.25ns)   --->   "%conv_1_out_load_36 = load float* %conv_1_out_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 198 'load' 'conv_1_out_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 8 <SV = 7> <Delay = 11.0>
ST_8 : Operation 199 [1/1] (1.94ns)   --->   "%add_ln28_26 = add i15 640, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 199 'add' 'add_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_162 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_26, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 200 'partselect' 'tmp_162' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_163 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_162, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 201 'bitconcatenate' 'tmp_163' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln28_20 = zext i15 %tmp_163 to i64" [pool/pooling.cpp:28]   --->   Operation 202 'zext' 'zext_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%conv_1_out_addr_40 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_20" [pool/pooling.cpp:28]   --->   Operation 203 'getelementptr' 'conv_1_out_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (1.94ns)   --->   "%add_ln28_29 = add i15 704, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 204 'add' 'add_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_164 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_29, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 205 'partselect' 'tmp_164' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_165 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_164, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 206 'bitconcatenate' 'tmp_165' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln28_22 = zext i15 %tmp_165 to i64" [pool/pooling.cpp:28]   --->   Operation 207 'zext' 'zext_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%conv_1_out_addr_44 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_22" [pool/pooling.cpp:28]   --->   Operation 208 'getelementptr' 'conv_1_out_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 209 [1/2] (3.25ns)   --->   "%conv_1_out_load_32 = load float* %conv_1_out_addr_32, align 4" [pool/pooling.cpp:28]   --->   Operation 209 'load' 'conv_1_out_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln28_56 = bitcast float %conv_1_out_load_32 to i32" [pool/pooling.cpp:28]   --->   Operation 210 'bitcast' 'bitcast_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_56, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 211 'partselect' 'tmp_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln28_58 = trunc i32 %bitcast_ln28_56 to i23" [pool/pooling.cpp:28]   --->   Operation 212 'trunc' 'trunc_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.55ns)   --->   "%icmp_ln28_112 = icmp ne i8 %tmp_89, -1" [pool/pooling.cpp:28]   --->   Operation 213 'icmp' 'icmp_ln28_112' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (2.44ns)   --->   "%icmp_ln28_113 = icmp eq i23 %trunc_ln28_58, 0" [pool/pooling.cpp:28]   --->   Operation 214 'icmp' 'icmp_ln28_113' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%or_ln28_56 = or i1 %icmp_ln28_113, %icmp_ln28_112" [pool/pooling.cpp:28]   --->   Operation 215 'or' 'or_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (6.78ns)   --->   "%tmp_90 = fcmp ogt float %conv_1_out_load_32, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 216 'fcmp' 'tmp_90' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_32)   --->   "%and_ln28_56 = and i1 %or_ln28_56, %tmp_90" [pool/pooling.cpp:28]   --->   Operation 217 'and' 'and_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_32 = select i1 %and_ln28_56, float %conv_1_out_load_32, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 218 'select' 'select_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 219 [1/2] (3.25ns)   --->   "%conv_1_out_load_36 = load float* %conv_1_out_addr_36, align 4" [pool/pooling.cpp:28]   --->   Operation 219 'load' 'conv_1_out_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%bitcast_ln28_63 = bitcast float %conv_1_out_load_36 to i32" [pool/pooling.cpp:28]   --->   Operation 220 'bitcast' 'bitcast_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_63, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 221 'partselect' 'tmp_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln28_65 = trunc i32 %bitcast_ln28_63 to i23" [pool/pooling.cpp:28]   --->   Operation 222 'trunc' 'trunc_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (1.55ns)   --->   "%icmp_ln28_126 = icmp ne i8 %tmp_100, -1" [pool/pooling.cpp:28]   --->   Operation 223 'icmp' 'icmp_ln28_126' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (2.44ns)   --->   "%icmp_ln28_127 = icmp eq i23 %trunc_ln28_65, 0" [pool/pooling.cpp:28]   --->   Operation 224 'icmp' 'icmp_ln28_127' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%or_ln28_63 = or i1 %icmp_ln28_127, %icmp_ln28_126" [pool/pooling.cpp:28]   --->   Operation 225 'or' 'or_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (6.78ns)   --->   "%tmp_101 = fcmp ogt float %conv_1_out_load_36, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 226 'fcmp' 'tmp_101' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_36)   --->   "%and_ln28_63 = and i1 %or_ln28_63, %tmp_101" [pool/pooling.cpp:28]   --->   Operation 227 'and' 'and_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_36 = select i1 %and_ln28_63, float %conv_1_out_load_36, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 228 'select' 'select_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 229 [2/2] (3.25ns)   --->   "%conv_1_out_load_40 = load float* %conv_1_out_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 229 'load' 'conv_1_out_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_8 : Operation 230 [2/2] (3.25ns)   --->   "%conv_1_out_load_44 = load float* %conv_1_out_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 230 'load' 'conv_1_out_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 9 <SV = 8> <Delay = 11.0>
ST_9 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%or_ln28_91 = or i15 %trunc_ln28, 32" [pool/pooling.cpp:28]   --->   Operation 231 'or' 'or_ln28_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln28)   --->   "%zext_ln28_1 = zext i15 %or_ln28_91 to i16" [pool/pooling.cpp:28]   --->   Operation 232 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 233 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln28 = add i16 %zext_ln28_1, %zext_ln13_1" [pool/pooling.cpp:28]   --->   Operation 233 'add' 'add_ln28' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %add_ln28 to i64" [pool/pooling.cpp:28]   --->   Operation 234 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%conv_1_out_addr_1 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %sext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 235 'getelementptr' 'conv_1_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.94ns)   --->   "%add_ln28_32 = add i15 768, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 236 'add' 'add_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_166 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_32, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 237 'partselect' 'tmp_166' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_167 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_166, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 238 'bitconcatenate' 'tmp_167' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln28_24 = zext i15 %tmp_167 to i64" [pool/pooling.cpp:28]   --->   Operation 239 'zext' 'zext_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%conv_1_out_addr_48 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_24" [pool/pooling.cpp:28]   --->   Operation 240 'getelementptr' 'conv_1_out_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 241 [2/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 241 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 242 [1/2] (3.25ns)   --->   "%conv_1_out_load_40 = load float* %conv_1_out_addr_40, align 4" [pool/pooling.cpp:28]   --->   Operation 242 'load' 'conv_1_out_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln28_70 = bitcast float %conv_1_out_load_40 to i32" [pool/pooling.cpp:28]   --->   Operation 243 'bitcast' 'bitcast_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_70, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 244 'partselect' 'tmp_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln28_72 = trunc i32 %bitcast_ln28_70 to i23" [pool/pooling.cpp:28]   --->   Operation 245 'trunc' 'trunc_ln28_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (1.55ns)   --->   "%icmp_ln28_140 = icmp ne i8 %tmp_111, -1" [pool/pooling.cpp:28]   --->   Operation 246 'icmp' 'icmp_ln28_140' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (2.44ns)   --->   "%icmp_ln28_141 = icmp eq i23 %trunc_ln28_72, 0" [pool/pooling.cpp:28]   --->   Operation 247 'icmp' 'icmp_ln28_141' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%or_ln28_70 = or i1 %icmp_ln28_141, %icmp_ln28_140" [pool/pooling.cpp:28]   --->   Operation 248 'or' 'or_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/1] (6.78ns)   --->   "%tmp_112 = fcmp ogt float %conv_1_out_load_40, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 249 'fcmp' 'tmp_112' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_40)   --->   "%and_ln28_70 = and i1 %or_ln28_70, %tmp_112" [pool/pooling.cpp:28]   --->   Operation 250 'and' 'and_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_40 = select i1 %and_ln28_70, float %conv_1_out_load_40, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 251 'select' 'select_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 252 [1/2] (3.25ns)   --->   "%conv_1_out_load_44 = load float* %conv_1_out_addr_44, align 4" [pool/pooling.cpp:28]   --->   Operation 252 'load' 'conv_1_out_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln28_77 = bitcast float %conv_1_out_load_44 to i32" [pool/pooling.cpp:28]   --->   Operation 253 'bitcast' 'bitcast_ln28_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_77, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 254 'partselect' 'tmp_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (0.00ns)   --->   "%trunc_ln28_79 = trunc i32 %bitcast_ln28_77 to i23" [pool/pooling.cpp:28]   --->   Operation 255 'trunc' 'trunc_ln28_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 256 [1/1] (1.55ns)   --->   "%icmp_ln28_154 = icmp ne i8 %tmp_122, -1" [pool/pooling.cpp:28]   --->   Operation 256 'icmp' 'icmp_ln28_154' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (2.44ns)   --->   "%icmp_ln28_155 = icmp eq i23 %trunc_ln28_79, 0" [pool/pooling.cpp:28]   --->   Operation 257 'icmp' 'icmp_ln28_155' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%or_ln28_77 = or i1 %icmp_ln28_155, %icmp_ln28_154" [pool/pooling.cpp:28]   --->   Operation 258 'or' 'or_ln28_77' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (6.78ns)   --->   "%tmp_123 = fcmp ogt float %conv_1_out_load_44, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 259 'fcmp' 'tmp_123' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_44)   --->   "%and_ln28_77 = and i1 %or_ln28_77, %tmp_123" [pool/pooling.cpp:28]   --->   Operation 260 'and' 'and_ln28_77' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_44 = select i1 %and_ln28_77, float %conv_1_out_load_44, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 261 'select' 'select_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 262 [2/2] (3.25ns)   --->   "%conv_1_out_load_48 = load float* %conv_1_out_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 262 'load' 'conv_1_out_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 10 <SV = 9> <Delay = 11.7>
ST_10 : Operation 263 [1/2] (3.25ns)   --->   "%conv_1_out_load_1 = load float* %conv_1_out_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 263 'load' 'conv_1_out_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 264 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 265 'partselect' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 266 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 267 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 268 'partselect' 'tmp_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 269 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_4, -1" [pool/pooling.cpp:28]   --->   Operation 270 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 271 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 272 'or' 'or_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 273 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 274 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 275 'or' 'or_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 276 'and' 'and_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (6.78ns)   --->   "%tmp_6 = fcmp ogt float %conv_1_out_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 277 'fcmp' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_6" [pool/pooling.cpp:28]   --->   Operation 278 'and' 'and_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 279 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 279 'select' 'select_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_169 = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %tmp_168, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 280 'bitconcatenate' 'tmp_169' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln28_3 = sext i16 %tmp_169 to i64" [pool/pooling.cpp:28]   --->   Operation 281 'sext' 'sext_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%conv_1_out_addr_2 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %sext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 282 'getelementptr' 'conv_1_out_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_35)   --->   "%or_ln28_94 = or i15 %trunc_ln28_4, 32" [pool/pooling.cpp:28]   --->   Operation 283 'or' 'or_ln28_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_35)   --->   "%zext_ln28_27 = zext i15 %or_ln28_94 to i16" [pool/pooling.cpp:28]   --->   Operation 284 'zext' 'zext_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 285 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln28_35 = add i16 %zext_ln28_27, %zext_ln13_1" [pool/pooling.cpp:28]   --->   Operation 285 'add' 'add_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln28_4 = sext i16 %add_ln28_35 to i64" [pool/pooling.cpp:28]   --->   Operation 286 'sext' 'sext_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%conv_1_out_addr_3 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %sext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 287 'getelementptr' 'conv_1_out_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 288 [2/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 288 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 289 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 290 [1/2] (3.25ns)   --->   "%conv_1_out_load_48 = load float* %conv_1_out_addr_48, align 4" [pool/pooling.cpp:28]   --->   Operation 290 'load' 'conv_1_out_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%bitcast_ln28_84 = bitcast float %conv_1_out_load_48 to i32" [pool/pooling.cpp:28]   --->   Operation 291 'bitcast' 'bitcast_ln28_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_84, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 292 'partselect' 'tmp_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln28_86 = trunc i32 %bitcast_ln28_84 to i23" [pool/pooling.cpp:28]   --->   Operation 293 'trunc' 'trunc_ln28_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (1.55ns)   --->   "%icmp_ln28_168 = icmp ne i8 %tmp_133, -1" [pool/pooling.cpp:28]   --->   Operation 294 'icmp' 'icmp_ln28_168' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (2.44ns)   --->   "%icmp_ln28_169 = icmp eq i23 %trunc_ln28_86, 0" [pool/pooling.cpp:28]   --->   Operation 295 'icmp' 'icmp_ln28_169' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%or_ln28_84 = or i1 %icmp_ln28_169, %icmp_ln28_168" [pool/pooling.cpp:28]   --->   Operation 296 'or' 'or_ln28_84' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (6.78ns)   --->   "%tmp_134 = fcmp ogt float %conv_1_out_load_48, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 297 'fcmp' 'tmp_134' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_48)   --->   "%and_ln28_84 = and i1 %or_ln28_84, %tmp_134" [pool/pooling.cpp:28]   --->   Operation 298 'and' 'and_ln28_84' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28_48 = select i1 %and_ln28_84, float %conv_1_out_load_48, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 299 'select' 'select_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 23.4>
ST_11 : Operation 300 [1/1] (1.67ns)   --->   "%add_ln35 = add i13 %phi_mul, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 300 'add' 'add_ln35' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i13 %add_ln35 to i64" [pool/pooling.cpp:35]   --->   Operation 301 'zext' 'zext_ln35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 302 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35" [pool/pooling.cpp:35]   --->   Operation 302 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln28_93 = or i15 %trunc_ln28, 96" [pool/pooling.cpp:28]   --->   Operation 303 'or' 'or_ln28_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%zext_ln28_3 = zext i15 %or_ln28_93 to i16" [pool/pooling.cpp:28]   --->   Operation 304 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln28_1 = add i16 %zext_ln28_3, %zext_ln13_1" [pool/pooling.cpp:28]   --->   Operation 305 'add' 'add_ln28_1' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln28_2 = sext i16 %add_ln28_1 to i64" [pool/pooling.cpp:28]   --->   Operation 306 'sext' 'sext_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%conv_1_out_addr_5 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %sext_ln28_2" [pool/pooling.cpp:28]   --->   Operation 307 'getelementptr' 'conv_1_out_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (1.94ns)   --->   "%add_ln28_36 = add i15 64, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 308 'add' 'add_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_170 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_36, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 309 'partselect' 'tmp_170' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_171 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_170, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 310 'bitconcatenate' 'tmp_171' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln28_28 = zext i15 %tmp_171 to i64" [pool/pooling.cpp:28]   --->   Operation 311 'zext' 'zext_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%conv_1_out_addr_6 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_28" [pool/pooling.cpp:28]   --->   Operation 312 'getelementptr' 'conv_1_out_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 313 [1/2] (3.25ns)   --->   "%conv_1_out_load_2 = load float* %conv_1_out_addr_2, align 4" [pool/pooling.cpp:28]   --->   Operation 313 'load' 'conv_1_out_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_load_2 to i32" [pool/pooling.cpp:28]   --->   Operation 314 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 315 'partselect' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 316 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 317 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 318 'partselect' 'tmp_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 319 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_7, -1" [pool/pooling.cpp:28]   --->   Operation 320 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 321 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 322 'or' 'or_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 323 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 324 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 325 'or' 'or_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 326 'and' 'and_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 327 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %conv_1_out_load_2, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 327 'fcmp' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 328 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_9" [pool/pooling.cpp:28]   --->   Operation 328 'and' 'and_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_load_2, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 329 'select' 'select_ln28_2' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 330 [1/2] (3.25ns)   --->   "%conv_1_out_load_3 = load float* %conv_1_out_addr_3, align 4" [pool/pooling.cpp:28]   --->   Operation 330 'load' 'conv_1_out_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_load_3 to i32" [pool/pooling.cpp:28]   --->   Operation 331 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 332 'partselect' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 333 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 334 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 335 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln28_8 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 336 'trunc' 'trunc_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_s, -1" [pool/pooling.cpp:28]   --->   Operation 337 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 338 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 338 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 339 'or' 'or_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 340 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 340 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 341 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_8, 0" [pool/pooling.cpp:28]   --->   Operation 341 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 342 'or' 'or_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 343 'and' 'and_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 344 [1/1] (6.78ns)   --->   "%tmp_11 = fcmp ogt float %conv_1_out_load_3, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 344 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 345 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_11" [pool/pooling.cpp:28]   --->   Operation 345 'and' 'and_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 346 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_load_3, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 346 'select' 'select_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 347 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 347 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 348 [2/2] (3.25ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 348 'load' 'conv_1_out_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_11 : Operation 349 [2/2] (3.25ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 349 'load' 'conv_1_out_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 12 <SV = 11> <Delay = 20.1>
ST_12 : Operation 350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_3 = add i15 160, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 350 'add' 'add_ln28_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 351 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_4 = add i15 %add_ln28_3, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 351 'add' 'add_ln28_4' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i15 %add_ln28_4 to i64" [pool/pooling.cpp:28]   --->   Operation 352 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%conv_1_out_addr_9 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_5" [pool/pooling.cpp:28]   --->   Operation 353 'getelementptr' 'conv_1_out_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_37 = add i15 96, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 354 'add' 'add_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 355 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_38 = add i15 %add_ln28_37, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 355 'add' 'add_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln28_29 = zext i15 %add_ln28_38 to i64" [pool/pooling.cpp:28]   --->   Operation 356 'zext' 'zext_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "%conv_1_out_addr_7 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_29" [pool/pooling.cpp:28]   --->   Operation 357 'getelementptr' 'conv_1_out_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 358 [1/2] (3.25ns)   --->   "%conv_1_out_load_5 = load float* %conv_1_out_addr_5, align 4" [pool/pooling.cpp:28]   --->   Operation 358 'load' 'conv_1_out_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln28_8 = bitcast float %conv_1_out_load_5 to i32" [pool/pooling.cpp:28]   --->   Operation 359 'bitcast' 'bitcast_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_8, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 360 'partselect' 'tmp_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln28_10 = trunc i32 %bitcast_ln28_8 to i23" [pool/pooling.cpp:28]   --->   Operation 361 'trunc' 'trunc_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln28_9 = bitcast float %select_ln28_4 to i32" [pool/pooling.cpp:28]   --->   Operation 362 'bitcast' 'bitcast_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_9, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 363 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln28_11 = trunc i32 %bitcast_ln28_9 to i23" [pool/pooling.cpp:28]   --->   Operation 364 'trunc' 'trunc_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln28_16 = icmp ne i8 %tmp_14, -1" [pool/pooling.cpp:28]   --->   Operation 365 'icmp' 'icmp_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (2.44ns)   --->   "%icmp_ln28_17 = icmp eq i23 %trunc_ln28_10, 0" [pool/pooling.cpp:28]   --->   Operation 366 'icmp' 'icmp_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_8 = or i1 %icmp_ln28_17, %icmp_ln28_16" [pool/pooling.cpp:28]   --->   Operation 367 'or' 'or_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (1.55ns)   --->   "%icmp_ln28_18 = icmp ne i8 %tmp_15, -1" [pool/pooling.cpp:28]   --->   Operation 368 'icmp' 'icmp_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (2.44ns)   --->   "%icmp_ln28_19 = icmp eq i23 %trunc_ln28_11, 0" [pool/pooling.cpp:28]   --->   Operation 369 'icmp' 'icmp_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%or_ln28_9 = or i1 %icmp_ln28_19, %icmp_ln28_18" [pool/pooling.cpp:28]   --->   Operation 370 'or' 'or_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_9)   --->   "%and_ln28_8 = and i1 %or_ln28_8, %or_ln28_9" [pool/pooling.cpp:28]   --->   Operation 371 'and' 'and_ln28_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (6.78ns)   --->   "%tmp_16 = fcmp ogt float %conv_1_out_load_5, %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 372 'fcmp' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_9 = and i1 %and_ln28_8, %tmp_16" [pool/pooling.cpp:28]   --->   Operation 373 'and' 'and_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_5 = select i1 %and_ln28_9, float %conv_1_out_load_5, float %select_ln28_4" [pool/pooling.cpp:28]   --->   Operation 374 'select' 'select_ln28_5' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 375 [1/2] (3.25ns)   --->   "%conv_1_out_load_6 = load float* %conv_1_out_addr_6, align 4" [pool/pooling.cpp:28]   --->   Operation 375 'load' 'conv_1_out_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 376 [1/1] (0.00ns)   --->   "%bitcast_ln28_10 = bitcast float %conv_1_out_load_6 to i32" [pool/pooling.cpp:28]   --->   Operation 376 'bitcast' 'bitcast_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_10, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 377 'partselect' 'tmp_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln28_12 = trunc i32 %bitcast_ln28_10 to i23" [pool/pooling.cpp:28]   --->   Operation 378 'trunc' 'trunc_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%bitcast_ln28_11 = bitcast float %select_ln28_5 to i32" [pool/pooling.cpp:28]   --->   Operation 379 'bitcast' 'bitcast_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_11, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 380 'partselect' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln28_13 = trunc i32 %bitcast_ln28_11 to i23" [pool/pooling.cpp:28]   --->   Operation 381 'trunc' 'trunc_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 382 [1/1] (1.55ns)   --->   "%icmp_ln28_20 = icmp ne i8 %tmp_17, -1" [pool/pooling.cpp:28]   --->   Operation 382 'icmp' 'icmp_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 383 [1/1] (2.44ns)   --->   "%icmp_ln28_21 = icmp eq i23 %trunc_ln28_12, 0" [pool/pooling.cpp:28]   --->   Operation 383 'icmp' 'icmp_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_10 = or i1 %icmp_ln28_21, %icmp_ln28_20" [pool/pooling.cpp:28]   --->   Operation 384 'or' 'or_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 385 [1/1] (1.55ns)   --->   "%icmp_ln28_22 = icmp ne i8 %tmp_18, -1" [pool/pooling.cpp:28]   --->   Operation 385 'icmp' 'icmp_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 386 [1/1] (2.44ns)   --->   "%icmp_ln28_23 = icmp eq i23 %trunc_ln28_13, 0" [pool/pooling.cpp:28]   --->   Operation 386 'icmp' 'icmp_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%or_ln28_11 = or i1 %icmp_ln28_23, %icmp_ln28_22" [pool/pooling.cpp:28]   --->   Operation 387 'or' 'or_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_11)   --->   "%and_ln28_10 = and i1 %or_ln28_10, %or_ln28_11" [pool/pooling.cpp:28]   --->   Operation 388 'and' 'and_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 389 [1/1] (6.78ns)   --->   "%tmp_19 = fcmp ogt float %conv_1_out_load_6, %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 389 'fcmp' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_11 = and i1 %and_ln28_10, %tmp_19" [pool/pooling.cpp:28]   --->   Operation 390 'and' 'and_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 391 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_6 = select i1 %and_ln28_11, float %conv_1_out_load_6, float %select_ln28_5" [pool/pooling.cpp:28]   --->   Operation 391 'select' 'select_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 392 [2/2] (3.25ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 392 'load' 'conv_1_out_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_12 : Operation 393 [2/2] (3.25ns)   --->   "%conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 393 'load' 'conv_1_out_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 13 <SV = 12> <Delay = 14.9>
ST_13 : Operation 394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_1 = add i13 32, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 394 'add' 'add_ln35_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 395 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_2 = add i13 %add_ln35_1, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 395 'add' 'add_ln35_2' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %add_ln35_2 to i64" [pool/pooling.cpp:35]   --->   Operation 396 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_1 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 397 'getelementptr' 'max_pool_1_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (1.94ns)   --->   "%add_ln28_39 = add i15 128, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 398 'add' 'add_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_172 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_39, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 399 'partselect' 'tmp_172' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_173 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_172, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 400 'bitconcatenate' 'tmp_173' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln28_30 = zext i15 %tmp_173 to i64" [pool/pooling.cpp:28]   --->   Operation 401 'zext' 'zext_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%conv_1_out_addr_10 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_30" [pool/pooling.cpp:28]   --->   Operation 402 'getelementptr' 'conv_1_out_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_40 = add i15 160, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 403 'add' 'add_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 404 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_41 = add i15 %add_ln28_40, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 404 'add' 'add_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln28_31 = zext i15 %add_ln28_41 to i64" [pool/pooling.cpp:28]   --->   Operation 405 'zext' 'zext_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%conv_1_out_addr_11 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_31" [pool/pooling.cpp:28]   --->   Operation 406 'getelementptr' 'conv_1_out_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 407 [1/2] (3.25ns)   --->   "%conv_1_out_load_7 = load float* %conv_1_out_addr_7, align 4" [pool/pooling.cpp:28]   --->   Operation 407 'load' 'conv_1_out_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln28_12 = bitcast float %conv_1_out_load_7 to i32" [pool/pooling.cpp:28]   --->   Operation 408 'bitcast' 'bitcast_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_12, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 409 'partselect' 'tmp_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln28_14 = trunc i32 %bitcast_ln28_12 to i23" [pool/pooling.cpp:28]   --->   Operation 410 'trunc' 'trunc_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (0.00ns)   --->   "%bitcast_ln28_13 = bitcast float %select_ln28_6 to i32" [pool/pooling.cpp:28]   --->   Operation 411 'bitcast' 'bitcast_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_13, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 412 'partselect' 'tmp_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln28_15 = trunc i32 %bitcast_ln28_13 to i23" [pool/pooling.cpp:28]   --->   Operation 413 'trunc' 'trunc_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (1.55ns)   --->   "%icmp_ln28_24 = icmp ne i8 %tmp_20, -1" [pool/pooling.cpp:28]   --->   Operation 414 'icmp' 'icmp_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (2.44ns)   --->   "%icmp_ln28_25 = icmp eq i23 %trunc_ln28_14, 0" [pool/pooling.cpp:28]   --->   Operation 415 'icmp' 'icmp_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_12 = or i1 %icmp_ln28_25, %icmp_ln28_24" [pool/pooling.cpp:28]   --->   Operation 416 'or' 'or_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (1.55ns)   --->   "%icmp_ln28_26 = icmp ne i8 %tmp_21, -1" [pool/pooling.cpp:28]   --->   Operation 417 'icmp' 'icmp_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/1] (2.44ns)   --->   "%icmp_ln28_27 = icmp eq i23 %trunc_ln28_15, 0" [pool/pooling.cpp:28]   --->   Operation 418 'icmp' 'icmp_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%or_ln28_13 = or i1 %icmp_ln28_27, %icmp_ln28_26" [pool/pooling.cpp:28]   --->   Operation 419 'or' 'or_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_13)   --->   "%and_ln28_12 = and i1 %or_ln28_12, %or_ln28_13" [pool/pooling.cpp:28]   --->   Operation 420 'and' 'and_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 421 [1/1] (6.78ns)   --->   "%tmp_22 = fcmp ogt float %conv_1_out_load_7, %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 421 'fcmp' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_13 = and i1 %and_ln28_12, %tmp_22" [pool/pooling.cpp:28]   --->   Operation 422 'and' 'and_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 423 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_7 = select i1 %and_ln28_13, float %conv_1_out_load_7, float %select_ln28_6" [pool/pooling.cpp:28]   --->   Operation 423 'select' 'select_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 424 [1/1] (3.25ns)   --->   "store float %select_ln28_7, float* %max_pool_1_out_addr_1, align 4" [pool/pooling.cpp:35]   --->   Operation 424 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 425 [1/2] (3.25ns)   --->   "%conv_1_out_load_9 = load float* %conv_1_out_addr_9, align 4" [pool/pooling.cpp:28]   --->   Operation 425 'load' 'conv_1_out_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%bitcast_ln28_15 = bitcast float %conv_1_out_load_9 to i32" [pool/pooling.cpp:28]   --->   Operation 426 'bitcast' 'bitcast_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_15, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 427 'partselect' 'tmp_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln28_17 = trunc i32 %bitcast_ln28_15 to i23" [pool/pooling.cpp:28]   --->   Operation 428 'trunc' 'trunc_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 429 [1/1] (0.00ns)   --->   "%bitcast_ln28_16 = bitcast float %select_ln28_8 to i32" [pool/pooling.cpp:28]   --->   Operation 429 'bitcast' 'bitcast_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_16, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 430 'partselect' 'tmp_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 431 [1/1] (0.00ns)   --->   "%trunc_ln28_18 = trunc i32 %bitcast_ln28_16 to i23" [pool/pooling.cpp:28]   --->   Operation 431 'trunc' 'trunc_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 432 [1/1] (1.55ns)   --->   "%icmp_ln28_30 = icmp ne i8 %tmp_25, -1" [pool/pooling.cpp:28]   --->   Operation 432 'icmp' 'icmp_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [1/1] (2.44ns)   --->   "%icmp_ln28_31 = icmp eq i23 %trunc_ln28_17, 0" [pool/pooling.cpp:28]   --->   Operation 433 'icmp' 'icmp_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_15 = or i1 %icmp_ln28_31, %icmp_ln28_30" [pool/pooling.cpp:28]   --->   Operation 434 'or' 'or_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [1/1] (1.55ns)   --->   "%icmp_ln28_32 = icmp ne i8 %tmp_26, -1" [pool/pooling.cpp:28]   --->   Operation 435 'icmp' 'icmp_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (2.44ns)   --->   "%icmp_ln28_33 = icmp eq i23 %trunc_ln28_18, 0" [pool/pooling.cpp:28]   --->   Operation 436 'icmp' 'icmp_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%or_ln28_16 = or i1 %icmp_ln28_33, %icmp_ln28_32" [pool/pooling.cpp:28]   --->   Operation 437 'or' 'or_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_16)   --->   "%and_ln28_15 = and i1 %or_ln28_15, %or_ln28_16" [pool/pooling.cpp:28]   --->   Operation 438 'and' 'and_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/1] (6.78ns)   --->   "%tmp_27 = fcmp ogt float %conv_1_out_load_9, %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 439 'fcmp' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_16 = and i1 %and_ln28_15, %tmp_27" [pool/pooling.cpp:28]   --->   Operation 440 'and' 'and_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_9 = select i1 %and_ln28_16, float %conv_1_out_load_9, float %select_ln28_8" [pool/pooling.cpp:28]   --->   Operation 441 'select' 'select_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 442 [2/2] (3.25ns)   --->   "%conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 442 'load' 'conv_1_out_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_13 : Operation 443 [2/2] (3.25ns)   --->   "%conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 443 'load' 'conv_1_out_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 14 <SV = 13> <Delay = 23.4>
ST_14 : Operation 444 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_3 = add i13 64, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 444 'add' 'add_ln35_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 445 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_4 = add i13 %add_ln35_3, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 445 'add' 'add_ln35_4' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i13 %add_ln35_4 to i64" [pool/pooling.cpp:35]   --->   Operation 446 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_2 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 447 'getelementptr' 'max_pool_1_out_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_6 = add i15 224, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 448 'add' 'add_ln28_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 449 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_7 = add i15 %add_ln28_6, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 449 'add' 'add_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i15 %add_ln28_7 to i64" [pool/pooling.cpp:28]   --->   Operation 450 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%conv_1_out_addr_13 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_7" [pool/pooling.cpp:28]   --->   Operation 451 'getelementptr' 'conv_1_out_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (1.94ns)   --->   "%add_ln28_42 = add i15 192, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 452 'add' 'add_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_174 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_42, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 453 'partselect' 'tmp_174' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_175 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_174, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 454 'bitconcatenate' 'tmp_175' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%zext_ln28_32 = zext i15 %tmp_175 to i64" [pool/pooling.cpp:28]   --->   Operation 455 'zext' 'zext_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%conv_1_out_addr_14 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_32" [pool/pooling.cpp:28]   --->   Operation 456 'getelementptr' 'conv_1_out_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 457 [1/2] (3.25ns)   --->   "%conv_1_out_load_10 = load float* %conv_1_out_addr_10, align 4" [pool/pooling.cpp:28]   --->   Operation 457 'load' 'conv_1_out_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln28_17 = bitcast float %conv_1_out_load_10 to i32" [pool/pooling.cpp:28]   --->   Operation 458 'bitcast' 'bitcast_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_17, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 459 'partselect' 'tmp_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln28_19 = trunc i32 %bitcast_ln28_17 to i23" [pool/pooling.cpp:28]   --->   Operation 460 'trunc' 'trunc_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln28_18 = bitcast float %select_ln28_9 to i32" [pool/pooling.cpp:28]   --->   Operation 461 'bitcast' 'bitcast_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_18, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 462 'partselect' 'tmp_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln28_20 = trunc i32 %bitcast_ln28_18 to i23" [pool/pooling.cpp:28]   --->   Operation 463 'trunc' 'trunc_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (1.55ns)   --->   "%icmp_ln28_34 = icmp ne i8 %tmp_28, -1" [pool/pooling.cpp:28]   --->   Operation 464 'icmp' 'icmp_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (2.44ns)   --->   "%icmp_ln28_35 = icmp eq i23 %trunc_ln28_19, 0" [pool/pooling.cpp:28]   --->   Operation 465 'icmp' 'icmp_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_17 = or i1 %icmp_ln28_35, %icmp_ln28_34" [pool/pooling.cpp:28]   --->   Operation 466 'or' 'or_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [1/1] (1.55ns)   --->   "%icmp_ln28_36 = icmp ne i8 %tmp_29, -1" [pool/pooling.cpp:28]   --->   Operation 467 'icmp' 'icmp_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [1/1] (2.44ns)   --->   "%icmp_ln28_37 = icmp eq i23 %trunc_ln28_20, 0" [pool/pooling.cpp:28]   --->   Operation 468 'icmp' 'icmp_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%or_ln28_18 = or i1 %icmp_ln28_37, %icmp_ln28_36" [pool/pooling.cpp:28]   --->   Operation 469 'or' 'or_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_18)   --->   "%and_ln28_17 = and i1 %or_ln28_17, %or_ln28_18" [pool/pooling.cpp:28]   --->   Operation 470 'and' 'and_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [1/1] (6.78ns)   --->   "%tmp_30 = fcmp ogt float %conv_1_out_load_10, %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 471 'fcmp' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_18 = and i1 %and_ln28_17, %tmp_30" [pool/pooling.cpp:28]   --->   Operation 472 'and' 'and_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_10 = select i1 %and_ln28_18, float %conv_1_out_load_10, float %select_ln28_9" [pool/pooling.cpp:28]   --->   Operation 473 'select' 'select_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 474 [1/2] (3.25ns)   --->   "%conv_1_out_load_11 = load float* %conv_1_out_addr_11, align 4" [pool/pooling.cpp:28]   --->   Operation 474 'load' 'conv_1_out_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 475 [1/1] (0.00ns)   --->   "%bitcast_ln28_19 = bitcast float %conv_1_out_load_11 to i32" [pool/pooling.cpp:28]   --->   Operation 475 'bitcast' 'bitcast_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_19, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 476 'partselect' 'tmp_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 477 [1/1] (0.00ns)   --->   "%trunc_ln28_21 = trunc i32 %bitcast_ln28_19 to i23" [pool/pooling.cpp:28]   --->   Operation 477 'trunc' 'trunc_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln28_20 = bitcast float %select_ln28_10 to i32" [pool/pooling.cpp:28]   --->   Operation 478 'bitcast' 'bitcast_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_20, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 479 'partselect' 'tmp_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln28_22 = trunc i32 %bitcast_ln28_20 to i23" [pool/pooling.cpp:28]   --->   Operation 480 'trunc' 'trunc_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 481 [1/1] (1.55ns)   --->   "%icmp_ln28_38 = icmp ne i8 %tmp_31, -1" [pool/pooling.cpp:28]   --->   Operation 481 'icmp' 'icmp_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/1] (2.44ns)   --->   "%icmp_ln28_39 = icmp eq i23 %trunc_ln28_21, 0" [pool/pooling.cpp:28]   --->   Operation 482 'icmp' 'icmp_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_19 = or i1 %icmp_ln28_39, %icmp_ln28_38" [pool/pooling.cpp:28]   --->   Operation 483 'or' 'or_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 484 [1/1] (1.55ns)   --->   "%icmp_ln28_40 = icmp ne i8 %tmp_32, -1" [pool/pooling.cpp:28]   --->   Operation 484 'icmp' 'icmp_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 485 [1/1] (2.44ns)   --->   "%icmp_ln28_41 = icmp eq i23 %trunc_ln28_22, 0" [pool/pooling.cpp:28]   --->   Operation 485 'icmp' 'icmp_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%or_ln28_20 = or i1 %icmp_ln28_41, %icmp_ln28_40" [pool/pooling.cpp:28]   --->   Operation 486 'or' 'or_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_20)   --->   "%and_ln28_19 = and i1 %or_ln28_19, %or_ln28_20" [pool/pooling.cpp:28]   --->   Operation 487 'and' 'and_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [1/1] (6.78ns)   --->   "%tmp_33 = fcmp ogt float %conv_1_out_load_11, %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 488 'fcmp' 'tmp_33' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_20 = and i1 %and_ln28_19, %tmp_33" [pool/pooling.cpp:28]   --->   Operation 489 'and' 'and_ln28_20' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_11 = select i1 %and_ln28_20, float %conv_1_out_load_11, float %select_ln28_10" [pool/pooling.cpp:28]   --->   Operation 490 'select' 'select_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 491 [1/1] (3.25ns)   --->   "store float %select_ln28_11, float* %max_pool_1_out_addr_2, align 4" [pool/pooling.cpp:35]   --->   Operation 491 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 492 [2/2] (3.25ns)   --->   "%conv_1_out_load_13 = load float* %conv_1_out_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 492 'load' 'conv_1_out_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_14 : Operation 493 [2/2] (3.25ns)   --->   "%conv_1_out_load_14 = load float* %conv_1_out_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 493 'load' 'conv_1_out_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 15 <SV = 14> <Delay = 20.1>
ST_15 : Operation 494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_9 = add i15 288, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 494 'add' 'add_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 495 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_10 = add i15 %add_ln28_9, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 495 'add' 'add_ln28_10' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i15 %add_ln28_10 to i64" [pool/pooling.cpp:28]   --->   Operation 496 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%conv_1_out_addr_17 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_9" [pool/pooling.cpp:28]   --->   Operation 497 'getelementptr' 'conv_1_out_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_43 = add i15 224, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 498 'add' 'add_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 499 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_44 = add i15 %add_ln28_43, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 499 'add' 'add_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln28_33 = zext i15 %add_ln28_44 to i64" [pool/pooling.cpp:28]   --->   Operation 500 'zext' 'zext_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%conv_1_out_addr_15 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_33" [pool/pooling.cpp:28]   --->   Operation 501 'getelementptr' 'conv_1_out_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 502 [1/2] (3.25ns)   --->   "%conv_1_out_load_13 = load float* %conv_1_out_addr_13, align 4" [pool/pooling.cpp:28]   --->   Operation 502 'load' 'conv_1_out_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%bitcast_ln28_22 = bitcast float %conv_1_out_load_13 to i32" [pool/pooling.cpp:28]   --->   Operation 503 'bitcast' 'bitcast_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_22, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 504 'partselect' 'tmp_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 505 [1/1] (0.00ns)   --->   "%trunc_ln28_24 = trunc i32 %bitcast_ln28_22 to i23" [pool/pooling.cpp:28]   --->   Operation 505 'trunc' 'trunc_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln28_23 = bitcast float %select_ln28_12 to i32" [pool/pooling.cpp:28]   --->   Operation 506 'bitcast' 'bitcast_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_23, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 507 'partselect' 'tmp_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 508 [1/1] (0.00ns)   --->   "%trunc_ln28_25 = trunc i32 %bitcast_ln28_23 to i23" [pool/pooling.cpp:28]   --->   Operation 508 'trunc' 'trunc_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 509 [1/1] (1.55ns)   --->   "%icmp_ln28_44 = icmp ne i8 %tmp_36, -1" [pool/pooling.cpp:28]   --->   Operation 509 'icmp' 'icmp_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/1] (2.44ns)   --->   "%icmp_ln28_45 = icmp eq i23 %trunc_ln28_24, 0" [pool/pooling.cpp:28]   --->   Operation 510 'icmp' 'icmp_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_22 = or i1 %icmp_ln28_45, %icmp_ln28_44" [pool/pooling.cpp:28]   --->   Operation 511 'or' 'or_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/1] (1.55ns)   --->   "%icmp_ln28_46 = icmp ne i8 %tmp_37, -1" [pool/pooling.cpp:28]   --->   Operation 512 'icmp' 'icmp_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [1/1] (2.44ns)   --->   "%icmp_ln28_47 = icmp eq i23 %trunc_ln28_25, 0" [pool/pooling.cpp:28]   --->   Operation 513 'icmp' 'icmp_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%or_ln28_23 = or i1 %icmp_ln28_47, %icmp_ln28_46" [pool/pooling.cpp:28]   --->   Operation 514 'or' 'or_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_23)   --->   "%and_ln28_22 = and i1 %or_ln28_22, %or_ln28_23" [pool/pooling.cpp:28]   --->   Operation 515 'and' 'and_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/1] (6.78ns)   --->   "%tmp_38 = fcmp ogt float %conv_1_out_load_13, %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 516 'fcmp' 'tmp_38' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_23 = and i1 %and_ln28_22, %tmp_38" [pool/pooling.cpp:28]   --->   Operation 517 'and' 'and_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_13 = select i1 %and_ln28_23, float %conv_1_out_load_13, float %select_ln28_12" [pool/pooling.cpp:28]   --->   Operation 518 'select' 'select_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 519 [1/2] (3.25ns)   --->   "%conv_1_out_load_14 = load float* %conv_1_out_addr_14, align 4" [pool/pooling.cpp:28]   --->   Operation 519 'load' 'conv_1_out_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 520 [1/1] (0.00ns)   --->   "%bitcast_ln28_24 = bitcast float %conv_1_out_load_14 to i32" [pool/pooling.cpp:28]   --->   Operation 520 'bitcast' 'bitcast_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_24, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 521 'partselect' 'tmp_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln28_26 = trunc i32 %bitcast_ln28_24 to i23" [pool/pooling.cpp:28]   --->   Operation 522 'trunc' 'trunc_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 523 [1/1] (0.00ns)   --->   "%bitcast_ln28_25 = bitcast float %select_ln28_13 to i32" [pool/pooling.cpp:28]   --->   Operation 523 'bitcast' 'bitcast_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_25, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 524 'partselect' 'tmp_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%trunc_ln28_27 = trunc i32 %bitcast_ln28_25 to i23" [pool/pooling.cpp:28]   --->   Operation 525 'trunc' 'trunc_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 526 [1/1] (1.55ns)   --->   "%icmp_ln28_48 = icmp ne i8 %tmp_39, -1" [pool/pooling.cpp:28]   --->   Operation 526 'icmp' 'icmp_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [1/1] (2.44ns)   --->   "%icmp_ln28_49 = icmp eq i23 %trunc_ln28_26, 0" [pool/pooling.cpp:28]   --->   Operation 527 'icmp' 'icmp_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_24 = or i1 %icmp_ln28_49, %icmp_ln28_48" [pool/pooling.cpp:28]   --->   Operation 528 'or' 'or_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 529 [1/1] (1.55ns)   --->   "%icmp_ln28_50 = icmp ne i8 %tmp_40, -1" [pool/pooling.cpp:28]   --->   Operation 529 'icmp' 'icmp_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 530 [1/1] (2.44ns)   --->   "%icmp_ln28_51 = icmp eq i23 %trunc_ln28_27, 0" [pool/pooling.cpp:28]   --->   Operation 530 'icmp' 'icmp_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%or_ln28_25 = or i1 %icmp_ln28_51, %icmp_ln28_50" [pool/pooling.cpp:28]   --->   Operation 531 'or' 'or_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_25)   --->   "%and_ln28_24 = and i1 %or_ln28_24, %or_ln28_25" [pool/pooling.cpp:28]   --->   Operation 532 'and' 'and_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 533 [1/1] (6.78ns)   --->   "%tmp_41 = fcmp ogt float %conv_1_out_load_14, %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 533 'fcmp' 'tmp_41' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 534 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_25 = and i1 %and_ln28_24, %tmp_41" [pool/pooling.cpp:28]   --->   Operation 534 'and' 'and_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 535 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_14 = select i1 %and_ln28_25, float %conv_1_out_load_14, float %select_ln28_13" [pool/pooling.cpp:28]   --->   Operation 535 'select' 'select_ln28_14' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 536 [2/2] (3.25ns)   --->   "%conv_1_out_load_15 = load float* %conv_1_out_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 536 'load' 'conv_1_out_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_15 : Operation 537 [2/2] (3.25ns)   --->   "%conv_1_out_load_17 = load float* %conv_1_out_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 537 'load' 'conv_1_out_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 16 <SV = 15> <Delay = 14.9>
ST_16 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_5 = add i13 96, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 538 'add' 'add_ln35_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 539 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_6 = add i13 %add_ln35_5, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 539 'add' 'add_ln35_6' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i13 %add_ln35_6 to i64" [pool/pooling.cpp:35]   --->   Operation 540 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_3 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_3" [pool/pooling.cpp:35]   --->   Operation 541 'getelementptr' 'max_pool_1_out_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (1.94ns)   --->   "%add_ln28_45 = add i15 256, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 542 'add' 'add_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_176 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_45, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 543 'partselect' 'tmp_176' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_177 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_176, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 544 'bitconcatenate' 'tmp_177' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln28_34 = zext i15 %tmp_177 to i64" [pool/pooling.cpp:28]   --->   Operation 545 'zext' 'zext_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%conv_1_out_addr_18 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_34" [pool/pooling.cpp:28]   --->   Operation 546 'getelementptr' 'conv_1_out_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_46 = add i15 288, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 547 'add' 'add_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 548 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_47 = add i15 %add_ln28_46, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 548 'add' 'add_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln28_35 = zext i15 %add_ln28_47 to i64" [pool/pooling.cpp:28]   --->   Operation 549 'zext' 'zext_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 550 [1/1] (0.00ns)   --->   "%conv_1_out_addr_19 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_35" [pool/pooling.cpp:28]   --->   Operation 550 'getelementptr' 'conv_1_out_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 551 [1/2] (3.25ns)   --->   "%conv_1_out_load_15 = load float* %conv_1_out_addr_15, align 4" [pool/pooling.cpp:28]   --->   Operation 551 'load' 'conv_1_out_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 552 [1/1] (0.00ns)   --->   "%bitcast_ln28_26 = bitcast float %conv_1_out_load_15 to i32" [pool/pooling.cpp:28]   --->   Operation 552 'bitcast' 'bitcast_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_26, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 553 'partselect' 'tmp_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln28_28 = trunc i32 %bitcast_ln28_26 to i23" [pool/pooling.cpp:28]   --->   Operation 554 'trunc' 'trunc_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln28_27 = bitcast float %select_ln28_14 to i32" [pool/pooling.cpp:28]   --->   Operation 555 'bitcast' 'bitcast_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_27, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 556 'partselect' 'tmp_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln28_29 = trunc i32 %bitcast_ln28_27 to i23" [pool/pooling.cpp:28]   --->   Operation 557 'trunc' 'trunc_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 558 [1/1] (1.55ns)   --->   "%icmp_ln28_52 = icmp ne i8 %tmp_42, -1" [pool/pooling.cpp:28]   --->   Operation 558 'icmp' 'icmp_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (2.44ns)   --->   "%icmp_ln28_53 = icmp eq i23 %trunc_ln28_28, 0" [pool/pooling.cpp:28]   --->   Operation 559 'icmp' 'icmp_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_26 = or i1 %icmp_ln28_53, %icmp_ln28_52" [pool/pooling.cpp:28]   --->   Operation 560 'or' 'or_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (1.55ns)   --->   "%icmp_ln28_54 = icmp ne i8 %tmp_43, -1" [pool/pooling.cpp:28]   --->   Operation 561 'icmp' 'icmp_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (2.44ns)   --->   "%icmp_ln28_55 = icmp eq i23 %trunc_ln28_29, 0" [pool/pooling.cpp:28]   --->   Operation 562 'icmp' 'icmp_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%or_ln28_27 = or i1 %icmp_ln28_55, %icmp_ln28_54" [pool/pooling.cpp:28]   --->   Operation 563 'or' 'or_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_27)   --->   "%and_ln28_26 = and i1 %or_ln28_26, %or_ln28_27" [pool/pooling.cpp:28]   --->   Operation 564 'and' 'and_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %conv_1_out_load_15, %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 565 'fcmp' 'tmp_44' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_27 = and i1 %and_ln28_26, %tmp_44" [pool/pooling.cpp:28]   --->   Operation 566 'and' 'and_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_15 = select i1 %and_ln28_27, float %conv_1_out_load_15, float %select_ln28_14" [pool/pooling.cpp:28]   --->   Operation 567 'select' 'select_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 568 [1/1] (3.25ns)   --->   "store float %select_ln28_15, float* %max_pool_1_out_addr_3, align 4" [pool/pooling.cpp:35]   --->   Operation 568 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 569 [1/2] (3.25ns)   --->   "%conv_1_out_load_17 = load float* %conv_1_out_addr_17, align 4" [pool/pooling.cpp:28]   --->   Operation 569 'load' 'conv_1_out_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 570 [1/1] (0.00ns)   --->   "%bitcast_ln28_29 = bitcast float %conv_1_out_load_17 to i32" [pool/pooling.cpp:28]   --->   Operation 570 'bitcast' 'bitcast_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 571 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_29, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 571 'partselect' 'tmp_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln28_31 = trunc i32 %bitcast_ln28_29 to i23" [pool/pooling.cpp:28]   --->   Operation 572 'trunc' 'trunc_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 573 [1/1] (0.00ns)   --->   "%bitcast_ln28_30 = bitcast float %select_ln28_16 to i32" [pool/pooling.cpp:28]   --->   Operation 573 'bitcast' 'bitcast_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_30, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 574 'partselect' 'tmp_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln28_32 = trunc i32 %bitcast_ln28_30 to i23" [pool/pooling.cpp:28]   --->   Operation 575 'trunc' 'trunc_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 576 [1/1] (1.55ns)   --->   "%icmp_ln28_58 = icmp ne i8 %tmp_47, -1" [pool/pooling.cpp:28]   --->   Operation 576 'icmp' 'icmp_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 577 [1/1] (2.44ns)   --->   "%icmp_ln28_59 = icmp eq i23 %trunc_ln28_31, 0" [pool/pooling.cpp:28]   --->   Operation 577 'icmp' 'icmp_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_29 = or i1 %icmp_ln28_59, %icmp_ln28_58" [pool/pooling.cpp:28]   --->   Operation 578 'or' 'or_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [1/1] (1.55ns)   --->   "%icmp_ln28_60 = icmp ne i8 %tmp_48, -1" [pool/pooling.cpp:28]   --->   Operation 579 'icmp' 'icmp_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [1/1] (2.44ns)   --->   "%icmp_ln28_61 = icmp eq i23 %trunc_ln28_32, 0" [pool/pooling.cpp:28]   --->   Operation 580 'icmp' 'icmp_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%or_ln28_30 = or i1 %icmp_ln28_61, %icmp_ln28_60" [pool/pooling.cpp:28]   --->   Operation 581 'or' 'or_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_30)   --->   "%and_ln28_29 = and i1 %or_ln28_29, %or_ln28_30" [pool/pooling.cpp:28]   --->   Operation 582 'and' 'and_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [1/1] (6.78ns)   --->   "%tmp_49 = fcmp ogt float %conv_1_out_load_17, %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 583 'fcmp' 'tmp_49' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 584 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_30 = and i1 %and_ln28_29, %tmp_49" [pool/pooling.cpp:28]   --->   Operation 584 'and' 'and_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_17 = select i1 %and_ln28_30, float %conv_1_out_load_17, float %select_ln28_16" [pool/pooling.cpp:28]   --->   Operation 585 'select' 'select_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 586 [2/2] (3.25ns)   --->   "%conv_1_out_load_18 = load float* %conv_1_out_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 586 'load' 'conv_1_out_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_16 : Operation 587 [2/2] (3.25ns)   --->   "%conv_1_out_load_19 = load float* %conv_1_out_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 587 'load' 'conv_1_out_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 17 <SV = 16> <Delay = 23.4>
ST_17 : Operation 588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_7 = add i13 128, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 588 'add' 'add_ln35_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 589 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_8 = add i13 %add_ln35_7, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 589 'add' 'add_ln35_8' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i13 %add_ln35_8 to i64" [pool/pooling.cpp:35]   --->   Operation 590 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 591 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_4 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_4" [pool/pooling.cpp:35]   --->   Operation 591 'getelementptr' 'max_pool_1_out_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_12 = add i15 352, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 592 'add' 'add_ln28_12' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 593 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_13 = add i15 %add_ln28_12, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 593 'add' 'add_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 594 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i15 %add_ln28_13 to i64" [pool/pooling.cpp:28]   --->   Operation 594 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 595 [1/1] (0.00ns)   --->   "%conv_1_out_addr_21 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_11" [pool/pooling.cpp:28]   --->   Operation 595 'getelementptr' 'conv_1_out_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 596 [1/1] (1.94ns)   --->   "%add_ln28_48 = add i15 320, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 596 'add' 'add_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_178 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_48, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 597 'partselect' 'tmp_178' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 598 [1/1] (0.00ns)   --->   "%tmp_179 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_178, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 598 'bitconcatenate' 'tmp_179' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln28_36 = zext i15 %tmp_179 to i64" [pool/pooling.cpp:28]   --->   Operation 599 'zext' 'zext_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 600 [1/1] (0.00ns)   --->   "%conv_1_out_addr_22 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_36" [pool/pooling.cpp:28]   --->   Operation 600 'getelementptr' 'conv_1_out_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 601 [1/2] (3.25ns)   --->   "%conv_1_out_load_18 = load float* %conv_1_out_addr_18, align 4" [pool/pooling.cpp:28]   --->   Operation 601 'load' 'conv_1_out_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln28_31 = bitcast float %conv_1_out_load_18 to i32" [pool/pooling.cpp:28]   --->   Operation 602 'bitcast' 'bitcast_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_31, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 603 'partselect' 'tmp_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln28_33 = trunc i32 %bitcast_ln28_31 to i23" [pool/pooling.cpp:28]   --->   Operation 604 'trunc' 'trunc_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 605 [1/1] (0.00ns)   --->   "%bitcast_ln28_32 = bitcast float %select_ln28_17 to i32" [pool/pooling.cpp:28]   --->   Operation 605 'bitcast' 'bitcast_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_32, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 606 'partselect' 'tmp_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln28_34 = trunc i32 %bitcast_ln28_32 to i23" [pool/pooling.cpp:28]   --->   Operation 607 'trunc' 'trunc_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 608 [1/1] (1.55ns)   --->   "%icmp_ln28_62 = icmp ne i8 %tmp_50, -1" [pool/pooling.cpp:28]   --->   Operation 608 'icmp' 'icmp_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 609 [1/1] (2.44ns)   --->   "%icmp_ln28_63 = icmp eq i23 %trunc_ln28_33, 0" [pool/pooling.cpp:28]   --->   Operation 609 'icmp' 'icmp_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_31 = or i1 %icmp_ln28_63, %icmp_ln28_62" [pool/pooling.cpp:28]   --->   Operation 610 'or' 'or_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 611 [1/1] (1.55ns)   --->   "%icmp_ln28_64 = icmp ne i8 %tmp_51, -1" [pool/pooling.cpp:28]   --->   Operation 611 'icmp' 'icmp_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 612 [1/1] (2.44ns)   --->   "%icmp_ln28_65 = icmp eq i23 %trunc_ln28_34, 0" [pool/pooling.cpp:28]   --->   Operation 612 'icmp' 'icmp_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%or_ln28_32 = or i1 %icmp_ln28_65, %icmp_ln28_64" [pool/pooling.cpp:28]   --->   Operation 613 'or' 'or_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_32)   --->   "%and_ln28_31 = and i1 %or_ln28_31, %or_ln28_32" [pool/pooling.cpp:28]   --->   Operation 614 'and' 'and_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 615 [1/1] (6.78ns)   --->   "%tmp_52 = fcmp ogt float %conv_1_out_load_18, %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 615 'fcmp' 'tmp_52' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 616 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_32 = and i1 %and_ln28_31, %tmp_52" [pool/pooling.cpp:28]   --->   Operation 616 'and' 'and_ln28_32' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_18 = select i1 %and_ln28_32, float %conv_1_out_load_18, float %select_ln28_17" [pool/pooling.cpp:28]   --->   Operation 617 'select' 'select_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 618 [1/2] (3.25ns)   --->   "%conv_1_out_load_19 = load float* %conv_1_out_addr_19, align 4" [pool/pooling.cpp:28]   --->   Operation 618 'load' 'conv_1_out_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%bitcast_ln28_33 = bitcast float %conv_1_out_load_19 to i32" [pool/pooling.cpp:28]   --->   Operation 619 'bitcast' 'bitcast_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_33, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 620 'partselect' 'tmp_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 621 [1/1] (0.00ns)   --->   "%trunc_ln28_35 = trunc i32 %bitcast_ln28_33 to i23" [pool/pooling.cpp:28]   --->   Operation 621 'trunc' 'trunc_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%bitcast_ln28_34 = bitcast float %select_ln28_18 to i32" [pool/pooling.cpp:28]   --->   Operation 622 'bitcast' 'bitcast_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_34, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 623 'partselect' 'tmp_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 624 [1/1] (0.00ns)   --->   "%trunc_ln28_36 = trunc i32 %bitcast_ln28_34 to i23" [pool/pooling.cpp:28]   --->   Operation 624 'trunc' 'trunc_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 625 [1/1] (1.55ns)   --->   "%icmp_ln28_66 = icmp ne i8 %tmp_53, -1" [pool/pooling.cpp:28]   --->   Operation 625 'icmp' 'icmp_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 626 [1/1] (2.44ns)   --->   "%icmp_ln28_67 = icmp eq i23 %trunc_ln28_35, 0" [pool/pooling.cpp:28]   --->   Operation 626 'icmp' 'icmp_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_33 = or i1 %icmp_ln28_67, %icmp_ln28_66" [pool/pooling.cpp:28]   --->   Operation 627 'or' 'or_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (1.55ns)   --->   "%icmp_ln28_68 = icmp ne i8 %tmp_54, -1" [pool/pooling.cpp:28]   --->   Operation 628 'icmp' 'icmp_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 629 [1/1] (2.44ns)   --->   "%icmp_ln28_69 = icmp eq i23 %trunc_ln28_36, 0" [pool/pooling.cpp:28]   --->   Operation 629 'icmp' 'icmp_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%or_ln28_34 = or i1 %icmp_ln28_69, %icmp_ln28_68" [pool/pooling.cpp:28]   --->   Operation 630 'or' 'or_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_34)   --->   "%and_ln28_33 = and i1 %or_ln28_33, %or_ln28_34" [pool/pooling.cpp:28]   --->   Operation 631 'and' 'and_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 632 [1/1] (6.78ns)   --->   "%tmp_55 = fcmp ogt float %conv_1_out_load_19, %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 632 'fcmp' 'tmp_55' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_34 = and i1 %and_ln28_33, %tmp_55" [pool/pooling.cpp:28]   --->   Operation 633 'and' 'and_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_19 = select i1 %and_ln28_34, float %conv_1_out_load_19, float %select_ln28_18" [pool/pooling.cpp:28]   --->   Operation 634 'select' 'select_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 635 [1/1] (3.25ns)   --->   "store float %select_ln28_19, float* %max_pool_1_out_addr_4, align 4" [pool/pooling.cpp:35]   --->   Operation 635 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_17 : Operation 636 [2/2] (3.25ns)   --->   "%conv_1_out_load_21 = load float* %conv_1_out_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 636 'load' 'conv_1_out_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_17 : Operation 637 [2/2] (3.25ns)   --->   "%conv_1_out_load_22 = load float* %conv_1_out_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 637 'load' 'conv_1_out_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 18 <SV = 17> <Delay = 20.1>
ST_18 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_15 = add i15 416, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 638 'add' 'add_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 639 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_16 = add i15 %add_ln28_15, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 639 'add' 'add_ln28_16' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i15 %add_ln28_16 to i64" [pool/pooling.cpp:28]   --->   Operation 640 'zext' 'zext_ln28_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%conv_1_out_addr_25 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_13" [pool/pooling.cpp:28]   --->   Operation 641 'getelementptr' 'conv_1_out_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_49 = add i15 352, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 642 'add' 'add_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 643 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_50 = add i15 %add_ln28_49, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 643 'add' 'add_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln28_37 = zext i15 %add_ln28_50 to i64" [pool/pooling.cpp:28]   --->   Operation 644 'zext' 'zext_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%conv_1_out_addr_23 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_37" [pool/pooling.cpp:28]   --->   Operation 645 'getelementptr' 'conv_1_out_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 646 [1/2] (3.25ns)   --->   "%conv_1_out_load_21 = load float* %conv_1_out_addr_21, align 4" [pool/pooling.cpp:28]   --->   Operation 646 'load' 'conv_1_out_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_18 : Operation 647 [1/1] (0.00ns)   --->   "%bitcast_ln28_36 = bitcast float %conv_1_out_load_21 to i32" [pool/pooling.cpp:28]   --->   Operation 647 'bitcast' 'bitcast_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_36, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 648 'partselect' 'tmp_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln28_38 = trunc i32 %bitcast_ln28_36 to i23" [pool/pooling.cpp:28]   --->   Operation 649 'trunc' 'trunc_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 650 [1/1] (0.00ns)   --->   "%bitcast_ln28_37 = bitcast float %select_ln28_20 to i32" [pool/pooling.cpp:28]   --->   Operation 650 'bitcast' 'bitcast_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_37, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 651 'partselect' 'tmp_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 652 [1/1] (0.00ns)   --->   "%trunc_ln28_39 = trunc i32 %bitcast_ln28_37 to i23" [pool/pooling.cpp:28]   --->   Operation 652 'trunc' 'trunc_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 653 [1/1] (1.55ns)   --->   "%icmp_ln28_72 = icmp ne i8 %tmp_58, -1" [pool/pooling.cpp:28]   --->   Operation 653 'icmp' 'icmp_ln28_72' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [1/1] (2.44ns)   --->   "%icmp_ln28_73 = icmp eq i23 %trunc_ln28_38, 0" [pool/pooling.cpp:28]   --->   Operation 654 'icmp' 'icmp_ln28_73' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_36 = or i1 %icmp_ln28_73, %icmp_ln28_72" [pool/pooling.cpp:28]   --->   Operation 655 'or' 'or_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [1/1] (1.55ns)   --->   "%icmp_ln28_74 = icmp ne i8 %tmp_59, -1" [pool/pooling.cpp:28]   --->   Operation 656 'icmp' 'icmp_ln28_74' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 657 [1/1] (2.44ns)   --->   "%icmp_ln28_75 = icmp eq i23 %trunc_ln28_39, 0" [pool/pooling.cpp:28]   --->   Operation 657 'icmp' 'icmp_ln28_75' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%or_ln28_37 = or i1 %icmp_ln28_75, %icmp_ln28_74" [pool/pooling.cpp:28]   --->   Operation 658 'or' 'or_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_37)   --->   "%and_ln28_36 = and i1 %or_ln28_36, %or_ln28_37" [pool/pooling.cpp:28]   --->   Operation 659 'and' 'and_ln28_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [1/1] (6.78ns)   --->   "%tmp_60 = fcmp ogt float %conv_1_out_load_21, %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 660 'fcmp' 'tmp_60' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_37 = and i1 %and_ln28_36, %tmp_60" [pool/pooling.cpp:28]   --->   Operation 661 'and' 'and_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_21 = select i1 %and_ln28_37, float %conv_1_out_load_21, float %select_ln28_20" [pool/pooling.cpp:28]   --->   Operation 662 'select' 'select_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 663 [1/2] (3.25ns)   --->   "%conv_1_out_load_22 = load float* %conv_1_out_addr_22, align 4" [pool/pooling.cpp:28]   --->   Operation 663 'load' 'conv_1_out_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln28_38 = bitcast float %conv_1_out_load_22 to i32" [pool/pooling.cpp:28]   --->   Operation 664 'bitcast' 'bitcast_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_38, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 665 'partselect' 'tmp_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln28_40 = trunc i32 %bitcast_ln28_38 to i23" [pool/pooling.cpp:28]   --->   Operation 666 'trunc' 'trunc_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 667 [1/1] (0.00ns)   --->   "%bitcast_ln28_39 = bitcast float %select_ln28_21 to i32" [pool/pooling.cpp:28]   --->   Operation 667 'bitcast' 'bitcast_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_39, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 668 'partselect' 'tmp_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln28_41 = trunc i32 %bitcast_ln28_39 to i23" [pool/pooling.cpp:28]   --->   Operation 669 'trunc' 'trunc_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 670 [1/1] (1.55ns)   --->   "%icmp_ln28_76 = icmp ne i8 %tmp_61, -1" [pool/pooling.cpp:28]   --->   Operation 670 'icmp' 'icmp_ln28_76' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 671 [1/1] (2.44ns)   --->   "%icmp_ln28_77 = icmp eq i23 %trunc_ln28_40, 0" [pool/pooling.cpp:28]   --->   Operation 671 'icmp' 'icmp_ln28_77' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_38 = or i1 %icmp_ln28_77, %icmp_ln28_76" [pool/pooling.cpp:28]   --->   Operation 672 'or' 'or_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [1/1] (1.55ns)   --->   "%icmp_ln28_78 = icmp ne i8 %tmp_62, -1" [pool/pooling.cpp:28]   --->   Operation 673 'icmp' 'icmp_ln28_78' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 674 [1/1] (2.44ns)   --->   "%icmp_ln28_79 = icmp eq i23 %trunc_ln28_41, 0" [pool/pooling.cpp:28]   --->   Operation 674 'icmp' 'icmp_ln28_79' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%or_ln28_39 = or i1 %icmp_ln28_79, %icmp_ln28_78" [pool/pooling.cpp:28]   --->   Operation 675 'or' 'or_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_39)   --->   "%and_ln28_38 = and i1 %or_ln28_38, %or_ln28_39" [pool/pooling.cpp:28]   --->   Operation 676 'and' 'and_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 677 [1/1] (6.78ns)   --->   "%tmp_63 = fcmp ogt float %conv_1_out_load_22, %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 677 'fcmp' 'tmp_63' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 678 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_39 = and i1 %and_ln28_38, %tmp_63" [pool/pooling.cpp:28]   --->   Operation 678 'and' 'and_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 679 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_22 = select i1 %and_ln28_39, float %conv_1_out_load_22, float %select_ln28_21" [pool/pooling.cpp:28]   --->   Operation 679 'select' 'select_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 680 [2/2] (3.25ns)   --->   "%conv_1_out_load_23 = load float* %conv_1_out_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 680 'load' 'conv_1_out_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_18 : Operation 681 [2/2] (3.25ns)   --->   "%conv_1_out_load_25 = load float* %conv_1_out_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 681 'load' 'conv_1_out_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 19 <SV = 18> <Delay = 14.9>
ST_19 : Operation 682 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_9 = add i13 160, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 682 'add' 'add_ln35_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 683 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_10 = add i13 %add_ln35_9, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 683 'add' 'add_ln35_10' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i13 %add_ln35_10 to i64" [pool/pooling.cpp:35]   --->   Operation 684 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_5 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_5" [pool/pooling.cpp:35]   --->   Operation 685 'getelementptr' 'max_pool_1_out_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (1.94ns)   --->   "%add_ln28_51 = add i15 384, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 686 'add' 'add_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_180 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_51, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 687 'partselect' 'tmp_180' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 688 [1/1] (0.00ns)   --->   "%tmp_181 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_180, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 688 'bitconcatenate' 'tmp_181' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln28_38 = zext i15 %tmp_181 to i64" [pool/pooling.cpp:28]   --->   Operation 689 'zext' 'zext_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 690 [1/1] (0.00ns)   --->   "%conv_1_out_addr_26 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_38" [pool/pooling.cpp:28]   --->   Operation 690 'getelementptr' 'conv_1_out_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_52 = add i15 416, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 691 'add' 'add_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 692 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_53 = add i15 %add_ln28_52, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 692 'add' 'add_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln28_39 = zext i15 %add_ln28_53 to i64" [pool/pooling.cpp:28]   --->   Operation 693 'zext' 'zext_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%conv_1_out_addr_27 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_39" [pool/pooling.cpp:28]   --->   Operation 694 'getelementptr' 'conv_1_out_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 695 [1/2] (3.25ns)   --->   "%conv_1_out_load_23 = load float* %conv_1_out_addr_23, align 4" [pool/pooling.cpp:28]   --->   Operation 695 'load' 'conv_1_out_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%bitcast_ln28_40 = bitcast float %conv_1_out_load_23 to i32" [pool/pooling.cpp:28]   --->   Operation 696 'bitcast' 'bitcast_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_40, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 697 'partselect' 'tmp_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln28_42 = trunc i32 %bitcast_ln28_40 to i23" [pool/pooling.cpp:28]   --->   Operation 698 'trunc' 'trunc_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 699 [1/1] (0.00ns)   --->   "%bitcast_ln28_41 = bitcast float %select_ln28_22 to i32" [pool/pooling.cpp:28]   --->   Operation 699 'bitcast' 'bitcast_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 700 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_41, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 700 'partselect' 'tmp_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln28_43 = trunc i32 %bitcast_ln28_41 to i23" [pool/pooling.cpp:28]   --->   Operation 701 'trunc' 'trunc_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 702 [1/1] (1.55ns)   --->   "%icmp_ln28_80 = icmp ne i8 %tmp_64, -1" [pool/pooling.cpp:28]   --->   Operation 702 'icmp' 'icmp_ln28_80' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 703 [1/1] (2.44ns)   --->   "%icmp_ln28_81 = icmp eq i23 %trunc_ln28_42, 0" [pool/pooling.cpp:28]   --->   Operation 703 'icmp' 'icmp_ln28_81' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_40 = or i1 %icmp_ln28_81, %icmp_ln28_80" [pool/pooling.cpp:28]   --->   Operation 704 'or' 'or_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 705 [1/1] (1.55ns)   --->   "%icmp_ln28_82 = icmp ne i8 %tmp_65, -1" [pool/pooling.cpp:28]   --->   Operation 705 'icmp' 'icmp_ln28_82' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 706 [1/1] (2.44ns)   --->   "%icmp_ln28_83 = icmp eq i23 %trunc_ln28_43, 0" [pool/pooling.cpp:28]   --->   Operation 706 'icmp' 'icmp_ln28_83' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%or_ln28_41 = or i1 %icmp_ln28_83, %icmp_ln28_82" [pool/pooling.cpp:28]   --->   Operation 707 'or' 'or_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_41)   --->   "%and_ln28_40 = and i1 %or_ln28_40, %or_ln28_41" [pool/pooling.cpp:28]   --->   Operation 708 'and' 'and_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 709 [1/1] (6.78ns)   --->   "%tmp_66 = fcmp ogt float %conv_1_out_load_23, %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 709 'fcmp' 'tmp_66' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 710 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_41 = and i1 %and_ln28_40, %tmp_66" [pool/pooling.cpp:28]   --->   Operation 710 'and' 'and_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_23 = select i1 %and_ln28_41, float %conv_1_out_load_23, float %select_ln28_22" [pool/pooling.cpp:28]   --->   Operation 711 'select' 'select_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 712 [1/1] (3.25ns)   --->   "store float %select_ln28_23, float* %max_pool_1_out_addr_5, align 4" [pool/pooling.cpp:35]   --->   Operation 712 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 713 [1/2] (3.25ns)   --->   "%conv_1_out_load_25 = load float* %conv_1_out_addr_25, align 4" [pool/pooling.cpp:28]   --->   Operation 713 'load' 'conv_1_out_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 714 [1/1] (0.00ns)   --->   "%bitcast_ln28_43 = bitcast float %conv_1_out_load_25 to i32" [pool/pooling.cpp:28]   --->   Operation 714 'bitcast' 'bitcast_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_43, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 715 'partselect' 'tmp_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln28_45 = trunc i32 %bitcast_ln28_43 to i23" [pool/pooling.cpp:28]   --->   Operation 716 'trunc' 'trunc_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 717 [1/1] (0.00ns)   --->   "%bitcast_ln28_44 = bitcast float %select_ln28_24 to i32" [pool/pooling.cpp:28]   --->   Operation 717 'bitcast' 'bitcast_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 718 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_44, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 718 'partselect' 'tmp_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln28_46 = trunc i32 %bitcast_ln28_44 to i23" [pool/pooling.cpp:28]   --->   Operation 719 'trunc' 'trunc_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 720 [1/1] (1.55ns)   --->   "%icmp_ln28_86 = icmp ne i8 %tmp_69, -1" [pool/pooling.cpp:28]   --->   Operation 720 'icmp' 'icmp_ln28_86' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 721 [1/1] (2.44ns)   --->   "%icmp_ln28_87 = icmp eq i23 %trunc_ln28_45, 0" [pool/pooling.cpp:28]   --->   Operation 721 'icmp' 'icmp_ln28_87' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_43 = or i1 %icmp_ln28_87, %icmp_ln28_86" [pool/pooling.cpp:28]   --->   Operation 722 'or' 'or_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [1/1] (1.55ns)   --->   "%icmp_ln28_88 = icmp ne i8 %tmp_70, -1" [pool/pooling.cpp:28]   --->   Operation 723 'icmp' 'icmp_ln28_88' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [1/1] (2.44ns)   --->   "%icmp_ln28_89 = icmp eq i23 %trunc_ln28_46, 0" [pool/pooling.cpp:28]   --->   Operation 724 'icmp' 'icmp_ln28_89' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%or_ln28_44 = or i1 %icmp_ln28_89, %icmp_ln28_88" [pool/pooling.cpp:28]   --->   Operation 725 'or' 'or_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_44)   --->   "%and_ln28_43 = and i1 %or_ln28_43, %or_ln28_44" [pool/pooling.cpp:28]   --->   Operation 726 'and' 'and_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 727 [1/1] (6.78ns)   --->   "%tmp_71 = fcmp ogt float %conv_1_out_load_25, %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 727 'fcmp' 'tmp_71' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_44 = and i1 %and_ln28_43, %tmp_71" [pool/pooling.cpp:28]   --->   Operation 728 'and' 'and_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 729 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_25 = select i1 %and_ln28_44, float %conv_1_out_load_25, float %select_ln28_24" [pool/pooling.cpp:28]   --->   Operation 729 'select' 'select_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 730 [2/2] (3.25ns)   --->   "%conv_1_out_load_26 = load float* %conv_1_out_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 730 'load' 'conv_1_out_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_19 : Operation 731 [2/2] (3.25ns)   --->   "%conv_1_out_load_27 = load float* %conv_1_out_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 731 'load' 'conv_1_out_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 20 <SV = 19> <Delay = 23.4>
ST_20 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_11 = add i13 192, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 732 'add' 'add_ln35_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 733 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_12 = add i13 %add_ln35_11, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 733 'add' 'add_ln35_12' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i13 %add_ln35_12 to i64" [pool/pooling.cpp:35]   --->   Operation 734 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 735 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_6 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_6" [pool/pooling.cpp:35]   --->   Operation 735 'getelementptr' 'max_pool_1_out_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_18 = add i15 480, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 736 'add' 'add_ln28_18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 737 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_19 = add i15 %add_ln28_18, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 737 'add' 'add_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i15 %add_ln28_19 to i64" [pool/pooling.cpp:28]   --->   Operation 738 'zext' 'zext_ln28_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 739 [1/1] (0.00ns)   --->   "%conv_1_out_addr_29 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_15" [pool/pooling.cpp:28]   --->   Operation 739 'getelementptr' 'conv_1_out_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 740 [1/1] (1.94ns)   --->   "%add_ln28_54 = add i15 448, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 740 'add' 'add_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [1/1] (0.00ns)   --->   "%tmp_182 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_54, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 741 'partselect' 'tmp_182' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_183 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_182, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 742 'bitconcatenate' 'tmp_183' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln28_40 = zext i15 %tmp_183 to i64" [pool/pooling.cpp:28]   --->   Operation 743 'zext' 'zext_ln28_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 744 [1/1] (0.00ns)   --->   "%conv_1_out_addr_30 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_40" [pool/pooling.cpp:28]   --->   Operation 744 'getelementptr' 'conv_1_out_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 745 [1/2] (3.25ns)   --->   "%conv_1_out_load_26 = load float* %conv_1_out_addr_26, align 4" [pool/pooling.cpp:28]   --->   Operation 745 'load' 'conv_1_out_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 746 [1/1] (0.00ns)   --->   "%bitcast_ln28_45 = bitcast float %conv_1_out_load_26 to i32" [pool/pooling.cpp:28]   --->   Operation 746 'bitcast' 'bitcast_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 747 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_45, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 747 'partselect' 'tmp_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln28_47 = trunc i32 %bitcast_ln28_45 to i23" [pool/pooling.cpp:28]   --->   Operation 748 'trunc' 'trunc_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 749 [1/1] (0.00ns)   --->   "%bitcast_ln28_46 = bitcast float %select_ln28_25 to i32" [pool/pooling.cpp:28]   --->   Operation 749 'bitcast' 'bitcast_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 750 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_46, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 750 'partselect' 'tmp_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 751 [1/1] (0.00ns)   --->   "%trunc_ln28_48 = trunc i32 %bitcast_ln28_46 to i23" [pool/pooling.cpp:28]   --->   Operation 751 'trunc' 'trunc_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 752 [1/1] (1.55ns)   --->   "%icmp_ln28_90 = icmp ne i8 %tmp_72, -1" [pool/pooling.cpp:28]   --->   Operation 752 'icmp' 'icmp_ln28_90' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 753 [1/1] (2.44ns)   --->   "%icmp_ln28_91 = icmp eq i23 %trunc_ln28_47, 0" [pool/pooling.cpp:28]   --->   Operation 753 'icmp' 'icmp_ln28_91' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_45 = or i1 %icmp_ln28_91, %icmp_ln28_90" [pool/pooling.cpp:28]   --->   Operation 754 'or' 'or_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 755 [1/1] (1.55ns)   --->   "%icmp_ln28_92 = icmp ne i8 %tmp_73, -1" [pool/pooling.cpp:28]   --->   Operation 755 'icmp' 'icmp_ln28_92' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 756 [1/1] (2.44ns)   --->   "%icmp_ln28_93 = icmp eq i23 %trunc_ln28_48, 0" [pool/pooling.cpp:28]   --->   Operation 756 'icmp' 'icmp_ln28_93' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%or_ln28_46 = or i1 %icmp_ln28_93, %icmp_ln28_92" [pool/pooling.cpp:28]   --->   Operation 757 'or' 'or_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_46)   --->   "%and_ln28_45 = and i1 %or_ln28_45, %or_ln28_46" [pool/pooling.cpp:28]   --->   Operation 758 'and' 'and_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 759 [1/1] (6.78ns)   --->   "%tmp_74 = fcmp ogt float %conv_1_out_load_26, %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 759 'fcmp' 'tmp_74' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 760 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_46 = and i1 %and_ln28_45, %tmp_74" [pool/pooling.cpp:28]   --->   Operation 760 'and' 'and_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 761 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_26 = select i1 %and_ln28_46, float %conv_1_out_load_26, float %select_ln28_25" [pool/pooling.cpp:28]   --->   Operation 761 'select' 'select_ln28_26' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 762 [1/2] (3.25ns)   --->   "%conv_1_out_load_27 = load float* %conv_1_out_addr_27, align 4" [pool/pooling.cpp:28]   --->   Operation 762 'load' 'conv_1_out_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 763 [1/1] (0.00ns)   --->   "%bitcast_ln28_47 = bitcast float %conv_1_out_load_27 to i32" [pool/pooling.cpp:28]   --->   Operation 763 'bitcast' 'bitcast_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_47, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 764 'partselect' 'tmp_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 765 [1/1] (0.00ns)   --->   "%trunc_ln28_49 = trunc i32 %bitcast_ln28_47 to i23" [pool/pooling.cpp:28]   --->   Operation 765 'trunc' 'trunc_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 766 [1/1] (0.00ns)   --->   "%bitcast_ln28_48 = bitcast float %select_ln28_26 to i32" [pool/pooling.cpp:28]   --->   Operation 766 'bitcast' 'bitcast_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 767 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_48, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 767 'partselect' 'tmp_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 768 [1/1] (0.00ns)   --->   "%trunc_ln28_50 = trunc i32 %bitcast_ln28_48 to i23" [pool/pooling.cpp:28]   --->   Operation 768 'trunc' 'trunc_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 769 [1/1] (1.55ns)   --->   "%icmp_ln28_94 = icmp ne i8 %tmp_75, -1" [pool/pooling.cpp:28]   --->   Operation 769 'icmp' 'icmp_ln28_94' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 770 [1/1] (2.44ns)   --->   "%icmp_ln28_95 = icmp eq i23 %trunc_ln28_49, 0" [pool/pooling.cpp:28]   --->   Operation 770 'icmp' 'icmp_ln28_95' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_47 = or i1 %icmp_ln28_95, %icmp_ln28_94" [pool/pooling.cpp:28]   --->   Operation 771 'or' 'or_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 772 [1/1] (1.55ns)   --->   "%icmp_ln28_96 = icmp ne i8 %tmp_76, -1" [pool/pooling.cpp:28]   --->   Operation 772 'icmp' 'icmp_ln28_96' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 773 [1/1] (2.44ns)   --->   "%icmp_ln28_97 = icmp eq i23 %trunc_ln28_50, 0" [pool/pooling.cpp:28]   --->   Operation 773 'icmp' 'icmp_ln28_97' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%or_ln28_48 = or i1 %icmp_ln28_97, %icmp_ln28_96" [pool/pooling.cpp:28]   --->   Operation 774 'or' 'or_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_48)   --->   "%and_ln28_47 = and i1 %or_ln28_47, %or_ln28_48" [pool/pooling.cpp:28]   --->   Operation 775 'and' 'and_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 776 [1/1] (6.78ns)   --->   "%tmp_77 = fcmp ogt float %conv_1_out_load_27, %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 776 'fcmp' 'tmp_77' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 777 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_48 = and i1 %and_ln28_47, %tmp_77" [pool/pooling.cpp:28]   --->   Operation 777 'and' 'and_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 778 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_27 = select i1 %and_ln28_48, float %conv_1_out_load_27, float %select_ln28_26" [pool/pooling.cpp:28]   --->   Operation 778 'select' 'select_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 779 [1/1] (3.25ns)   --->   "store float %select_ln28_27, float* %max_pool_1_out_addr_6, align 4" [pool/pooling.cpp:35]   --->   Operation 779 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 780 [2/2] (3.25ns)   --->   "%conv_1_out_load_29 = load float* %conv_1_out_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 780 'load' 'conv_1_out_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_20 : Operation 781 [2/2] (3.25ns)   --->   "%conv_1_out_load_30 = load float* %conv_1_out_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 781 'load' 'conv_1_out_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 21 <SV = 20> <Delay = 20.1>
ST_21 : Operation 782 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_21 = add i15 544, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 782 'add' 'add_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 783 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_22 = add i15 %add_ln28_21, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 783 'add' 'add_ln28_22' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln28_17 = zext i15 %add_ln28_22 to i64" [pool/pooling.cpp:28]   --->   Operation 784 'zext' 'zext_ln28_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 785 [1/1] (0.00ns)   --->   "%conv_1_out_addr_33 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_17" [pool/pooling.cpp:28]   --->   Operation 785 'getelementptr' 'conv_1_out_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_55 = add i15 480, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 786 'add' 'add_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 787 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_56 = add i15 %add_ln28_55, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 787 'add' 'add_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln28_41 = zext i15 %add_ln28_56 to i64" [pool/pooling.cpp:28]   --->   Operation 788 'zext' 'zext_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 789 [1/1] (0.00ns)   --->   "%conv_1_out_addr_31 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_41" [pool/pooling.cpp:28]   --->   Operation 789 'getelementptr' 'conv_1_out_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 790 [1/2] (3.25ns)   --->   "%conv_1_out_load_29 = load float* %conv_1_out_addr_29, align 4" [pool/pooling.cpp:28]   --->   Operation 790 'load' 'conv_1_out_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 791 [1/1] (0.00ns)   --->   "%bitcast_ln28_50 = bitcast float %conv_1_out_load_29 to i32" [pool/pooling.cpp:28]   --->   Operation 791 'bitcast' 'bitcast_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_50, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 792 'partselect' 'tmp_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln28_52 = trunc i32 %bitcast_ln28_50 to i23" [pool/pooling.cpp:28]   --->   Operation 793 'trunc' 'trunc_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln28_51 = bitcast float %select_ln28_28 to i32" [pool/pooling.cpp:28]   --->   Operation 794 'bitcast' 'bitcast_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 795 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_51, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 795 'partselect' 'tmp_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln28_53 = trunc i32 %bitcast_ln28_51 to i23" [pool/pooling.cpp:28]   --->   Operation 796 'trunc' 'trunc_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 797 [1/1] (1.55ns)   --->   "%icmp_ln28_100 = icmp ne i8 %tmp_80, -1" [pool/pooling.cpp:28]   --->   Operation 797 'icmp' 'icmp_ln28_100' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 798 [1/1] (2.44ns)   --->   "%icmp_ln28_101 = icmp eq i23 %trunc_ln28_52, 0" [pool/pooling.cpp:28]   --->   Operation 798 'icmp' 'icmp_ln28_101' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_50 = or i1 %icmp_ln28_101, %icmp_ln28_100" [pool/pooling.cpp:28]   --->   Operation 799 'or' 'or_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 800 [1/1] (1.55ns)   --->   "%icmp_ln28_102 = icmp ne i8 %tmp_81, -1" [pool/pooling.cpp:28]   --->   Operation 800 'icmp' 'icmp_ln28_102' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 801 [1/1] (2.44ns)   --->   "%icmp_ln28_103 = icmp eq i23 %trunc_ln28_53, 0" [pool/pooling.cpp:28]   --->   Operation 801 'icmp' 'icmp_ln28_103' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%or_ln28_51 = or i1 %icmp_ln28_103, %icmp_ln28_102" [pool/pooling.cpp:28]   --->   Operation 802 'or' 'or_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_51)   --->   "%and_ln28_50 = and i1 %or_ln28_50, %or_ln28_51" [pool/pooling.cpp:28]   --->   Operation 803 'and' 'and_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 804 [1/1] (6.78ns)   --->   "%tmp_82 = fcmp ogt float %conv_1_out_load_29, %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 804 'fcmp' 'tmp_82' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 805 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_51 = and i1 %and_ln28_50, %tmp_82" [pool/pooling.cpp:28]   --->   Operation 805 'and' 'and_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 806 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_29 = select i1 %and_ln28_51, float %conv_1_out_load_29, float %select_ln28_28" [pool/pooling.cpp:28]   --->   Operation 806 'select' 'select_ln28_29' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 807 [1/2] (3.25ns)   --->   "%conv_1_out_load_30 = load float* %conv_1_out_addr_30, align 4" [pool/pooling.cpp:28]   --->   Operation 807 'load' 'conv_1_out_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 808 [1/1] (0.00ns)   --->   "%bitcast_ln28_52 = bitcast float %conv_1_out_load_30 to i32" [pool/pooling.cpp:28]   --->   Operation 808 'bitcast' 'bitcast_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_52, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 809 'partselect' 'tmp_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln28_54 = trunc i32 %bitcast_ln28_52 to i23" [pool/pooling.cpp:28]   --->   Operation 810 'trunc' 'trunc_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 811 [1/1] (0.00ns)   --->   "%bitcast_ln28_53 = bitcast float %select_ln28_29 to i32" [pool/pooling.cpp:28]   --->   Operation 811 'bitcast' 'bitcast_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 812 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_53, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 812 'partselect' 'tmp_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 813 [1/1] (0.00ns)   --->   "%trunc_ln28_55 = trunc i32 %bitcast_ln28_53 to i23" [pool/pooling.cpp:28]   --->   Operation 813 'trunc' 'trunc_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 814 [1/1] (1.55ns)   --->   "%icmp_ln28_104 = icmp ne i8 %tmp_83, -1" [pool/pooling.cpp:28]   --->   Operation 814 'icmp' 'icmp_ln28_104' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 815 [1/1] (2.44ns)   --->   "%icmp_ln28_105 = icmp eq i23 %trunc_ln28_54, 0" [pool/pooling.cpp:28]   --->   Operation 815 'icmp' 'icmp_ln28_105' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_52 = or i1 %icmp_ln28_105, %icmp_ln28_104" [pool/pooling.cpp:28]   --->   Operation 816 'or' 'or_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 817 [1/1] (1.55ns)   --->   "%icmp_ln28_106 = icmp ne i8 %tmp_84, -1" [pool/pooling.cpp:28]   --->   Operation 817 'icmp' 'icmp_ln28_106' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 818 [1/1] (2.44ns)   --->   "%icmp_ln28_107 = icmp eq i23 %trunc_ln28_55, 0" [pool/pooling.cpp:28]   --->   Operation 818 'icmp' 'icmp_ln28_107' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%or_ln28_53 = or i1 %icmp_ln28_107, %icmp_ln28_106" [pool/pooling.cpp:28]   --->   Operation 819 'or' 'or_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_53)   --->   "%and_ln28_52 = and i1 %or_ln28_52, %or_ln28_53" [pool/pooling.cpp:28]   --->   Operation 820 'and' 'and_ln28_52' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 821 [1/1] (6.78ns)   --->   "%tmp_85 = fcmp ogt float %conv_1_out_load_30, %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 821 'fcmp' 'tmp_85' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 822 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_53 = and i1 %and_ln28_52, %tmp_85" [pool/pooling.cpp:28]   --->   Operation 822 'and' 'and_ln28_53' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 823 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_30 = select i1 %and_ln28_53, float %conv_1_out_load_30, float %select_ln28_29" [pool/pooling.cpp:28]   --->   Operation 823 'select' 'select_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 824 [2/2] (3.25ns)   --->   "%conv_1_out_load_31 = load float* %conv_1_out_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 824 'load' 'conv_1_out_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_21 : Operation 825 [2/2] (3.25ns)   --->   "%conv_1_out_load_33 = load float* %conv_1_out_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 825 'load' 'conv_1_out_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 22 <SV = 21> <Delay = 14.9>
ST_22 : Operation 826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_13 = add i13 224, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 826 'add' 'add_ln35_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 827 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_14 = add i13 %add_ln35_13, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 827 'add' 'add_ln35_14' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i13 %add_ln35_14 to i64" [pool/pooling.cpp:35]   --->   Operation 828 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 829 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_7 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_7" [pool/pooling.cpp:35]   --->   Operation 829 'getelementptr' 'max_pool_1_out_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 830 [1/1] (1.94ns)   --->   "%add_ln28_57 = add i15 512, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 830 'add' 'add_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 831 [1/1] (0.00ns)   --->   "%tmp_184 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_57, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 831 'partselect' 'tmp_184' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 832 [1/1] (0.00ns)   --->   "%tmp_185 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_184, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 832 'bitconcatenate' 'tmp_185' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln28_42 = zext i15 %tmp_185 to i64" [pool/pooling.cpp:28]   --->   Operation 833 'zext' 'zext_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 834 [1/1] (0.00ns)   --->   "%conv_1_out_addr_34 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_42" [pool/pooling.cpp:28]   --->   Operation 834 'getelementptr' 'conv_1_out_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_58 = add i15 544, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 835 'add' 'add_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 836 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_59 = add i15 %add_ln28_58, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 836 'add' 'add_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln28_43 = zext i15 %add_ln28_59 to i64" [pool/pooling.cpp:28]   --->   Operation 837 'zext' 'zext_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 838 [1/1] (0.00ns)   --->   "%conv_1_out_addr_35 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_43" [pool/pooling.cpp:28]   --->   Operation 838 'getelementptr' 'conv_1_out_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 839 [1/2] (3.25ns)   --->   "%conv_1_out_load_31 = load float* %conv_1_out_addr_31, align 4" [pool/pooling.cpp:28]   --->   Operation 839 'load' 'conv_1_out_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_22 : Operation 840 [1/1] (0.00ns)   --->   "%bitcast_ln28_54 = bitcast float %conv_1_out_load_31 to i32" [pool/pooling.cpp:28]   --->   Operation 840 'bitcast' 'bitcast_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 841 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_54, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 841 'partselect' 'tmp_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 842 [1/1] (0.00ns)   --->   "%trunc_ln28_56 = trunc i32 %bitcast_ln28_54 to i23" [pool/pooling.cpp:28]   --->   Operation 842 'trunc' 'trunc_ln28_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 843 [1/1] (0.00ns)   --->   "%bitcast_ln28_55 = bitcast float %select_ln28_30 to i32" [pool/pooling.cpp:28]   --->   Operation 843 'bitcast' 'bitcast_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_55, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 844 'partselect' 'tmp_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln28_57 = trunc i32 %bitcast_ln28_55 to i23" [pool/pooling.cpp:28]   --->   Operation 845 'trunc' 'trunc_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 846 [1/1] (1.55ns)   --->   "%icmp_ln28_108 = icmp ne i8 %tmp_86, -1" [pool/pooling.cpp:28]   --->   Operation 846 'icmp' 'icmp_ln28_108' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 847 [1/1] (2.44ns)   --->   "%icmp_ln28_109 = icmp eq i23 %trunc_ln28_56, 0" [pool/pooling.cpp:28]   --->   Operation 847 'icmp' 'icmp_ln28_109' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_54 = or i1 %icmp_ln28_109, %icmp_ln28_108" [pool/pooling.cpp:28]   --->   Operation 848 'or' 'or_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 849 [1/1] (1.55ns)   --->   "%icmp_ln28_110 = icmp ne i8 %tmp_87, -1" [pool/pooling.cpp:28]   --->   Operation 849 'icmp' 'icmp_ln28_110' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 850 [1/1] (2.44ns)   --->   "%icmp_ln28_111 = icmp eq i23 %trunc_ln28_57, 0" [pool/pooling.cpp:28]   --->   Operation 850 'icmp' 'icmp_ln28_111' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%or_ln28_55 = or i1 %icmp_ln28_111, %icmp_ln28_110" [pool/pooling.cpp:28]   --->   Operation 851 'or' 'or_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_55)   --->   "%and_ln28_54 = and i1 %or_ln28_54, %or_ln28_55" [pool/pooling.cpp:28]   --->   Operation 852 'and' 'and_ln28_54' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 853 [1/1] (6.78ns)   --->   "%tmp_88 = fcmp ogt float %conv_1_out_load_31, %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 853 'fcmp' 'tmp_88' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 854 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_55 = and i1 %and_ln28_54, %tmp_88" [pool/pooling.cpp:28]   --->   Operation 854 'and' 'and_ln28_55' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 855 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_31 = select i1 %and_ln28_55, float %conv_1_out_load_31, float %select_ln28_30" [pool/pooling.cpp:28]   --->   Operation 855 'select' 'select_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 856 [1/1] (3.25ns)   --->   "store float %select_ln28_31, float* %max_pool_1_out_addr_7, align 4" [pool/pooling.cpp:35]   --->   Operation 856 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_22 : Operation 857 [1/2] (3.25ns)   --->   "%conv_1_out_load_33 = load float* %conv_1_out_addr_33, align 4" [pool/pooling.cpp:28]   --->   Operation 857 'load' 'conv_1_out_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_22 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln28_57 = bitcast float %conv_1_out_load_33 to i32" [pool/pooling.cpp:28]   --->   Operation 858 'bitcast' 'bitcast_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_57, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 859 'partselect' 'tmp_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln28_59 = trunc i32 %bitcast_ln28_57 to i23" [pool/pooling.cpp:28]   --->   Operation 860 'trunc' 'trunc_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 861 [1/1] (0.00ns)   --->   "%bitcast_ln28_58 = bitcast float %select_ln28_32 to i32" [pool/pooling.cpp:28]   --->   Operation 861 'bitcast' 'bitcast_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 862 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_58, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 862 'partselect' 'tmp_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln28_60 = trunc i32 %bitcast_ln28_58 to i23" [pool/pooling.cpp:28]   --->   Operation 863 'trunc' 'trunc_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 864 [1/1] (1.55ns)   --->   "%icmp_ln28_114 = icmp ne i8 %tmp_91, -1" [pool/pooling.cpp:28]   --->   Operation 864 'icmp' 'icmp_ln28_114' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 865 [1/1] (2.44ns)   --->   "%icmp_ln28_115 = icmp eq i23 %trunc_ln28_59, 0" [pool/pooling.cpp:28]   --->   Operation 865 'icmp' 'icmp_ln28_115' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_57 = or i1 %icmp_ln28_115, %icmp_ln28_114" [pool/pooling.cpp:28]   --->   Operation 866 'or' 'or_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 867 [1/1] (1.55ns)   --->   "%icmp_ln28_116 = icmp ne i8 %tmp_92, -1" [pool/pooling.cpp:28]   --->   Operation 867 'icmp' 'icmp_ln28_116' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 868 [1/1] (2.44ns)   --->   "%icmp_ln28_117 = icmp eq i23 %trunc_ln28_60, 0" [pool/pooling.cpp:28]   --->   Operation 868 'icmp' 'icmp_ln28_117' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%or_ln28_58 = or i1 %icmp_ln28_117, %icmp_ln28_116" [pool/pooling.cpp:28]   --->   Operation 869 'or' 'or_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_58)   --->   "%and_ln28_57 = and i1 %or_ln28_57, %or_ln28_58" [pool/pooling.cpp:28]   --->   Operation 870 'and' 'and_ln28_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 871 [1/1] (6.78ns)   --->   "%tmp_93 = fcmp ogt float %conv_1_out_load_33, %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 871 'fcmp' 'tmp_93' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 872 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_58 = and i1 %and_ln28_57, %tmp_93" [pool/pooling.cpp:28]   --->   Operation 872 'and' 'and_ln28_58' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 873 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_33 = select i1 %and_ln28_58, float %conv_1_out_load_33, float %select_ln28_32" [pool/pooling.cpp:28]   --->   Operation 873 'select' 'select_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 874 [2/2] (3.25ns)   --->   "%conv_1_out_load_34 = load float* %conv_1_out_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 874 'load' 'conv_1_out_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_22 : Operation 875 [2/2] (3.25ns)   --->   "%conv_1_out_load_35 = load float* %conv_1_out_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 875 'load' 'conv_1_out_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 23 <SV = 22> <Delay = 23.4>
ST_23 : Operation 876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_15 = add i13 256, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 876 'add' 'add_ln35_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 877 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_16 = add i13 %add_ln35_15, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 877 'add' 'add_ln35_16' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 878 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i13 %add_ln35_16 to i64" [pool/pooling.cpp:35]   --->   Operation 878 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 879 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_8 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_8" [pool/pooling.cpp:35]   --->   Operation 879 'getelementptr' 'max_pool_1_out_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_24 = add i15 608, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 880 'add' 'add_ln28_24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 881 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_25 = add i15 %add_ln28_24, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 881 'add' 'add_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln28_19 = zext i15 %add_ln28_25 to i64" [pool/pooling.cpp:28]   --->   Operation 882 'zext' 'zext_ln28_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 883 [1/1] (0.00ns)   --->   "%conv_1_out_addr_37 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_19" [pool/pooling.cpp:28]   --->   Operation 883 'getelementptr' 'conv_1_out_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 884 [1/1] (1.94ns)   --->   "%add_ln28_60 = add i15 576, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 884 'add' 'add_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_186 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_60, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 885 'partselect' 'tmp_186' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 886 [1/1] (0.00ns)   --->   "%tmp_187 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_186, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 886 'bitconcatenate' 'tmp_187' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln28_44 = zext i15 %tmp_187 to i64" [pool/pooling.cpp:28]   --->   Operation 887 'zext' 'zext_ln28_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 888 [1/1] (0.00ns)   --->   "%conv_1_out_addr_38 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_44" [pool/pooling.cpp:28]   --->   Operation 888 'getelementptr' 'conv_1_out_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 889 [1/2] (3.25ns)   --->   "%conv_1_out_load_34 = load float* %conv_1_out_addr_34, align 4" [pool/pooling.cpp:28]   --->   Operation 889 'load' 'conv_1_out_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_23 : Operation 890 [1/1] (0.00ns)   --->   "%bitcast_ln28_59 = bitcast float %conv_1_out_load_34 to i32" [pool/pooling.cpp:28]   --->   Operation 890 'bitcast' 'bitcast_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_59, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 891 'partselect' 'tmp_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 892 [1/1] (0.00ns)   --->   "%trunc_ln28_61 = trunc i32 %bitcast_ln28_59 to i23" [pool/pooling.cpp:28]   --->   Operation 892 'trunc' 'trunc_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 893 [1/1] (0.00ns)   --->   "%bitcast_ln28_60 = bitcast float %select_ln28_33 to i32" [pool/pooling.cpp:28]   --->   Operation 893 'bitcast' 'bitcast_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 894 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_60, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 894 'partselect' 'tmp_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 895 [1/1] (0.00ns)   --->   "%trunc_ln28_62 = trunc i32 %bitcast_ln28_60 to i23" [pool/pooling.cpp:28]   --->   Operation 895 'trunc' 'trunc_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 896 [1/1] (1.55ns)   --->   "%icmp_ln28_118 = icmp ne i8 %tmp_94, -1" [pool/pooling.cpp:28]   --->   Operation 896 'icmp' 'icmp_ln28_118' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 897 [1/1] (2.44ns)   --->   "%icmp_ln28_119 = icmp eq i23 %trunc_ln28_61, 0" [pool/pooling.cpp:28]   --->   Operation 897 'icmp' 'icmp_ln28_119' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_59 = or i1 %icmp_ln28_119, %icmp_ln28_118" [pool/pooling.cpp:28]   --->   Operation 898 'or' 'or_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 899 [1/1] (1.55ns)   --->   "%icmp_ln28_120 = icmp ne i8 %tmp_95, -1" [pool/pooling.cpp:28]   --->   Operation 899 'icmp' 'icmp_ln28_120' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 900 [1/1] (2.44ns)   --->   "%icmp_ln28_121 = icmp eq i23 %trunc_ln28_62, 0" [pool/pooling.cpp:28]   --->   Operation 900 'icmp' 'icmp_ln28_121' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%or_ln28_60 = or i1 %icmp_ln28_121, %icmp_ln28_120" [pool/pooling.cpp:28]   --->   Operation 901 'or' 'or_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 902 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_60)   --->   "%and_ln28_59 = and i1 %or_ln28_59, %or_ln28_60" [pool/pooling.cpp:28]   --->   Operation 902 'and' 'and_ln28_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 903 [1/1] (6.78ns)   --->   "%tmp_96 = fcmp ogt float %conv_1_out_load_34, %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 903 'fcmp' 'tmp_96' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 904 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_60 = and i1 %and_ln28_59, %tmp_96" [pool/pooling.cpp:28]   --->   Operation 904 'and' 'and_ln28_60' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 905 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_34 = select i1 %and_ln28_60, float %conv_1_out_load_34, float %select_ln28_33" [pool/pooling.cpp:28]   --->   Operation 905 'select' 'select_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 906 [1/2] (3.25ns)   --->   "%conv_1_out_load_35 = load float* %conv_1_out_addr_35, align 4" [pool/pooling.cpp:28]   --->   Operation 906 'load' 'conv_1_out_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_23 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln28_61 = bitcast float %conv_1_out_load_35 to i32" [pool/pooling.cpp:28]   --->   Operation 907 'bitcast' 'bitcast_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_61, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 908 'partselect' 'tmp_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln28_63 = trunc i32 %bitcast_ln28_61 to i23" [pool/pooling.cpp:28]   --->   Operation 909 'trunc' 'trunc_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 910 [1/1] (0.00ns)   --->   "%bitcast_ln28_62 = bitcast float %select_ln28_34 to i32" [pool/pooling.cpp:28]   --->   Operation 910 'bitcast' 'bitcast_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 911 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_62, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 911 'partselect' 'tmp_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 912 [1/1] (0.00ns)   --->   "%trunc_ln28_64 = trunc i32 %bitcast_ln28_62 to i23" [pool/pooling.cpp:28]   --->   Operation 912 'trunc' 'trunc_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 913 [1/1] (1.55ns)   --->   "%icmp_ln28_122 = icmp ne i8 %tmp_97, -1" [pool/pooling.cpp:28]   --->   Operation 913 'icmp' 'icmp_ln28_122' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 914 [1/1] (2.44ns)   --->   "%icmp_ln28_123 = icmp eq i23 %trunc_ln28_63, 0" [pool/pooling.cpp:28]   --->   Operation 914 'icmp' 'icmp_ln28_123' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_61 = or i1 %icmp_ln28_123, %icmp_ln28_122" [pool/pooling.cpp:28]   --->   Operation 915 'or' 'or_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 916 [1/1] (1.55ns)   --->   "%icmp_ln28_124 = icmp ne i8 %tmp_98, -1" [pool/pooling.cpp:28]   --->   Operation 916 'icmp' 'icmp_ln28_124' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 917 [1/1] (2.44ns)   --->   "%icmp_ln28_125 = icmp eq i23 %trunc_ln28_64, 0" [pool/pooling.cpp:28]   --->   Operation 917 'icmp' 'icmp_ln28_125' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 918 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%or_ln28_62 = or i1 %icmp_ln28_125, %icmp_ln28_124" [pool/pooling.cpp:28]   --->   Operation 918 'or' 'or_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_62)   --->   "%and_ln28_61 = and i1 %or_ln28_61, %or_ln28_62" [pool/pooling.cpp:28]   --->   Operation 919 'and' 'and_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 920 [1/1] (6.78ns)   --->   "%tmp_99 = fcmp ogt float %conv_1_out_load_35, %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 920 'fcmp' 'tmp_99' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 921 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_62 = and i1 %and_ln28_61, %tmp_99" [pool/pooling.cpp:28]   --->   Operation 921 'and' 'and_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 922 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_35 = select i1 %and_ln28_62, float %conv_1_out_load_35, float %select_ln28_34" [pool/pooling.cpp:28]   --->   Operation 922 'select' 'select_ln28_35' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 923 [1/1] (3.25ns)   --->   "store float %select_ln28_35, float* %max_pool_1_out_addr_8, align 4" [pool/pooling.cpp:35]   --->   Operation 923 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_23 : Operation 924 [2/2] (3.25ns)   --->   "%conv_1_out_load_37 = load float* %conv_1_out_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 924 'load' 'conv_1_out_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_23 : Operation 925 [2/2] (3.25ns)   --->   "%conv_1_out_load_38 = load float* %conv_1_out_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 925 'load' 'conv_1_out_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 24 <SV = 23> <Delay = 20.1>
ST_24 : Operation 926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_27 = add i15 672, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 926 'add' 'add_ln28_27' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 927 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_28 = add i15 %add_ln28_27, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 927 'add' 'add_ln28_28' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 928 [1/1] (0.00ns)   --->   "%zext_ln28_21 = zext i15 %add_ln28_28 to i64" [pool/pooling.cpp:28]   --->   Operation 928 'zext' 'zext_ln28_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 929 [1/1] (0.00ns)   --->   "%conv_1_out_addr_41 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_21" [pool/pooling.cpp:28]   --->   Operation 929 'getelementptr' 'conv_1_out_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_61 = add i15 608, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 930 'add' 'add_ln28_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 931 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_62 = add i15 %add_ln28_61, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 931 'add' 'add_ln28_62' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln28_45 = zext i15 %add_ln28_62 to i64" [pool/pooling.cpp:28]   --->   Operation 932 'zext' 'zext_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 933 [1/1] (0.00ns)   --->   "%conv_1_out_addr_39 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_45" [pool/pooling.cpp:28]   --->   Operation 933 'getelementptr' 'conv_1_out_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 934 [1/2] (3.25ns)   --->   "%conv_1_out_load_37 = load float* %conv_1_out_addr_37, align 4" [pool/pooling.cpp:28]   --->   Operation 934 'load' 'conv_1_out_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_24 : Operation 935 [1/1] (0.00ns)   --->   "%bitcast_ln28_64 = bitcast float %conv_1_out_load_37 to i32" [pool/pooling.cpp:28]   --->   Operation 935 'bitcast' 'bitcast_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_64, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 936 'partselect' 'tmp_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 937 [1/1] (0.00ns)   --->   "%trunc_ln28_66 = trunc i32 %bitcast_ln28_64 to i23" [pool/pooling.cpp:28]   --->   Operation 937 'trunc' 'trunc_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 938 [1/1] (0.00ns)   --->   "%bitcast_ln28_65 = bitcast float %select_ln28_36 to i32" [pool/pooling.cpp:28]   --->   Operation 938 'bitcast' 'bitcast_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 939 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_65, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 939 'partselect' 'tmp_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 940 [1/1] (0.00ns)   --->   "%trunc_ln28_67 = trunc i32 %bitcast_ln28_65 to i23" [pool/pooling.cpp:28]   --->   Operation 940 'trunc' 'trunc_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 941 [1/1] (1.55ns)   --->   "%icmp_ln28_128 = icmp ne i8 %tmp_102, -1" [pool/pooling.cpp:28]   --->   Operation 941 'icmp' 'icmp_ln28_128' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 942 [1/1] (2.44ns)   --->   "%icmp_ln28_129 = icmp eq i23 %trunc_ln28_66, 0" [pool/pooling.cpp:28]   --->   Operation 942 'icmp' 'icmp_ln28_129' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_64 = or i1 %icmp_ln28_129, %icmp_ln28_128" [pool/pooling.cpp:28]   --->   Operation 943 'or' 'or_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 944 [1/1] (1.55ns)   --->   "%icmp_ln28_130 = icmp ne i8 %tmp_103, -1" [pool/pooling.cpp:28]   --->   Operation 944 'icmp' 'icmp_ln28_130' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 945 [1/1] (2.44ns)   --->   "%icmp_ln28_131 = icmp eq i23 %trunc_ln28_67, 0" [pool/pooling.cpp:28]   --->   Operation 945 'icmp' 'icmp_ln28_131' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%or_ln28_65 = or i1 %icmp_ln28_131, %icmp_ln28_130" [pool/pooling.cpp:28]   --->   Operation 946 'or' 'or_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_65)   --->   "%and_ln28_64 = and i1 %or_ln28_64, %or_ln28_65" [pool/pooling.cpp:28]   --->   Operation 947 'and' 'and_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 948 [1/1] (6.78ns)   --->   "%tmp_104 = fcmp ogt float %conv_1_out_load_37, %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 948 'fcmp' 'tmp_104' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 949 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_65 = and i1 %and_ln28_64, %tmp_104" [pool/pooling.cpp:28]   --->   Operation 949 'and' 'and_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 950 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_37 = select i1 %and_ln28_65, float %conv_1_out_load_37, float %select_ln28_36" [pool/pooling.cpp:28]   --->   Operation 950 'select' 'select_ln28_37' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 951 [1/2] (3.25ns)   --->   "%conv_1_out_load_38 = load float* %conv_1_out_addr_38, align 4" [pool/pooling.cpp:28]   --->   Operation 951 'load' 'conv_1_out_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_24 : Operation 952 [1/1] (0.00ns)   --->   "%bitcast_ln28_66 = bitcast float %conv_1_out_load_38 to i32" [pool/pooling.cpp:28]   --->   Operation 952 'bitcast' 'bitcast_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_66, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 953 'partselect' 'tmp_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln28_68 = trunc i32 %bitcast_ln28_66 to i23" [pool/pooling.cpp:28]   --->   Operation 954 'trunc' 'trunc_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 955 [1/1] (0.00ns)   --->   "%bitcast_ln28_67 = bitcast float %select_ln28_37 to i32" [pool/pooling.cpp:28]   --->   Operation 955 'bitcast' 'bitcast_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_67, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 956 'partselect' 'tmp_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln28_69 = trunc i32 %bitcast_ln28_67 to i23" [pool/pooling.cpp:28]   --->   Operation 957 'trunc' 'trunc_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 958 [1/1] (1.55ns)   --->   "%icmp_ln28_132 = icmp ne i8 %tmp_105, -1" [pool/pooling.cpp:28]   --->   Operation 958 'icmp' 'icmp_ln28_132' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 959 [1/1] (2.44ns)   --->   "%icmp_ln28_133 = icmp eq i23 %trunc_ln28_68, 0" [pool/pooling.cpp:28]   --->   Operation 959 'icmp' 'icmp_ln28_133' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_66 = or i1 %icmp_ln28_133, %icmp_ln28_132" [pool/pooling.cpp:28]   --->   Operation 960 'or' 'or_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 961 [1/1] (1.55ns)   --->   "%icmp_ln28_134 = icmp ne i8 %tmp_106, -1" [pool/pooling.cpp:28]   --->   Operation 961 'icmp' 'icmp_ln28_134' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 962 [1/1] (2.44ns)   --->   "%icmp_ln28_135 = icmp eq i23 %trunc_ln28_69, 0" [pool/pooling.cpp:28]   --->   Operation 962 'icmp' 'icmp_ln28_135' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%or_ln28_67 = or i1 %icmp_ln28_135, %icmp_ln28_134" [pool/pooling.cpp:28]   --->   Operation 963 'or' 'or_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_67)   --->   "%and_ln28_66 = and i1 %or_ln28_66, %or_ln28_67" [pool/pooling.cpp:28]   --->   Operation 964 'and' 'and_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 965 [1/1] (6.78ns)   --->   "%tmp_107 = fcmp ogt float %conv_1_out_load_38, %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 965 'fcmp' 'tmp_107' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 966 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_67 = and i1 %and_ln28_66, %tmp_107" [pool/pooling.cpp:28]   --->   Operation 966 'and' 'and_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 967 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_38 = select i1 %and_ln28_67, float %conv_1_out_load_38, float %select_ln28_37" [pool/pooling.cpp:28]   --->   Operation 967 'select' 'select_ln28_38' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 968 [2/2] (3.25ns)   --->   "%conv_1_out_load_39 = load float* %conv_1_out_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 968 'load' 'conv_1_out_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_24 : Operation 969 [2/2] (3.25ns)   --->   "%conv_1_out_load_41 = load float* %conv_1_out_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 969 'load' 'conv_1_out_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 25 <SV = 24> <Delay = 14.9>
ST_25 : Operation 970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_17 = add i13 288, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 970 'add' 'add_ln35_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 971 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_18 = add i13 %add_ln35_17, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 971 'add' 'add_ln35_18' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 972 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i13 %add_ln35_18 to i64" [pool/pooling.cpp:35]   --->   Operation 972 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 973 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_9 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_9" [pool/pooling.cpp:35]   --->   Operation 973 'getelementptr' 'max_pool_1_out_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 974 [1/1] (1.94ns)   --->   "%add_ln28_63 = add i15 640, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 974 'add' 'add_ln28_63' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 975 [1/1] (0.00ns)   --->   "%tmp_188 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_63, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 975 'partselect' 'tmp_188' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 976 [1/1] (0.00ns)   --->   "%tmp_189 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_188, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 976 'bitconcatenate' 'tmp_189' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln28_46 = zext i15 %tmp_189 to i64" [pool/pooling.cpp:28]   --->   Operation 977 'zext' 'zext_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 978 [1/1] (0.00ns)   --->   "%conv_1_out_addr_42 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_46" [pool/pooling.cpp:28]   --->   Operation 978 'getelementptr' 'conv_1_out_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_64 = add i15 672, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 979 'add' 'add_ln28_64' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 980 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_65 = add i15 %add_ln28_64, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 980 'add' 'add_ln28_65' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln28_47 = zext i15 %add_ln28_65 to i64" [pool/pooling.cpp:28]   --->   Operation 981 'zext' 'zext_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 982 [1/1] (0.00ns)   --->   "%conv_1_out_addr_43 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_47" [pool/pooling.cpp:28]   --->   Operation 982 'getelementptr' 'conv_1_out_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 983 [1/2] (3.25ns)   --->   "%conv_1_out_load_39 = load float* %conv_1_out_addr_39, align 4" [pool/pooling.cpp:28]   --->   Operation 983 'load' 'conv_1_out_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_25 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln28_68 = bitcast float %conv_1_out_load_39 to i32" [pool/pooling.cpp:28]   --->   Operation 984 'bitcast' 'bitcast_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_68, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 985 'partselect' 'tmp_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 986 [1/1] (0.00ns)   --->   "%trunc_ln28_70 = trunc i32 %bitcast_ln28_68 to i23" [pool/pooling.cpp:28]   --->   Operation 986 'trunc' 'trunc_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 987 [1/1] (0.00ns)   --->   "%bitcast_ln28_69 = bitcast float %select_ln28_38 to i32" [pool/pooling.cpp:28]   --->   Operation 987 'bitcast' 'bitcast_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 988 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_69, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 988 'partselect' 'tmp_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 989 [1/1] (0.00ns)   --->   "%trunc_ln28_71 = trunc i32 %bitcast_ln28_69 to i23" [pool/pooling.cpp:28]   --->   Operation 989 'trunc' 'trunc_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 990 [1/1] (1.55ns)   --->   "%icmp_ln28_136 = icmp ne i8 %tmp_108, -1" [pool/pooling.cpp:28]   --->   Operation 990 'icmp' 'icmp_ln28_136' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 991 [1/1] (2.44ns)   --->   "%icmp_ln28_137 = icmp eq i23 %trunc_ln28_70, 0" [pool/pooling.cpp:28]   --->   Operation 991 'icmp' 'icmp_ln28_137' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_68 = or i1 %icmp_ln28_137, %icmp_ln28_136" [pool/pooling.cpp:28]   --->   Operation 992 'or' 'or_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 993 [1/1] (1.55ns)   --->   "%icmp_ln28_138 = icmp ne i8 %tmp_109, -1" [pool/pooling.cpp:28]   --->   Operation 993 'icmp' 'icmp_ln28_138' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 994 [1/1] (2.44ns)   --->   "%icmp_ln28_139 = icmp eq i23 %trunc_ln28_71, 0" [pool/pooling.cpp:28]   --->   Operation 994 'icmp' 'icmp_ln28_139' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%or_ln28_69 = or i1 %icmp_ln28_139, %icmp_ln28_138" [pool/pooling.cpp:28]   --->   Operation 995 'or' 'or_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_69)   --->   "%and_ln28_68 = and i1 %or_ln28_68, %or_ln28_69" [pool/pooling.cpp:28]   --->   Operation 996 'and' 'and_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 997 [1/1] (6.78ns)   --->   "%tmp_110 = fcmp ogt float %conv_1_out_load_39, %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 997 'fcmp' 'tmp_110' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 998 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_69 = and i1 %and_ln28_68, %tmp_110" [pool/pooling.cpp:28]   --->   Operation 998 'and' 'and_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 999 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_39 = select i1 %and_ln28_69, float %conv_1_out_load_39, float %select_ln28_38" [pool/pooling.cpp:28]   --->   Operation 999 'select' 'select_ln28_39' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1000 [1/1] (3.25ns)   --->   "store float %select_ln28_39, float* %max_pool_1_out_addr_9, align 4" [pool/pooling.cpp:35]   --->   Operation 1000 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_25 : Operation 1001 [1/2] (3.25ns)   --->   "%conv_1_out_load_41 = load float* %conv_1_out_addr_41, align 4" [pool/pooling.cpp:28]   --->   Operation 1001 'load' 'conv_1_out_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_25 : Operation 1002 [1/1] (0.00ns)   --->   "%bitcast_ln28_71 = bitcast float %conv_1_out_load_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1002 'bitcast' 'bitcast_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1003 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_71, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1003 'partselect' 'tmp_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln28_73 = trunc i32 %bitcast_ln28_71 to i23" [pool/pooling.cpp:28]   --->   Operation 1004 'trunc' 'trunc_ln28_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1005 [1/1] (0.00ns)   --->   "%bitcast_ln28_72 = bitcast float %select_ln28_40 to i32" [pool/pooling.cpp:28]   --->   Operation 1005 'bitcast' 'bitcast_ln28_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1006 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_72, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1006 'partselect' 'tmp_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1007 [1/1] (0.00ns)   --->   "%trunc_ln28_74 = trunc i32 %bitcast_ln28_72 to i23" [pool/pooling.cpp:28]   --->   Operation 1007 'trunc' 'trunc_ln28_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 1008 [1/1] (1.55ns)   --->   "%icmp_ln28_142 = icmp ne i8 %tmp_113, -1" [pool/pooling.cpp:28]   --->   Operation 1008 'icmp' 'icmp_ln28_142' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1009 [1/1] (2.44ns)   --->   "%icmp_ln28_143 = icmp eq i23 %trunc_ln28_73, 0" [pool/pooling.cpp:28]   --->   Operation 1009 'icmp' 'icmp_ln28_143' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1010 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_71 = or i1 %icmp_ln28_143, %icmp_ln28_142" [pool/pooling.cpp:28]   --->   Operation 1010 'or' 'or_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1011 [1/1] (1.55ns)   --->   "%icmp_ln28_144 = icmp ne i8 %tmp_114, -1" [pool/pooling.cpp:28]   --->   Operation 1011 'icmp' 'icmp_ln28_144' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1012 [1/1] (2.44ns)   --->   "%icmp_ln28_145 = icmp eq i23 %trunc_ln28_74, 0" [pool/pooling.cpp:28]   --->   Operation 1012 'icmp' 'icmp_ln28_145' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%or_ln28_72 = or i1 %icmp_ln28_145, %icmp_ln28_144" [pool/pooling.cpp:28]   --->   Operation 1013 'or' 'or_ln28_72' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_72)   --->   "%and_ln28_71 = and i1 %or_ln28_71, %or_ln28_72" [pool/pooling.cpp:28]   --->   Operation 1014 'and' 'and_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1015 [1/1] (6.78ns)   --->   "%tmp_115 = fcmp ogt float %conv_1_out_load_41, %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1015 'fcmp' 'tmp_115' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1016 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_72 = and i1 %and_ln28_71, %tmp_115" [pool/pooling.cpp:28]   --->   Operation 1016 'and' 'and_ln28_72' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1017 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_41 = select i1 %and_ln28_72, float %conv_1_out_load_41, float %select_ln28_40" [pool/pooling.cpp:28]   --->   Operation 1017 'select' 'select_ln28_41' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1018 [2/2] (3.25ns)   --->   "%conv_1_out_load_42 = load float* %conv_1_out_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1018 'load' 'conv_1_out_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_25 : Operation 1019 [2/2] (3.25ns)   --->   "%conv_1_out_load_43 = load float* %conv_1_out_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1019 'load' 'conv_1_out_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 26 <SV = 25> <Delay = 23.4>
ST_26 : Operation 1020 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_19 = add i13 320, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 1020 'add' 'add_ln35_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1021 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_20 = add i13 %add_ln35_19, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 1021 'add' 'add_ln35_20' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1022 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i13 %add_ln35_20 to i64" [pool/pooling.cpp:35]   --->   Operation 1022 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1023 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_10 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_10" [pool/pooling.cpp:35]   --->   Operation 1023 'getelementptr' 'max_pool_1_out_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_30 = add i15 736, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 1024 'add' 'add_ln28_30' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1025 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_31 = add i15 %add_ln28_30, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 1025 'add' 'add_ln28_31' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1026 [1/1] (0.00ns)   --->   "%zext_ln28_23 = zext i15 %add_ln28_31 to i64" [pool/pooling.cpp:28]   --->   Operation 1026 'zext' 'zext_ln28_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1027 [1/1] (0.00ns)   --->   "%conv_1_out_addr_45 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_23" [pool/pooling.cpp:28]   --->   Operation 1027 'getelementptr' 'conv_1_out_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1028 [1/1] (1.94ns)   --->   "%add_ln28_66 = add i15 704, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1028 'add' 'add_ln28_66' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1029 [1/1] (0.00ns)   --->   "%tmp_190 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_66, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1029 'partselect' 'tmp_190' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1030 [1/1] (0.00ns)   --->   "%tmp_191 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_190, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 1030 'bitconcatenate' 'tmp_191' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln28_48 = zext i15 %tmp_191 to i64" [pool/pooling.cpp:28]   --->   Operation 1031 'zext' 'zext_ln28_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1032 [1/1] (0.00ns)   --->   "%conv_1_out_addr_46 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1032 'getelementptr' 'conv_1_out_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1033 [1/2] (3.25ns)   --->   "%conv_1_out_load_42 = load float* %conv_1_out_addr_42, align 4" [pool/pooling.cpp:28]   --->   Operation 1033 'load' 'conv_1_out_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_26 : Operation 1034 [1/1] (0.00ns)   --->   "%bitcast_ln28_73 = bitcast float %conv_1_out_load_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1034 'bitcast' 'bitcast_ln28_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_73, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1035 'partselect' 'tmp_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1036 [1/1] (0.00ns)   --->   "%trunc_ln28_75 = trunc i32 %bitcast_ln28_73 to i23" [pool/pooling.cpp:28]   --->   Operation 1036 'trunc' 'trunc_ln28_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1037 [1/1] (0.00ns)   --->   "%bitcast_ln28_74 = bitcast float %select_ln28_41 to i32" [pool/pooling.cpp:28]   --->   Operation 1037 'bitcast' 'bitcast_ln28_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_74, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1038 'partselect' 'tmp_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1039 [1/1] (0.00ns)   --->   "%trunc_ln28_76 = trunc i32 %bitcast_ln28_74 to i23" [pool/pooling.cpp:28]   --->   Operation 1039 'trunc' 'trunc_ln28_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1040 [1/1] (1.55ns)   --->   "%icmp_ln28_146 = icmp ne i8 %tmp_116, -1" [pool/pooling.cpp:28]   --->   Operation 1040 'icmp' 'icmp_ln28_146' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1041 [1/1] (2.44ns)   --->   "%icmp_ln28_147 = icmp eq i23 %trunc_ln28_75, 0" [pool/pooling.cpp:28]   --->   Operation 1041 'icmp' 'icmp_ln28_147' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_73 = or i1 %icmp_ln28_147, %icmp_ln28_146" [pool/pooling.cpp:28]   --->   Operation 1042 'or' 'or_ln28_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1043 [1/1] (1.55ns)   --->   "%icmp_ln28_148 = icmp ne i8 %tmp_117, -1" [pool/pooling.cpp:28]   --->   Operation 1043 'icmp' 'icmp_ln28_148' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1044 [1/1] (2.44ns)   --->   "%icmp_ln28_149 = icmp eq i23 %trunc_ln28_76, 0" [pool/pooling.cpp:28]   --->   Operation 1044 'icmp' 'icmp_ln28_149' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%or_ln28_74 = or i1 %icmp_ln28_149, %icmp_ln28_148" [pool/pooling.cpp:28]   --->   Operation 1045 'or' 'or_ln28_74' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_74)   --->   "%and_ln28_73 = and i1 %or_ln28_73, %or_ln28_74" [pool/pooling.cpp:28]   --->   Operation 1046 'and' 'and_ln28_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1047 [1/1] (6.78ns)   --->   "%tmp_118 = fcmp ogt float %conv_1_out_load_42, %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1047 'fcmp' 'tmp_118' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1048 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_74 = and i1 %and_ln28_73, %tmp_118" [pool/pooling.cpp:28]   --->   Operation 1048 'and' 'and_ln28_74' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1049 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_42 = select i1 %and_ln28_74, float %conv_1_out_load_42, float %select_ln28_41" [pool/pooling.cpp:28]   --->   Operation 1049 'select' 'select_ln28_42' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1050 [1/2] (3.25ns)   --->   "%conv_1_out_load_43 = load float* %conv_1_out_addr_43, align 4" [pool/pooling.cpp:28]   --->   Operation 1050 'load' 'conv_1_out_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_26 : Operation 1051 [1/1] (0.00ns)   --->   "%bitcast_ln28_75 = bitcast float %conv_1_out_load_43 to i32" [pool/pooling.cpp:28]   --->   Operation 1051 'bitcast' 'bitcast_ln28_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_75, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1052 'partselect' 'tmp_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln28_77 = trunc i32 %bitcast_ln28_75 to i23" [pool/pooling.cpp:28]   --->   Operation 1053 'trunc' 'trunc_ln28_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln28_76 = bitcast float %select_ln28_42 to i32" [pool/pooling.cpp:28]   --->   Operation 1054 'bitcast' 'bitcast_ln28_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_76, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1055 'partselect' 'tmp_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1056 [1/1] (0.00ns)   --->   "%trunc_ln28_78 = trunc i32 %bitcast_ln28_76 to i23" [pool/pooling.cpp:28]   --->   Operation 1056 'trunc' 'trunc_ln28_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1057 [1/1] (1.55ns)   --->   "%icmp_ln28_150 = icmp ne i8 %tmp_119, -1" [pool/pooling.cpp:28]   --->   Operation 1057 'icmp' 'icmp_ln28_150' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1058 [1/1] (2.44ns)   --->   "%icmp_ln28_151 = icmp eq i23 %trunc_ln28_77, 0" [pool/pooling.cpp:28]   --->   Operation 1058 'icmp' 'icmp_ln28_151' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_75 = or i1 %icmp_ln28_151, %icmp_ln28_150" [pool/pooling.cpp:28]   --->   Operation 1059 'or' 'or_ln28_75' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1060 [1/1] (1.55ns)   --->   "%icmp_ln28_152 = icmp ne i8 %tmp_120, -1" [pool/pooling.cpp:28]   --->   Operation 1060 'icmp' 'icmp_ln28_152' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1061 [1/1] (2.44ns)   --->   "%icmp_ln28_153 = icmp eq i23 %trunc_ln28_78, 0" [pool/pooling.cpp:28]   --->   Operation 1061 'icmp' 'icmp_ln28_153' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%or_ln28_76 = or i1 %icmp_ln28_153, %icmp_ln28_152" [pool/pooling.cpp:28]   --->   Operation 1062 'or' 'or_ln28_76' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_76)   --->   "%and_ln28_75 = and i1 %or_ln28_75, %or_ln28_76" [pool/pooling.cpp:28]   --->   Operation 1063 'and' 'and_ln28_75' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1064 [1/1] (6.78ns)   --->   "%tmp_121 = fcmp ogt float %conv_1_out_load_43, %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1064 'fcmp' 'tmp_121' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1065 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_76 = and i1 %and_ln28_75, %tmp_121" [pool/pooling.cpp:28]   --->   Operation 1065 'and' 'and_ln28_76' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1066 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_43 = select i1 %and_ln28_76, float %conv_1_out_load_43, float %select_ln28_42" [pool/pooling.cpp:28]   --->   Operation 1066 'select' 'select_ln28_43' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1067 [1/1] (3.25ns)   --->   "store float %select_ln28_43, float* %max_pool_1_out_addr_10, align 4" [pool/pooling.cpp:35]   --->   Operation 1067 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_26 : Operation 1068 [2/2] (3.25ns)   --->   "%conv_1_out_load_45 = load float* %conv_1_out_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1068 'load' 'conv_1_out_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_26 : Operation 1069 [2/2] (3.25ns)   --->   "%conv_1_out_load_46 = load float* %conv_1_out_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1069 'load' 'conv_1_out_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 27 <SV = 26> <Delay = 20.1>
ST_27 : Operation 1070 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_33 = add i15 800, %trunc_ln28" [pool/pooling.cpp:28]   --->   Operation 1070 'add' 'add_ln28_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1071 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_34 = add i15 %add_ln28_33, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 1071 'add' 'add_ln28_34' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln28_25 = zext i15 %add_ln28_34 to i64" [pool/pooling.cpp:28]   --->   Operation 1072 'zext' 'zext_ln28_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1073 [1/1] (0.00ns)   --->   "%conv_1_out_addr_49 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_25" [pool/pooling.cpp:28]   --->   Operation 1073 'getelementptr' 'conv_1_out_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1074 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_67 = add i15 736, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1074 'add' 'add_ln28_67' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1075 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_68 = add i15 %add_ln28_67, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 1075 'add' 'add_ln28_68' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1076 [1/1] (0.00ns)   --->   "%zext_ln28_49 = zext i15 %add_ln28_68 to i64" [pool/pooling.cpp:28]   --->   Operation 1076 'zext' 'zext_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1077 [1/1] (0.00ns)   --->   "%conv_1_out_addr_47 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1077 'getelementptr' 'conv_1_out_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1078 [1/1] (1.94ns)   --->   "%add_ln28_69 = add i15 768, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1078 'add' 'add_ln28_69' <Predicate = (!icmp_ln13)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_192 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %add_ln28_69, i32 6, i32 14)" [pool/pooling.cpp:28]   --->   Operation 1079 'partselect' 'tmp_192' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln28_70 = add i15 800, %trunc_ln28_4" [pool/pooling.cpp:28]   --->   Operation 1080 'add' 'add_ln28_70' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1081 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln28_71 = add i15 %add_ln28_70, %zext_ln13" [pool/pooling.cpp:28]   --->   Operation 1081 'add' 'add_ln28_71' <Predicate = (!icmp_ln13)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1082 [1/2] (3.25ns)   --->   "%conv_1_out_load_45 = load float* %conv_1_out_addr_45, align 4" [pool/pooling.cpp:28]   --->   Operation 1082 'load' 'conv_1_out_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_27 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln28_78 = bitcast float %conv_1_out_load_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1083 'bitcast' 'bitcast_ln28_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_78, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1084 'partselect' 'tmp_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln28_80 = trunc i32 %bitcast_ln28_78 to i23" [pool/pooling.cpp:28]   --->   Operation 1085 'trunc' 'trunc_ln28_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1086 [1/1] (0.00ns)   --->   "%bitcast_ln28_79 = bitcast float %select_ln28_44 to i32" [pool/pooling.cpp:28]   --->   Operation 1086 'bitcast' 'bitcast_ln28_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1087 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_79, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1087 'partselect' 'tmp_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1088 [1/1] (0.00ns)   --->   "%trunc_ln28_81 = trunc i32 %bitcast_ln28_79 to i23" [pool/pooling.cpp:28]   --->   Operation 1088 'trunc' 'trunc_ln28_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1089 [1/1] (1.55ns)   --->   "%icmp_ln28_156 = icmp ne i8 %tmp_124, -1" [pool/pooling.cpp:28]   --->   Operation 1089 'icmp' 'icmp_ln28_156' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1090 [1/1] (2.44ns)   --->   "%icmp_ln28_157 = icmp eq i23 %trunc_ln28_80, 0" [pool/pooling.cpp:28]   --->   Operation 1090 'icmp' 'icmp_ln28_157' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_78 = or i1 %icmp_ln28_157, %icmp_ln28_156" [pool/pooling.cpp:28]   --->   Operation 1091 'or' 'or_ln28_78' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1092 [1/1] (1.55ns)   --->   "%icmp_ln28_158 = icmp ne i8 %tmp_125, -1" [pool/pooling.cpp:28]   --->   Operation 1092 'icmp' 'icmp_ln28_158' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1093 [1/1] (2.44ns)   --->   "%icmp_ln28_159 = icmp eq i23 %trunc_ln28_81, 0" [pool/pooling.cpp:28]   --->   Operation 1093 'icmp' 'icmp_ln28_159' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%or_ln28_79 = or i1 %icmp_ln28_159, %icmp_ln28_158" [pool/pooling.cpp:28]   --->   Operation 1094 'or' 'or_ln28_79' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_79)   --->   "%and_ln28_78 = and i1 %or_ln28_78, %or_ln28_79" [pool/pooling.cpp:28]   --->   Operation 1095 'and' 'and_ln28_78' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1096 [1/1] (6.78ns)   --->   "%tmp_126 = fcmp ogt float %conv_1_out_load_45, %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1096 'fcmp' 'tmp_126' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1097 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_79 = and i1 %and_ln28_78, %tmp_126" [pool/pooling.cpp:28]   --->   Operation 1097 'and' 'and_ln28_79' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1098 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_45 = select i1 %and_ln28_79, float %conv_1_out_load_45, float %select_ln28_44" [pool/pooling.cpp:28]   --->   Operation 1098 'select' 'select_ln28_45' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1099 [1/2] (3.25ns)   --->   "%conv_1_out_load_46 = load float* %conv_1_out_addr_46, align 4" [pool/pooling.cpp:28]   --->   Operation 1099 'load' 'conv_1_out_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_27 : Operation 1100 [1/1] (0.00ns)   --->   "%bitcast_ln28_80 = bitcast float %conv_1_out_load_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1100 'bitcast' 'bitcast_ln28_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_80, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1101 'partselect' 'tmp_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln28_82 = trunc i32 %bitcast_ln28_80 to i23" [pool/pooling.cpp:28]   --->   Operation 1102 'trunc' 'trunc_ln28_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1103 [1/1] (0.00ns)   --->   "%bitcast_ln28_81 = bitcast float %select_ln28_45 to i32" [pool/pooling.cpp:28]   --->   Operation 1103 'bitcast' 'bitcast_ln28_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1104 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_81, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1104 'partselect' 'tmp_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln28_83 = trunc i32 %bitcast_ln28_81 to i23" [pool/pooling.cpp:28]   --->   Operation 1105 'trunc' 'trunc_ln28_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1106 [1/1] (1.55ns)   --->   "%icmp_ln28_160 = icmp ne i8 %tmp_127, -1" [pool/pooling.cpp:28]   --->   Operation 1106 'icmp' 'icmp_ln28_160' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1107 [1/1] (2.44ns)   --->   "%icmp_ln28_161 = icmp eq i23 %trunc_ln28_82, 0" [pool/pooling.cpp:28]   --->   Operation 1107 'icmp' 'icmp_ln28_161' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_80 = or i1 %icmp_ln28_161, %icmp_ln28_160" [pool/pooling.cpp:28]   --->   Operation 1108 'or' 'or_ln28_80' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1109 [1/1] (1.55ns)   --->   "%icmp_ln28_162 = icmp ne i8 %tmp_128, -1" [pool/pooling.cpp:28]   --->   Operation 1109 'icmp' 'icmp_ln28_162' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1110 [1/1] (2.44ns)   --->   "%icmp_ln28_163 = icmp eq i23 %trunc_ln28_83, 0" [pool/pooling.cpp:28]   --->   Operation 1110 'icmp' 'icmp_ln28_163' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%or_ln28_81 = or i1 %icmp_ln28_163, %icmp_ln28_162" [pool/pooling.cpp:28]   --->   Operation 1111 'or' 'or_ln28_81' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_81)   --->   "%and_ln28_80 = and i1 %or_ln28_80, %or_ln28_81" [pool/pooling.cpp:28]   --->   Operation 1112 'and' 'and_ln28_80' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1113 [1/1] (6.78ns)   --->   "%tmp_129 = fcmp ogt float %conv_1_out_load_46, %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1113 'fcmp' 'tmp_129' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_81 = and i1 %and_ln28_80, %tmp_129" [pool/pooling.cpp:28]   --->   Operation 1114 'and' 'and_ln28_81' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_46 = select i1 %and_ln28_81, float %conv_1_out_load_46, float %select_ln28_45" [pool/pooling.cpp:28]   --->   Operation 1115 'select' 'select_ln28_46' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1116 [2/2] (3.25ns)   --->   "%conv_1_out_load_47 = load float* %conv_1_out_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1116 'load' 'conv_1_out_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_27 : Operation 1117 [2/2] (3.25ns)   --->   "%conv_1_out_load_49 = load float* %conv_1_out_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1117 'load' 'conv_1_out_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 28 <SV = 27> <Delay = 14.9>
ST_28 : Operation 1118 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_21 = add i13 352, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 1118 'add' 'add_ln35_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1119 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_22 = add i13 %add_ln35_21, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 1119 'add' 'add_ln35_22' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i13 %add_ln35_22 to i64" [pool/pooling.cpp:35]   --->   Operation 1120 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1121 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_11 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_11" [pool/pooling.cpp:35]   --->   Operation 1121 'getelementptr' 'max_pool_1_out_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln35_23 = add i13 384, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 1122 'add' 'add_ln35_23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1123 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln35_24 = add i13 %add_ln35_23, %zext_ln13_2" [pool/pooling.cpp:35]   --->   Operation 1123 'add' 'add_ln35_24' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_193 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %tmp_192, i6 %f_0)" [pool/pooling.cpp:28]   --->   Operation 1124 'bitconcatenate' 'tmp_193' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln28_50 = zext i15 %tmp_193 to i64" [pool/pooling.cpp:28]   --->   Operation 1125 'zext' 'zext_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1126 [1/1] (0.00ns)   --->   "%conv_1_out_addr_50 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1126 'getelementptr' 'conv_1_out_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1127 [1/1] (0.00ns)   --->   "%zext_ln28_51 = zext i15 %add_ln28_71 to i64" [pool/pooling.cpp:28]   --->   Operation 1127 'zext' 'zext_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1128 [1/1] (0.00ns)   --->   "%conv_1_out_addr_51 = getelementptr [21632 x float]* %conv_1_out, i64 0, i64 %zext_ln28_51" [pool/pooling.cpp:28]   --->   Operation 1128 'getelementptr' 'conv_1_out_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1129 [1/2] (3.25ns)   --->   "%conv_1_out_load_47 = load float* %conv_1_out_addr_47, align 4" [pool/pooling.cpp:28]   --->   Operation 1129 'load' 'conv_1_out_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_28 : Operation 1130 [1/1] (0.00ns)   --->   "%bitcast_ln28_82 = bitcast float %conv_1_out_load_47 to i32" [pool/pooling.cpp:28]   --->   Operation 1130 'bitcast' 'bitcast_ln28_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1131 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_82, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1131 'partselect' 'tmp_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln28_84 = trunc i32 %bitcast_ln28_82 to i23" [pool/pooling.cpp:28]   --->   Operation 1132 'trunc' 'trunc_ln28_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1133 [1/1] (0.00ns)   --->   "%bitcast_ln28_83 = bitcast float %select_ln28_46 to i32" [pool/pooling.cpp:28]   --->   Operation 1133 'bitcast' 'bitcast_ln28_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1134 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_83, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1134 'partselect' 'tmp_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln28_85 = trunc i32 %bitcast_ln28_83 to i23" [pool/pooling.cpp:28]   --->   Operation 1135 'trunc' 'trunc_ln28_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1136 [1/1] (1.55ns)   --->   "%icmp_ln28_164 = icmp ne i8 %tmp_130, -1" [pool/pooling.cpp:28]   --->   Operation 1136 'icmp' 'icmp_ln28_164' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1137 [1/1] (2.44ns)   --->   "%icmp_ln28_165 = icmp eq i23 %trunc_ln28_84, 0" [pool/pooling.cpp:28]   --->   Operation 1137 'icmp' 'icmp_ln28_165' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_82 = or i1 %icmp_ln28_165, %icmp_ln28_164" [pool/pooling.cpp:28]   --->   Operation 1138 'or' 'or_ln28_82' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1139 [1/1] (1.55ns)   --->   "%icmp_ln28_166 = icmp ne i8 %tmp_131, -1" [pool/pooling.cpp:28]   --->   Operation 1139 'icmp' 'icmp_ln28_166' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1140 [1/1] (2.44ns)   --->   "%icmp_ln28_167 = icmp eq i23 %trunc_ln28_85, 0" [pool/pooling.cpp:28]   --->   Operation 1140 'icmp' 'icmp_ln28_167' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%or_ln28_83 = or i1 %icmp_ln28_167, %icmp_ln28_166" [pool/pooling.cpp:28]   --->   Operation 1141 'or' 'or_ln28_83' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1142 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_83)   --->   "%and_ln28_82 = and i1 %or_ln28_82, %or_ln28_83" [pool/pooling.cpp:28]   --->   Operation 1142 'and' 'and_ln28_82' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1143 [1/1] (6.78ns)   --->   "%tmp_132 = fcmp ogt float %conv_1_out_load_47, %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1143 'fcmp' 'tmp_132' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1144 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_83 = and i1 %and_ln28_82, %tmp_132" [pool/pooling.cpp:28]   --->   Operation 1144 'and' 'and_ln28_83' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1145 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_47 = select i1 %and_ln28_83, float %conv_1_out_load_47, float %select_ln28_46" [pool/pooling.cpp:28]   --->   Operation 1145 'select' 'select_ln28_47' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1146 [1/1] (3.25ns)   --->   "store float %select_ln28_47, float* %max_pool_1_out_addr_11, align 4" [pool/pooling.cpp:35]   --->   Operation 1146 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_28 : Operation 1147 [1/2] (3.25ns)   --->   "%conv_1_out_load_49 = load float* %conv_1_out_addr_49, align 4" [pool/pooling.cpp:28]   --->   Operation 1147 'load' 'conv_1_out_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_28 : Operation 1148 [1/1] (0.00ns)   --->   "%bitcast_ln28_85 = bitcast float %conv_1_out_load_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1148 'bitcast' 'bitcast_ln28_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1149 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_85, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1149 'partselect' 'tmp_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln28_87 = trunc i32 %bitcast_ln28_85 to i23" [pool/pooling.cpp:28]   --->   Operation 1150 'trunc' 'trunc_ln28_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1151 [1/1] (0.00ns)   --->   "%bitcast_ln28_86 = bitcast float %select_ln28_48 to i32" [pool/pooling.cpp:28]   --->   Operation 1151 'bitcast' 'bitcast_ln28_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_86, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1152 'partselect' 'tmp_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1153 [1/1] (0.00ns)   --->   "%trunc_ln28_88 = trunc i32 %bitcast_ln28_86 to i23" [pool/pooling.cpp:28]   --->   Operation 1153 'trunc' 'trunc_ln28_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1154 [1/1] (1.55ns)   --->   "%icmp_ln28_170 = icmp ne i8 %tmp_135, -1" [pool/pooling.cpp:28]   --->   Operation 1154 'icmp' 'icmp_ln28_170' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1155 [1/1] (2.44ns)   --->   "%icmp_ln28_171 = icmp eq i23 %trunc_ln28_87, 0" [pool/pooling.cpp:28]   --->   Operation 1155 'icmp' 'icmp_ln28_171' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_85 = or i1 %icmp_ln28_171, %icmp_ln28_170" [pool/pooling.cpp:28]   --->   Operation 1156 'or' 'or_ln28_85' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1157 [1/1] (1.55ns)   --->   "%icmp_ln28_172 = icmp ne i8 %tmp_136, -1" [pool/pooling.cpp:28]   --->   Operation 1157 'icmp' 'icmp_ln28_172' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1158 [1/1] (2.44ns)   --->   "%icmp_ln28_173 = icmp eq i23 %trunc_ln28_88, 0" [pool/pooling.cpp:28]   --->   Operation 1158 'icmp' 'icmp_ln28_173' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%or_ln28_86 = or i1 %icmp_ln28_173, %icmp_ln28_172" [pool/pooling.cpp:28]   --->   Operation 1159 'or' 'or_ln28_86' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_86)   --->   "%and_ln28_85 = and i1 %or_ln28_85, %or_ln28_86" [pool/pooling.cpp:28]   --->   Operation 1160 'and' 'and_ln28_85' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1161 [1/1] (6.78ns)   --->   "%tmp_137 = fcmp ogt float %conv_1_out_load_49, %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1161 'fcmp' 'tmp_137' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1162 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_86 = and i1 %and_ln28_85, %tmp_137" [pool/pooling.cpp:28]   --->   Operation 1162 'and' 'and_ln28_86' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1163 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_49 = select i1 %and_ln28_86, float %conv_1_out_load_49, float %select_ln28_48" [pool/pooling.cpp:28]   --->   Operation 1163 'select' 'select_ln28_49' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1164 [2/2] (3.25ns)   --->   "%conv_1_out_load_50 = load float* %conv_1_out_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1164 'load' 'conv_1_out_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_28 : Operation 1165 [2/2] (3.25ns)   --->   "%conv_1_out_load_51 = load float* %conv_1_out_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1165 'load' 'conv_1_out_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 29 <SV = 28> <Delay = 23.4>
ST_29 : Operation 1166 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1166 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1167 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [pool/pooling.cpp:14]   --->   Operation 1167 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:15]   --->   Operation 1168 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1169 [1/1] (1.67ns)   --->   "%add_ln35_25 = add i13 416, %phi_mul" [pool/pooling.cpp:35]   --->   Operation 1169 'add' 'add_ln35_25' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i13 %add_ln35_24 to i64" [pool/pooling.cpp:35]   --->   Operation 1170 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1171 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr_12 = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_12" [pool/pooling.cpp:35]   --->   Operation 1171 'getelementptr' 'max_pool_1_out_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1172 [1/2] (3.25ns)   --->   "%conv_1_out_load_50 = load float* %conv_1_out_addr_50, align 4" [pool/pooling.cpp:28]   --->   Operation 1172 'load' 'conv_1_out_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_29 : Operation 1173 [1/1] (0.00ns)   --->   "%bitcast_ln28_87 = bitcast float %conv_1_out_load_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1173 'bitcast' 'bitcast_ln28_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_87, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1174 'partselect' 'tmp_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1175 [1/1] (0.00ns)   --->   "%trunc_ln28_89 = trunc i32 %bitcast_ln28_87 to i23" [pool/pooling.cpp:28]   --->   Operation 1175 'trunc' 'trunc_ln28_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1176 [1/1] (0.00ns)   --->   "%bitcast_ln28_88 = bitcast float %select_ln28_49 to i32" [pool/pooling.cpp:28]   --->   Operation 1176 'bitcast' 'bitcast_ln28_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1177 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_88, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1177 'partselect' 'tmp_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln28_90 = trunc i32 %bitcast_ln28_88 to i23" [pool/pooling.cpp:28]   --->   Operation 1178 'trunc' 'trunc_ln28_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1179 [1/1] (1.55ns)   --->   "%icmp_ln28_174 = icmp ne i8 %tmp_138, -1" [pool/pooling.cpp:28]   --->   Operation 1179 'icmp' 'icmp_ln28_174' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1180 [1/1] (2.44ns)   --->   "%icmp_ln28_175 = icmp eq i23 %trunc_ln28_89, 0" [pool/pooling.cpp:28]   --->   Operation 1180 'icmp' 'icmp_ln28_175' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_87 = or i1 %icmp_ln28_175, %icmp_ln28_174" [pool/pooling.cpp:28]   --->   Operation 1181 'or' 'or_ln28_87' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1182 [1/1] (1.55ns)   --->   "%icmp_ln28_176 = icmp ne i8 %tmp_139, -1" [pool/pooling.cpp:28]   --->   Operation 1182 'icmp' 'icmp_ln28_176' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1183 [1/1] (2.44ns)   --->   "%icmp_ln28_177 = icmp eq i23 %trunc_ln28_90, 0" [pool/pooling.cpp:28]   --->   Operation 1183 'icmp' 'icmp_ln28_177' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%or_ln28_88 = or i1 %icmp_ln28_177, %icmp_ln28_176" [pool/pooling.cpp:28]   --->   Operation 1184 'or' 'or_ln28_88' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_88)   --->   "%and_ln28_87 = and i1 %or_ln28_87, %or_ln28_88" [pool/pooling.cpp:28]   --->   Operation 1185 'and' 'and_ln28_87' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1186 [1/1] (6.78ns)   --->   "%tmp_140 = fcmp ogt float %conv_1_out_load_50, %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1186 'fcmp' 'tmp_140' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1187 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_88 = and i1 %and_ln28_87, %tmp_140" [pool/pooling.cpp:28]   --->   Operation 1187 'and' 'and_ln28_88' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1188 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_50 = select i1 %and_ln28_88, float %conv_1_out_load_50, float %select_ln28_49" [pool/pooling.cpp:28]   --->   Operation 1188 'select' 'select_ln28_50' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1189 [1/2] (3.25ns)   --->   "%conv_1_out_load_51 = load float* %conv_1_out_addr_51, align 4" [pool/pooling.cpp:28]   --->   Operation 1189 'load' 'conv_1_out_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_29 : Operation 1190 [1/1] (0.00ns)   --->   "%bitcast_ln28_89 = bitcast float %conv_1_out_load_51 to i32" [pool/pooling.cpp:28]   --->   Operation 1190 'bitcast' 'bitcast_ln28_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1191 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_89, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1191 'partselect' 'tmp_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1192 [1/1] (0.00ns)   --->   "%trunc_ln28_91 = trunc i32 %bitcast_ln28_89 to i23" [pool/pooling.cpp:28]   --->   Operation 1192 'trunc' 'trunc_ln28_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1193 [1/1] (0.00ns)   --->   "%bitcast_ln28_90 = bitcast float %select_ln28_50 to i32" [pool/pooling.cpp:28]   --->   Operation 1193 'bitcast' 'bitcast_ln28_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1194 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_90, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 1194 'partselect' 'tmp_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1195 [1/1] (0.00ns)   --->   "%trunc_ln28_92 = trunc i32 %bitcast_ln28_90 to i23" [pool/pooling.cpp:28]   --->   Operation 1195 'trunc' 'trunc_ln28_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1196 [1/1] (1.55ns)   --->   "%icmp_ln28_178 = icmp ne i8 %tmp_141, -1" [pool/pooling.cpp:28]   --->   Operation 1196 'icmp' 'icmp_ln28_178' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [1/1] (2.44ns)   --->   "%icmp_ln28_179 = icmp eq i23 %trunc_ln28_91, 0" [pool/pooling.cpp:28]   --->   Operation 1197 'icmp' 'icmp_ln28_179' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_89 = or i1 %icmp_ln28_179, %icmp_ln28_178" [pool/pooling.cpp:28]   --->   Operation 1198 'or' 'or_ln28_89' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1199 [1/1] (1.55ns)   --->   "%icmp_ln28_180 = icmp ne i8 %tmp_142, -1" [pool/pooling.cpp:28]   --->   Operation 1199 'icmp' 'icmp_ln28_180' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1200 [1/1] (2.44ns)   --->   "%icmp_ln28_181 = icmp eq i23 %trunc_ln28_92, 0" [pool/pooling.cpp:28]   --->   Operation 1200 'icmp' 'icmp_ln28_181' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%or_ln28_90 = or i1 %icmp_ln28_181, %icmp_ln28_180" [pool/pooling.cpp:28]   --->   Operation 1201 'or' 'or_ln28_90' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_90)   --->   "%and_ln28_89 = and i1 %or_ln28_89, %or_ln28_90" [pool/pooling.cpp:28]   --->   Operation 1202 'and' 'and_ln28_89' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1203 [1/1] (6.78ns)   --->   "%tmp_143 = fcmp ogt float %conv_1_out_load_51, %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1203 'fcmp' 'tmp_143' <Predicate = (!icmp_ln13)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1204 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_90 = and i1 %and_ln28_89, %tmp_143" [pool/pooling.cpp:28]   --->   Operation 1204 'and' 'and_ln28_90' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1205 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_51 = select i1 %and_ln28_90, float %conv_1_out_load_51, float %select_ln28_50" [pool/pooling.cpp:28]   --->   Operation 1205 'select' 'select_ln28_51' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1206 [1/1] (3.25ns)   --->   "store float %select_ln28_51, float* %max_pool_1_out_addr_12, align 4" [pool/pooling.cpp:35]   --->   Operation 1206 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_29 : Operation 1207 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 1207 'specregionend' 'empty_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1208 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 1208 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 30 <SV = 3> <Delay = 0.00>
ST_30 : Operation 1209 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 1209 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1210 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 1210 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', pool/pooling.cpp:10) [8]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', pool/pooling.cpp:10) [8]  (0 ns)
	'add' operation ('f', pool/pooling.cpp:10) [11]  (1.83 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', pool/pooling.cpp:13) [21]  (0 ns)
	'mul' operation of DSP[85] ('mul_ln28', pool/pooling.cpp:28) [85]  (6.38 ns)
	'getelementptr' operation ('conv_1_out_addr', pool/pooling.cpp:28) [90]  (0 ns)
	'load' operation ('conv_1_out_load', pool/pooling.cpp:28) on array 'conv_1_out' [203]  (3.25 ns)

 <State 4>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load', pool/pooling.cpp:28) on array 'conv_1_out' [203]  (3.25 ns)
	'fcmp' operation ('tmp_3', pool/pooling.cpp:28) [210]  (6.79 ns)
	'and' operation ('and_ln28', pool/pooling.cpp:28) [211]  (0 ns)
	'select' operation ('select_ln28', pool/pooling.cpp:28) [212]  (0.978 ns)

 <State 5>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_8', pool/pooling.cpp:28) on array 'conv_1_out' [448]  (3.25 ns)
	'fcmp' operation ('tmp_24', pool/pooling.cpp:28) [455]  (6.79 ns)
	'and' operation ('and_ln28_14', pool/pooling.cpp:28) [456]  (0 ns)
	'select' operation ('select_ln28_8', pool/pooling.cpp:28) [457]  (0.978 ns)

 <State 6>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_16', pool/pooling.cpp:28) on array 'conv_1_out' [572]  (3.25 ns)
	'fcmp' operation ('tmp_46', pool/pooling.cpp:28) [579]  (6.79 ns)
	'and' operation ('and_ln28_28', pool/pooling.cpp:28) [580]  (0 ns)
	'select' operation ('select_ln28_16', pool/pooling.cpp:28) [581]  (0.978 ns)

 <State 7>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_24', pool/pooling.cpp:28) on array 'conv_1_out' [696]  (3.25 ns)
	'fcmp' operation ('tmp_68', pool/pooling.cpp:28) [703]  (6.79 ns)
	'and' operation ('and_ln28_42', pool/pooling.cpp:28) [704]  (0 ns)
	'select' operation ('select_ln28_24', pool/pooling.cpp:28) [705]  (0.978 ns)

 <State 8>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_32', pool/pooling.cpp:28) on array 'conv_1_out' [820]  (3.25 ns)
	'fcmp' operation ('tmp_90', pool/pooling.cpp:28) [827]  (6.79 ns)
	'and' operation ('and_ln28_56', pool/pooling.cpp:28) [828]  (0 ns)
	'select' operation ('select_ln28_32', pool/pooling.cpp:28) [829]  (0.978 ns)

 <State 9>: 11ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_40', pool/pooling.cpp:28) on array 'conv_1_out' [944]  (3.25 ns)
	'fcmp' operation ('tmp_112', pool/pooling.cpp:28) [951]  (6.79 ns)
	'and' operation ('and_ln28_70', pool/pooling.cpp:28) [952]  (0 ns)
	'select' operation ('select_ln28_40', pool/pooling.cpp:28) [953]  (0.978 ns)

 <State 10>: 11.7ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_1', pool/pooling.cpp:28) on array 'conv_1_out' [213]  (3.25 ns)
	'fcmp' operation ('tmp_6', pool/pooling.cpp:28) [227]  (6.79 ns)
	'and' operation ('and_ln28_2', pool/pooling.cpp:28) [228]  (0.978 ns)
	'select' operation ('select_ln28_1', pool/pooling.cpp:28) [229]  (0.698 ns)

 <State 11>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_2', pool/pooling.cpp:28) on array 'conv_1_out' [351]  (3.25 ns)
	'fcmp' operation ('tmp_9', pool/pooling.cpp:28) [365]  (6.79 ns)
	'and' operation ('and_ln28_4', pool/pooling.cpp:28) [366]  (0.978 ns)
	'select' operation ('select_ln28_2', pool/pooling.cpp:28) [367]  (0.698 ns)
	'fcmp' operation ('tmp_11', pool/pooling.cpp:28) [382]  (6.79 ns)
	'and' operation ('and_ln28_6', pool/pooling.cpp:28) [383]  (0.978 ns)
	'select' operation ('select_ln28_3', pool/pooling.cpp:28) [384]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_3', pool/pooling.cpp:28 on array 'max_pool_1_out' [385]  (3.25 ns)

 <State 12>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_5', pool/pooling.cpp:28) on array 'conv_1_out' [396]  (3.25 ns)
	'fcmp' operation ('tmp_16', pool/pooling.cpp:28) [410]  (6.79 ns)
	'and' operation ('and_ln28_9', pool/pooling.cpp:28) [411]  (0.978 ns)
	'select' operation ('select_ln28_5', pool/pooling.cpp:28) [412]  (0.698 ns)
	'fcmp' operation ('tmp_19', pool/pooling.cpp:28) [427]  (6.79 ns)
	'and' operation ('and_ln28_11', pool/pooling.cpp:28) [428]  (0.978 ns)
	'select' operation ('select_ln28_6', pool/pooling.cpp:28) [429]  (0.698 ns)

 <State 13>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_7', pool/pooling.cpp:28) on array 'conv_1_out' [430]  (3.25 ns)
	'fcmp' operation ('tmp_22', pool/pooling.cpp:28) [444]  (6.79 ns)
	'and' operation ('and_ln28_13', pool/pooling.cpp:28) [445]  (0.978 ns)
	'select' operation ('select_ln28_7', pool/pooling.cpp:28) [446]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_7', pool/pooling.cpp:28 on array 'max_pool_1_out' [447]  (3.25 ns)

 <State 14>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_10', pool/pooling.cpp:28) on array 'conv_1_out' [475]  (3.25 ns)
	'fcmp' operation ('tmp_30', pool/pooling.cpp:28) [489]  (6.79 ns)
	'and' operation ('and_ln28_18', pool/pooling.cpp:28) [490]  (0.978 ns)
	'select' operation ('select_ln28_10', pool/pooling.cpp:28) [491]  (0.698 ns)
	'fcmp' operation ('tmp_33', pool/pooling.cpp:28) [506]  (6.79 ns)
	'and' operation ('and_ln28_20', pool/pooling.cpp:28) [507]  (0.978 ns)
	'select' operation ('select_ln28_11', pool/pooling.cpp:28) [508]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_11', pool/pooling.cpp:28 on array 'max_pool_1_out' [509]  (3.25 ns)

 <State 15>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_13', pool/pooling.cpp:28) on array 'conv_1_out' [520]  (3.25 ns)
	'fcmp' operation ('tmp_38', pool/pooling.cpp:28) [534]  (6.79 ns)
	'and' operation ('and_ln28_23', pool/pooling.cpp:28) [535]  (0.978 ns)
	'select' operation ('select_ln28_13', pool/pooling.cpp:28) [536]  (0.698 ns)
	'fcmp' operation ('tmp_41', pool/pooling.cpp:28) [551]  (6.79 ns)
	'and' operation ('and_ln28_25', pool/pooling.cpp:28) [552]  (0.978 ns)
	'select' operation ('select_ln28_14', pool/pooling.cpp:28) [553]  (0.698 ns)

 <State 16>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_15', pool/pooling.cpp:28) on array 'conv_1_out' [554]  (3.25 ns)
	'fcmp' operation ('tmp_44', pool/pooling.cpp:28) [568]  (6.79 ns)
	'and' operation ('and_ln28_27', pool/pooling.cpp:28) [569]  (0.978 ns)
	'select' operation ('select_ln28_15', pool/pooling.cpp:28) [570]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_15', pool/pooling.cpp:28 on array 'max_pool_1_out' [571]  (3.25 ns)

 <State 17>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_18', pool/pooling.cpp:28) on array 'conv_1_out' [599]  (3.25 ns)
	'fcmp' operation ('tmp_52', pool/pooling.cpp:28) [613]  (6.79 ns)
	'and' operation ('and_ln28_32', pool/pooling.cpp:28) [614]  (0.978 ns)
	'select' operation ('select_ln28_18', pool/pooling.cpp:28) [615]  (0.698 ns)
	'fcmp' operation ('tmp_55', pool/pooling.cpp:28) [630]  (6.79 ns)
	'and' operation ('and_ln28_34', pool/pooling.cpp:28) [631]  (0.978 ns)
	'select' operation ('select_ln28_19', pool/pooling.cpp:28) [632]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_19', pool/pooling.cpp:28 on array 'max_pool_1_out' [633]  (3.25 ns)

 <State 18>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_21', pool/pooling.cpp:28) on array 'conv_1_out' [644]  (3.25 ns)
	'fcmp' operation ('tmp_60', pool/pooling.cpp:28) [658]  (6.79 ns)
	'and' operation ('and_ln28_37', pool/pooling.cpp:28) [659]  (0.978 ns)
	'select' operation ('select_ln28_21', pool/pooling.cpp:28) [660]  (0.698 ns)
	'fcmp' operation ('tmp_63', pool/pooling.cpp:28) [675]  (6.79 ns)
	'and' operation ('and_ln28_39', pool/pooling.cpp:28) [676]  (0.978 ns)
	'select' operation ('select_ln28_22', pool/pooling.cpp:28) [677]  (0.698 ns)

 <State 19>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_23', pool/pooling.cpp:28) on array 'conv_1_out' [678]  (3.25 ns)
	'fcmp' operation ('tmp_66', pool/pooling.cpp:28) [692]  (6.79 ns)
	'and' operation ('and_ln28_41', pool/pooling.cpp:28) [693]  (0.978 ns)
	'select' operation ('select_ln28_23', pool/pooling.cpp:28) [694]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_23', pool/pooling.cpp:28 on array 'max_pool_1_out' [695]  (3.25 ns)

 <State 20>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_26', pool/pooling.cpp:28) on array 'conv_1_out' [723]  (3.25 ns)
	'fcmp' operation ('tmp_74', pool/pooling.cpp:28) [737]  (6.79 ns)
	'and' operation ('and_ln28_46', pool/pooling.cpp:28) [738]  (0.978 ns)
	'select' operation ('select_ln28_26', pool/pooling.cpp:28) [739]  (0.698 ns)
	'fcmp' operation ('tmp_77', pool/pooling.cpp:28) [754]  (6.79 ns)
	'and' operation ('and_ln28_48', pool/pooling.cpp:28) [755]  (0.978 ns)
	'select' operation ('select_ln28_27', pool/pooling.cpp:28) [756]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_27', pool/pooling.cpp:28 on array 'max_pool_1_out' [757]  (3.25 ns)

 <State 21>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_29', pool/pooling.cpp:28) on array 'conv_1_out' [768]  (3.25 ns)
	'fcmp' operation ('tmp_82', pool/pooling.cpp:28) [782]  (6.79 ns)
	'and' operation ('and_ln28_51', pool/pooling.cpp:28) [783]  (0.978 ns)
	'select' operation ('select_ln28_29', pool/pooling.cpp:28) [784]  (0.698 ns)
	'fcmp' operation ('tmp_85', pool/pooling.cpp:28) [799]  (6.79 ns)
	'and' operation ('and_ln28_53', pool/pooling.cpp:28) [800]  (0.978 ns)
	'select' operation ('select_ln28_30', pool/pooling.cpp:28) [801]  (0.698 ns)

 <State 22>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_31', pool/pooling.cpp:28) on array 'conv_1_out' [802]  (3.25 ns)
	'fcmp' operation ('tmp_88', pool/pooling.cpp:28) [816]  (6.79 ns)
	'and' operation ('and_ln28_55', pool/pooling.cpp:28) [817]  (0.978 ns)
	'select' operation ('select_ln28_31', pool/pooling.cpp:28) [818]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_31', pool/pooling.cpp:28 on array 'max_pool_1_out' [819]  (3.25 ns)

 <State 23>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_34', pool/pooling.cpp:28) on array 'conv_1_out' [847]  (3.25 ns)
	'fcmp' operation ('tmp_96', pool/pooling.cpp:28) [861]  (6.79 ns)
	'and' operation ('and_ln28_60', pool/pooling.cpp:28) [862]  (0.978 ns)
	'select' operation ('select_ln28_34', pool/pooling.cpp:28) [863]  (0.698 ns)
	'fcmp' operation ('tmp_99', pool/pooling.cpp:28) [878]  (6.79 ns)
	'and' operation ('and_ln28_62', pool/pooling.cpp:28) [879]  (0.978 ns)
	'select' operation ('select_ln28_35', pool/pooling.cpp:28) [880]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_35', pool/pooling.cpp:28 on array 'max_pool_1_out' [881]  (3.25 ns)

 <State 24>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_37', pool/pooling.cpp:28) on array 'conv_1_out' [892]  (3.25 ns)
	'fcmp' operation ('tmp_104', pool/pooling.cpp:28) [906]  (6.79 ns)
	'and' operation ('and_ln28_65', pool/pooling.cpp:28) [907]  (0.978 ns)
	'select' operation ('select_ln28_37', pool/pooling.cpp:28) [908]  (0.698 ns)
	'fcmp' operation ('tmp_107', pool/pooling.cpp:28) [923]  (6.79 ns)
	'and' operation ('and_ln28_67', pool/pooling.cpp:28) [924]  (0.978 ns)
	'select' operation ('select_ln28_38', pool/pooling.cpp:28) [925]  (0.698 ns)

 <State 25>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_39', pool/pooling.cpp:28) on array 'conv_1_out' [926]  (3.25 ns)
	'fcmp' operation ('tmp_110', pool/pooling.cpp:28) [940]  (6.79 ns)
	'and' operation ('and_ln28_69', pool/pooling.cpp:28) [941]  (0.978 ns)
	'select' operation ('select_ln28_39', pool/pooling.cpp:28) [942]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_39', pool/pooling.cpp:28 on array 'max_pool_1_out' [943]  (3.25 ns)

 <State 26>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_42', pool/pooling.cpp:28) on array 'conv_1_out' [971]  (3.25 ns)
	'fcmp' operation ('tmp_118', pool/pooling.cpp:28) [985]  (6.79 ns)
	'and' operation ('and_ln28_74', pool/pooling.cpp:28) [986]  (0.978 ns)
	'select' operation ('select_ln28_42', pool/pooling.cpp:28) [987]  (0.698 ns)
	'fcmp' operation ('tmp_121', pool/pooling.cpp:28) [1002]  (6.79 ns)
	'and' operation ('and_ln28_76', pool/pooling.cpp:28) [1003]  (0.978 ns)
	'select' operation ('select_ln28_43', pool/pooling.cpp:28) [1004]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_43', pool/pooling.cpp:28 on array 'max_pool_1_out' [1005]  (3.25 ns)

 <State 27>: 20.2ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_45', pool/pooling.cpp:28) on array 'conv_1_out' [1016]  (3.25 ns)
	'fcmp' operation ('tmp_126', pool/pooling.cpp:28) [1030]  (6.79 ns)
	'and' operation ('and_ln28_79', pool/pooling.cpp:28) [1031]  (0.978 ns)
	'select' operation ('select_ln28_45', pool/pooling.cpp:28) [1032]  (0.698 ns)
	'fcmp' operation ('tmp_129', pool/pooling.cpp:28) [1047]  (6.79 ns)
	'and' operation ('and_ln28_81', pool/pooling.cpp:28) [1048]  (0.978 ns)
	'select' operation ('select_ln28_46', pool/pooling.cpp:28) [1049]  (0.698 ns)

 <State 28>: 15ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_47', pool/pooling.cpp:28) on array 'conv_1_out' [1050]  (3.25 ns)
	'fcmp' operation ('tmp_132', pool/pooling.cpp:28) [1064]  (6.79 ns)
	'and' operation ('and_ln28_83', pool/pooling.cpp:28) [1065]  (0.978 ns)
	'select' operation ('select_ln28_47', pool/pooling.cpp:28) [1066]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_47', pool/pooling.cpp:28 on array 'max_pool_1_out' [1067]  (3.25 ns)

 <State 29>: 23.4ns
The critical path consists of the following:
	'load' operation ('conv_1_out_load_50', pool/pooling.cpp:28) on array 'conv_1_out' [1095]  (3.25 ns)
	'fcmp' operation ('tmp_140', pool/pooling.cpp:28) [1109]  (6.79 ns)
	'and' operation ('and_ln28_88', pool/pooling.cpp:28) [1110]  (0.978 ns)
	'select' operation ('select_ln28_50', pool/pooling.cpp:28) [1111]  (0.698 ns)
	'fcmp' operation ('tmp_143', pool/pooling.cpp:28) [1126]  (6.79 ns)
	'and' operation ('and_ln28_90', pool/pooling.cpp:28) [1127]  (0.978 ns)
	'select' operation ('select_ln28_51', pool/pooling.cpp:28) [1128]  (0.698 ns)
	'store' operation ('store_ln35', pool/pooling.cpp:35) of variable 'select_ln28_51', pool/pooling.cpp:28 on array 'max_pool_1_out' [1129]  (3.25 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
