Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 29 16:39:02 2020
| Host         : Doc-lenovo running 64-bit major release  (build 9200)
| Command      : report_methodology -file z1top_counter_methodology_drc_routed.rpt -pb z1top_counter_methodology_drc_routed.pb -rpx z1top_counter_methodology_drc_routed.rpx
| Design       : z1top_counter
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 6          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on LEDS[0] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LEDS[1] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on LEDS[2] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on LEDS[3] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LEDS[4] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LEDS[5] relative to clock(s) CLK_125MHZ_FPGA
Related violations: <none>


