// --------------------------------------------------------------------- //
// You will need to modify this file.                                    //
// You may add any code you need, as long as you correctly implement the //
// required pipe_cycle_*() functions already listed in this file.        //
// In part B, you will also need to implement pipe_check_bpred().        //
// --------------------------------------------------------------------- //

// pipeline.cpp
// Implements functions to simulate a pipelined processor.

#include "pipeline.h"
#include <cstdlib>
#include <stdio.h>
#include <unistd.h>

/**
 * Read a single trace record from the trace file and use it to populate the
 * given fetch_op.
 * 
 * You should not modify this function.
 * 
 * @param p the pipeline whose trace file should be read
 * @param fetch_op the PipelineLatch struct to populate
 */
void pipe_get_fetch_op(Pipeline *p, PipelineLatch *fetch_op)
{
    TraceRec *trace_rec = &fetch_op->trace_rec;
    uint8_t *trace_rec_buf = (uint8_t *)trace_rec;
    size_t bytes_read_total = 0;
    ssize_t bytes_read_last = 0;
    size_t bytes_left = sizeof(*trace_rec);

    // Read a total of sizeof(TraceRec) bytes from the trace file.
    while (bytes_left > 0)
    {
        bytes_read_last = read(p->trace_fd, trace_rec_buf, bytes_left);
        if (bytes_read_last <= 0)
        {
            // EOF or error
            break;
        }

        trace_rec_buf += bytes_read_last;
        bytes_read_total += bytes_read_last;
        bytes_left -= bytes_read_last;
    }

    // Check for error conditions.
    if (bytes_left > 0 || trace_rec->op_type >= NUM_OP_TYPES)
    {
        fetch_op->valid = false;
        p->halt_op_id = p->last_op_id;

        if (p->last_op_id == 0)
        {
            p->halt = true;
        }

        if (bytes_read_last == -1)
        {
            fprintf(stderr, "\n");
            perror("Couldn't read from pipe");
            return;
        }

        if (bytes_read_total == 0)
        {
            // No more trace records to read
            return;
        }

        // Too few bytes read or invalid op_type
        fprintf(stderr, "\n");
        fprintf(stderr, "Error: Invalid trace file\n");
        return;
    }

    // Got a valid trace record!
    fetch_op->valid = true;
    fetch_op->stall = false;
    fetch_op->is_mispred_cbr = false;
    fetch_op->op_id = ++p->last_op_id;
}

/**
 * Allocate and initialize a new pipeline.
 * 
 * You should not need to modify this function.
 * 
 * @param trace_fd the file descriptor from which to read trace records
 * @return a pointer to a newly allocated pipeline
 */
Pipeline *pipe_init(int trace_fd)
{
    printf("\n** PIPELINE IS %d WIDE **\n\n", PIPE_WIDTH);

    // Allocate pipeline.
    Pipeline *p = (Pipeline *)calloc(1, sizeof(Pipeline));

    // Initialize pipeline.
    p->trace_fd = trace_fd;
    p->halt_op_id = (uint64_t)(-1) - 3;

    // Allocate and initialize a branch predictor if needed.
    if (BPRED_POLICY != BPRED_PERFECT)
    {
        p->b_pred = new BPred(BPRED_POLICY);
    }

    return p;
}

/**
 * Print out the state of the pipeline latches for debugging purposes.
 * 
 * You may use this function to help debug your pipeline implementation, but
 * please remove calls to this function before submitting the lab.
 * 
 * @param p the pipeline
 */
void pipe_print_state(Pipeline *p)
{
    printf("\n--------------------------------------------\n");
    printf("Cycle count: %lu, retired instructions: %lu\n",
           (unsigned long)p->stat_num_cycle,
           (unsigned long)p->stat_retired_inst);

    // Print table header
    for (uint8_t latch_type = 0; latch_type < NUM_LATCH_TYPES; latch_type++)
    {
        switch (latch_type)
        {
        case IF_LATCH:
            printf(" IF:    ");
            break;
        case ID_LATCH:
            printf(" ID:    ");
            break;
        case EX_LATCH:
            printf(" EX:    ");
            break;
        case MA_LATCH:
            printf(" MA:    ");
            break;
        default:
            printf(" ------ ");
        }
    }
    printf("\n");

    // Print row for each lane in pipeline width
    for (uint8_t i = 0; i < PIPE_WIDTH; i++)
    {
        for (uint8_t latch_type = 0; latch_type < NUM_LATCH_TYPES;
             latch_type++)
        {
            if (p->pipe_latch[latch_type][i].valid)
            {
                printf(" %6lu ",
                       (unsigned long)p->pipe_latch[latch_type][i].op_id);
            }
            else
            {
                printf(" ------ ");
            }
        }
        printf("\n");
    }
    printf("\n");
}

/**
 * Simulate one cycle of all stages of a pipeline.
 * 
 * You should not need to modify this function except for debugging purposes.
 * If you add code to print debug output in this function, remove it or comment
 * it out before you submit the lab.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle(Pipeline *p)
{
    p->stat_num_cycle++;

    // In hardware, all pipeline stages execute in parallel, and each pipeline
    // latch is populated at the start of the next clock cycle.

    // In our simulator, we simulate the pipeline stages one at a time in
    // reverse order, from the Write Back stage (WB) to the Fetch stage (IF).
    // We do this so that each stage can read from the latch before it and
    // write to the latch after it without needing to "double-buffer" the
    // latches.

    // Additionally, it means that earlier pipeline stages can know about
    // stalls triggered in later pipeline stages in the same cycle, as would be
    // the case with hardware stall signals asserted by combinational logic.

    pipe_cycle_WB(p);
    pipe_cycle_MA(p);
    pipe_cycle_EX(p);
    pipe_cycle_ID(p);
    pipe_cycle_IF(p);

    // You can uncomment the following line to print out the pipeline state
    // after each clock cycle for debugging purposes.
    // Make sure you comment it out or remove it before you submit the lab.
    //pipe_print_state(p);
}

/**
 * Simulate one cycle of the Write Back stage (WB) of a pipeline.
 * 
 * Some skeleton code has been provided for you. You must implement anything
 * else you need for the pipeline simulation to work properly.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle_WB(Pipeline *p)
{
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        if (p->pipe_latch[MA_LATCH][i].valid)
        {
            p->stat_retired_inst++;

            if (p->pipe_latch[MA_LATCH][i].op_id >= p->halt_op_id)
            {
                // Halt the pipeline if we've reached the end of the trace.
                p->halt = true;
            }

            // Release the fetch stall when the mispredicted conditional branch
            // reaches the WB stage and retires.
            if (p->pipe_latch[MA_LATCH][i].trace_rec.op_type == OP_CBR && p->pipe_latch[MA_LATCH][i].is_mispred_cbr)
            {
                p->fetch_cbr_stall = false;
            }
        }
    }
}

/**
 * Simulate one cycle of the Memory Access stage (MA) of a pipeline.
 * 
 * Some skeleton code has been provided for you. You must implement anything
 * else you need for the pipeline simulation to work properly.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle_MA(Pipeline *p)
{
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        // Copy each instruction from the EX latch to the MA latch.
        p->pipe_latch[MA_LATCH][i] = p->pipe_latch[EX_LATCH][i];
    }
}

/**
 * Simulate one cycle of the Execute stage (EX) of a pipeline.
 * 
 * Some skeleton code has been provided for you. You must implement anything
 * else you need for the pipeline simulation to work properly.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle_EX(Pipeline *p)
{
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        // Copy each instruction from the ID latch to the EX latch.
        p->pipe_latch[EX_LATCH][i] = p->pipe_latch[ID_LATCH][i];
    }
}

/**
 * Simulate one cycle of the Instruction Decode stage (ID) of a pipeline.
 * 
 * Some skeleton code has been provided for you. You must implement anything
 * else you need for the pipeline simulation to work properly.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle_ID(Pipeline *p)
{
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        // Copy each instruction from the IF latch to the ID latch.
        p->pipe_latch[ID_LATCH][i] = p->pipe_latch[IF_LATCH][i];

        // clear last cycle's stall before checking again.
        p->pipe_latch[IF_LATCH][i].stall = false;

        const auto &incoming = p->pipe_latch[IF_LATCH][i];
        if (!incoming.valid)
        {
            continue;
        }

        // Track the most recent older writer separately for source 1,
        // source 2, and the condition codes.
        uint64_t writer_id[3] = {0, 0, 0};
        bool writer_must_stall[3] = {false, false, false};
        const unsigned int stages[] = {IF_LATCH, EX_LATCH, MA_LATCH};

        for (unsigned int stage : stages)
        {
            for (unsigned int j = 0; j < PIPE_WIDTH; j++)
            {
                const auto &older = p->pipe_latch[stage][j];
                if (!older.valid || older.op_id >= incoming.op_id)
                {
                    continue;
                }

                const bool writes_operand[3] = {
                    incoming.trace_rec.src1_needed && older.trace_rec.dest_needed &&
                        incoming.trace_rec.src1_reg == older.trace_rec.dest_reg,
                    incoming.trace_rec.src2_needed && older.trace_rec.dest_needed &&
                        incoming.trace_rec.src2_reg == older.trace_rec.dest_reg,
                    incoming.trace_rec.cc_read && older.trace_rec.cc_write
                };

                // IF has no result yet. EX can forward non-load results;
                // MA can forward results, including loads.
                const bool must_stall =
                    stage == IF_LATCH ||
                    (stage == EX_LATCH &&
                     (!ENABLE_EXE_FWD || older.trace_rec.op_type == OP_LD)) ||
                    (stage == MA_LATCH && !ENABLE_MEM_FWD);

                for (unsigned int operand = 0; operand < 3; operand++)
                {
                    if (writes_operand[operand] && older.op_id > writer_id[operand])
                    {
                        writer_id[operand] = older.op_id;
                        writer_must_stall[operand] = must_stall;
                    }
                }
            }
        }

        if (writer_must_stall[0] || writer_must_stall[1] || writer_must_stall[2])
        {
            p->pipe_latch[IF_LATCH][i].stall = true;
            p->pipe_latch[ID_LATCH][i].valid = false;
        }
    }

    // if older instruction in IF stage is stalled, stall the younger instruction as well
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        for (unsigned int j = 0; j < PIPE_WIDTH; j++)
        {
            if (i != j && p->pipe_latch[IF_LATCH][i].valid && p->pipe_latch[IF_LATCH][j].valid
                && p->pipe_latch[IF_LATCH][i].op_id > p->pipe_latch[IF_LATCH][j].op_id && p->pipe_latch[IF_LATCH][j].stall)
            {
                p->pipe_latch[IF_LATCH][i].stall = true; // stall the younger instruction as well
                p->pipe_latch[ID_LATCH][i].valid = false; // insert bubble in ID stage
            }
        }
    }
}

/**
 * Simulate one cycle of the Instruction Fetch stage (IF) of a pipeline.
 * 
 * Some skeleton code has been provided for you. You must implement anything
 * else you need for the pipeline simulation to work properly.
 * 
 * @param p the pipeline to simulate
 */
void pipe_cycle_IF(Pipeline *p)
{
    for (unsigned int i = 0; i < PIPE_WIDTH; i++)
    {
        // Preserve the waiting instruction instead of fetching a replacement.
        if (p->pipe_latch[IF_LATCH][i].stall)
        {
            continue;
        }

        // check the pipeline-level branch-stall flag
        if (p->fetch_cbr_stall)
        {
            p->pipe_latch[IF_LATCH][i].valid = false; // insert bubble in IF stage
            continue;
        }

        // Read an instruction from the trace file.
        PipelineLatch fetch_op;
        pipe_get_fetch_op(p, &fetch_op);

        // Handle branch (mis)prediction.
        if (BPRED_POLICY != BPRED_PERFECT)
        {
            pipe_check_bpred(p, &fetch_op);
        }

        // Copy the instruction to the IF latch.
        p->pipe_latch[IF_LATCH][i] = fetch_op;
    }
}

/**
 * If the instruction just fetched is a conditional branch, check for a branch
 * misprediction, update the branch predictor, and set appropriate flags in the
 * pipeline.
 * 
 * You must implement this function in part B of the lab.
 * 
 * @param p the pipeline
 * @param fetch_op the pipeline latch containing the operation fetched
 */
void pipe_check_bpred(Pipeline *p, PipelineLatch *fetch_op)
{
    // TODO: For a conditional branch instruction, get a prediction from the
    // branch predictor.
    if (fetch_op->valid && fetch_op->trace_rec.op_type == OP_CBR)
    {
        BranchDirection prediction = p->b_pred->predict(fetch_op->trace_rec.inst_addr);
        BranchDirection resolution = fetch_op->trace_rec.br_dir ? TAKEN : NOT_TAKEN;

        // TODO: If the branch predictor mispredicted, mark the fetch_op
        // accordingly.
        if (prediction != resolution)
        {
            fetch_op->is_mispred_cbr = true;
            // TODO: If needed, stall the IF stage by setting the flag
            // p->fetch_cbr_stall.
            p->fetch_cbr_stall = true; // stall the IF stage due to misprediction

        }

        // TODO: Immediately update the branch predictor.
        p->b_pred->update(fetch_op->trace_rec.inst_addr, prediction, resolution);
    }



}
