# Design-of-a-Multiprocessor
Design of a Multiprocessor using a synthesizable RTL style of Verilog
