
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G
Install: E:\develop\Gowin\Gowin_V1.9.2.01Beta\SynplifyPro
OS: Windows 6.1

Hostname: HOME-PC

Implementation : rev_2

#### START OF AREA REPORT #####[

Part:			GW1N_1QFN48-6 (GoWin)

--------------------------------------------------------------------
########   Utilization report for  Top level view:   test   ########
====================================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     104                100 %                
======================================================
Total SEQUENTIAL ELEMENTS in the block test:	104 (32.40 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          139                100 %                
MUX2_LUT5     7                  100 %                
ALU           48                 100 %                
======================================================
Total COMBINATIONAL LOGIC in the block test:	194 (60.44 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   serial_rx   ########
Instance path:   test.serial_rx                                
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     19                 18.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block test.serial_rx:	19 (5.92 % Utilization)


COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
LUTS     54                 38.8 %               
ALU      8                  16.7 %               
=================================================
Total COMBINATIONAL LOGIC in the block test.serial_rx:	62 (19.31 % Utilization)

---------------------------------------------------------------
########   Utilization report for  cell:   serial_tx   ########
Instance path:   test.serial_tx                                
===============================================================

SEQUENTIAL ELEMENTS
Name          Total elements     Utilization     Notes
------------------------------------------------------
REGISTERS     18                 17.3 %               
======================================================
Total SEQUENTIAL ELEMENTS in the block test.serial_tx:	18 (5.61 % Utilization)


COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
LUTS          52                 37.4 %               
MUX2_LUT5     7                  100 %                
ALU           8                  16.7 %               
======================================================
Total COMBINATIONAL LOGIC in the block test.serial_tx:	67 (20.87 % Utilization)


##### END OF AREA REPORT #####]

