$date
	Sun Oct 23 04:30:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#388425
b1010 !
1"
#388426
b1010 &
b1010 %
1$
#388427
0"
#388430
b101 &
b101 %
#388434
b10000 &
b10000 %
#388438
b1000 &
b1000 %
#388442
b100 &
b100 %
#388446
b10 &
b10 %
#388450
b1 &
b1 %
1#
#388454
b0 &
0#
b0 %
0$
#1468891
b10100 !
1"
#1468894
b10100 &
b10100 %
1$
#1468895
0"
#1468898
b1010 &
b1010 %
#1468902
b101 &
b101 %
#1468906
b10000 &
b10000 %
#1468910
b1000 &
b1000 %
#1468914
b100 &
b100 %
#1468918
b10 &
b10 %
#1468922
b1 &
b1 %
1#
#1468926
b0 &
0#
b0 %
0$
#2391775
b1011 !
1"
#2391778
b1011 &
b1011 %
1$
#2391779
0"
#2391782
b100010 &
b100010 %
#2391786
b10001 &
b10001 %
#2391790
b110100 &
b110100 %
#2391794
b11010 &
b11010 %
#2391798
b1101 &
b1101 %
#2391802
b101000 &
b101000 %
#2391806
b10100 &
b10100 %
#2391810
b1010 &
b1010 %
#2391814
b101 &
b101 %
#2391818
b10000 &
b10000 %
#2391822
b1000 &
b1000 %
#2391826
b100 &
b100 %
#2391830
b10 &
b10 %
#2391834
b1 &
b1 %
1#
#2391838
b0 &
0#
b0 %
0$
#4500012
