0.7
2020.2
Jun 14 2024
09:10:06
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/RCA_test.sv,1727533691,systemVerilog,,,,RCA_test,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/check_logic_tb.sv,1725683045,systemVerilog,,,,check_logic_tb,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/tb_flip_flop.sv,1727710888,systemVerilog,,,,tb_flip_flop,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/MUX.sv,1725684123,systemVerilog,,,,MUX;TRI_STATE;TWO_MUX_TRI;eight_mux;four_mux;struct_16_mux;struct_4_mux;struct_8_mux;two_mux,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/Structrual.sv,1727533402,systemVerilog,,/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/RCA_test.sv,,FA;RCA;half_adder,,uvm,,,,,,
/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sources_1/new/flip_flop.sv,1727707210,systemVerilog,,/home/lalith/Documents/Vivado/Computer_Aided_Design_Disasters/Computer_Aided_Design_Disasters.srcs/sim_1/new/tb_flip_flop.sv,,flip_flop,,uvm,,,,,,
