Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/qqgg/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c7409b1ddabf4fa18ec9204b6edbe050 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot miniRV_sim_behav xil_defaultlib.miniRV_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:90]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'npc' [D:/qqgg/cpu/proj_single_cycle/proj_single_cycle.srcs/sources_1/new/myCPU.v:101]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=33,CLKIN...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpuclk_clk_wiz
Compiling module xil_defaultlib.cpuclk
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.PC_ADD
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.SEXT
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.CONTROLLER
Compiling module xil_defaultlib.myCPU
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.Bridge
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.Led
Compiling module xil_defaultlib.miniRV_SoC
Compiling module xil_defaultlib.miniRV_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot miniRV_sim_behav
