Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed May 27 16:01:28 2020
| Host         : GreatAtuin running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_design_wrapper_control_sets_placed.rpt
| Design       : mb_design_wrapper
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   348 |
|    Minimum number of control sets                        |   348 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1088 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   348 |
| >= 0 to < 4        |    46 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    14 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |    28 |
| >= 14 to < 16      |     2 |
| >= 16              |   126 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1008 |          369 |
| No           | No                    | Yes                    |              29 |            8 |
| No           | Yes                   | No                     |             972 |          394 |
| Yes          | No                    | No                     |            1766 |          539 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            2194 |          742 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                Enable Signal                                                                                                |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[4].Divide_I/CE                                                                                                                                               |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[3].Divide_I/CE                                                                                                                                               |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                        |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[2].Divide_I/CE                                                                                                                                               |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[1].Divide_I/CE                                                                                                                                               |                                                                                                                                                            |                1 |              1 |
| ~mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                        |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/fit_timer_0/U0/Using_SRL16s.SRL16s[5].Divide_I/CE                                                                                                                                               |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                  |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                  |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0            |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0               |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                            |                1 |              1 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                      |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                  |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                     |                                                                                                                                                            |                1 |              1 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                    |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_9                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                      |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0                                                                                         |                                                                                                                                                            |                1 |              2 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                  |                1 |              2 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             |                                                                                                                                                            |                2 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg[1]_i_1_n_0                                                                                                                             |                                                                                                                                                            |                1 |              3 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                 | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              4 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                               | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                  |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_BE_reg[3]_i_1_n_0                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/cacheline_cnt_reg[1][0]                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       |                                                                                                                                                            |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                2 |              4 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                    | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                  |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                1 |              4 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                  |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                    | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                           |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       |                                                                                                                                                            |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                           |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]                                     | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                          | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                            | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                3 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                    |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                             |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/mem_cache_hit_block/MUXCY_I/E[0]                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.Use_Read_Data_Active.axi_cacheline_cnt[0]_i_1__0_n_0                                     | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_data_counter0                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                   | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                          | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/peripheral_reset[0]                                                                                                      |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                         | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                   |                                                                                                                                                            |                2 |              5 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                            |                3 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/read_req_granted                                                                |                                                                                                                                                            |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                            | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                     |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_14                                                                                                                                               | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_8                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                               | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_13                                                                                                                                               | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                1 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                   | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                3 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                 | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[4].reg1[31]_i_1_n_0                                                            |                2 |              5 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |                4 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                             |                                                                                                                                                            |                3 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                    |                                                                                                                                                            |                2 |              6 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                 |                                                                                                                                                            |                1 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/writing_out_data_hold                        |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                         |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/last_outstanding_write                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | mb_design_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                3 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                            | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                              |                3 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                      |                2 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                            | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                               |                1 |              7 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                            |                1 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                            |                6 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/bus2ip_wr_req_reg_reg[0]                                                                                                                   |                                                                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                  | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                           |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                            |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_5[0]                                                                                         | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_7[0]                                                                                         | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                           | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_6[0]                                                                                         | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                               | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                2 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0] |                                                                                                                                                            |                7 |              8 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                            |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                3 |              8 |
|  mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                           |                                                                                                                                                            |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                            | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                            | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                4 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                3 |              8 |
| ~mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG   | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                            |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                          | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                5 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                              |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                               | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                 | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                               |                3 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                              | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                         |                2 |              8 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                          | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                3 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                2 |              9 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                3 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                2 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                3 |             10 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                        |                                                                                                                                                            |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                               |                4 |             10 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                              |                5 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |             11 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_ESR0                                                              |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |                6 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                5 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                4 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                6 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                            |                                                                                                                                                            |                2 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_2[0]                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                5 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                      |                                                                                                                                                            |                3 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                7 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                            |                                                                                                                                                            |                5 |             12 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                3 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                3 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                3 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                5 |             13 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |               10 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/FSM_sequential_emc_addr_ps_reg[2]_0                                                                                         | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |                3 |             14 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[15].reg1[31]_i_1_n_0                                                          |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                               | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                              | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[6]                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                8 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/mux4_out[4]                                                                                                                                                 | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                3 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                  | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                        | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                              |                4 |             16 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                5 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                6 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                          |                                                                                                                                                            |                3 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                         |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                4 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                        |                                                                                                                                                            |                6 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                            |                                                                                                                                                            |                5 |             17 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |                8 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                              |                4 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |                8 |             18 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                              | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                |                4 |             19 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/SR[0]                                                                                              |                                                                                                                                                            |                5 |             20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/E[0]                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                4 |             20 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |                9 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | mb_design_i/axi_gpio_switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                    |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                   | mb_design_i/axi_gpio_buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                4 |             21 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |               10 |             22 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               10 |             22 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                          |                5 |             23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               10 |             23 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |               10 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               10 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               10 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |               12 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |               13 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               11 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               15 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                        |                                                                                                                                                            |               12 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |                9 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                            |                                                                                                                                                            |               11 |             26 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                       | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                |               10 |             28 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                     |                9 |             30 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.ib_addr_strobe_ii_carry_and/MUXCY_I/lopt_1                                                                 |                                                                                                                                                            |               11 |             30 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[3].MUXCY_I/icache_miss_hold_reg[0]                               | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                9 |             31 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                |               10 |             31 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                              | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                        |                                                                                                                                                            |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                     | mb_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                              |               32 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/p_37_in                                   |                                                                                                                                                            |                4 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/block_bypass_read_reg[0]                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                   | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |               11 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                     | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                       | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                 | mb_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                |                5 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                        |                                                                                                                                                            |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/E[0]                                                                            | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                6 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                            |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_0[0]                                                |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg_1[0]                                                |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/exception_registers_I1/WB_EAR0                                                              |                6 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                  | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                       |                8 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Not_Using_TLBS.instr_Addr_1_reg[29][0]                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                  |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_display/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                                  |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                    |               13 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/gpio_core_1/Read_Reg_Rst                                                                                                      |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                9 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_leds/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                         | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               10 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/cachehit_detect_I1/last_carry_chain/MUXCY_I/SR[0] |               16 |             32 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                     |                                                                                                                                                            |               12 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                          | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |                7 |             32 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                       | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                |               11 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                8 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Q0                                                                                                    | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                  |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                7 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                8 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                     |                                                                                                                                                            |                9 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |               13 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |               10 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                7 |             33 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                   |                                                                                                                                                            |                6 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   |                                                                                                                                                            |                8 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                            |                6 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                   |                                                                                                                                                            |               11 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/write_req_granted                                                               |                                                                                                                                                            |                7 |             34 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                              |               12 |             36 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                             | mb_design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                             |               18 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.Using_WriteBack.DCache_wb_I1/Cache_Interface_I1/Read_Req                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               16 |             37 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_buttons/U0/bus2ip_reset                                                                                                               |               11 |             42 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | mb_design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                          |                                                                                                                                                            |               12 |             48 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_i_28[0]                                                                     | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               20 |             53 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                       | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |               19 |             57 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Using_DCache.mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                   | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               23 |             59 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                             |               29 |             63 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                            |                                                                                                                                                            |                8 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_gpio_switches/U0/bus2ip_reset                                                                                                              |               19 |             64 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                           |               37 |             74 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1/if_ready                                                                   |                                                                                                                                                            |               10 |             76 |
|  mb_design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                             |                                                                                                                                                            |               25 |             84 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg_0[28]                                                                                                            |                                                                                                                                                            |               16 |            128 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |               56 |            175 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                       | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |              104 |            244 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             | mb_design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                   |              111 |            248 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        | mb_design_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/rd_fifo_wr_en                                                                                                         |                                                                                                                                                            |               66 |            264 |
|  mb_design_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                             |                                                                                                                                                            |              348 |            943 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


