Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 403d70f6d8fd480bb7a9e1fe3e11c457 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot single_cycle_processor_top_tb_func_synth xil_defaultlib.single_cycle_processor_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-93] pc_top is not declared under prefix tb [E:/E/digital_design/verilog-digital/processor/processor-20250322T163513Z-001/processor/single_cycle_top_tb.v:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
