
*** Running vivado
    with args -log Video_Out_to_VGA.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Video_Out_to_VGA.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Video_Out_to_VGA.tcl -notrace
Command: synth_design -top Video_Out_to_VGA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 241.543 ; gain = 65.500
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Video_Out_to_VGA' [E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sources_1/new/Video_Out_to_VGA.v:23]
	Parameter component_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Video_Out_to_VGA' (1#1) [E:/Peripheral_Interface_lab/ip_repo/Video_Out_to_VGA_12bits/Video_Out_to_VGA_12bits.srcs/sources_1/new/Video_Out_to_VGA.v:23]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[19]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[18]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[17]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[16]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[11]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[10]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[9]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[8]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[3]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[2]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[1]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[0]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_field_id
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_hblank
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_vblank
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 275.852 ; gain = 99.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 275.852 ; gain = 99.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 275.852 ; gain = 99.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 283.344 ; gain = 107.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Video_Out_to_VGA 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 415.441 ; gain = 239.398
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[19]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[18]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[17]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[16]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[11]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[10]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[9]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[8]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[3]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[2]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[1]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_data[0]
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_field_id
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_hblank
WARNING: [Synth 8-3331] design Video_Out_to_VGA has unconnected port vid_vblank
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 415.441 ; gain = 239.398
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 415.441 ; gain = 239.398

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 425.145 ; gain = 249.102

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    12|
|2     |IBUF |    15|
|3     |OBUF |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    41|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 425.145 ; gain = 232.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 425.145 ; gain = 249.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 493.637 ; gain = 304.133
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 493.637 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 11 16:25:26 2018...
