{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 21 10:04:11 2022 " "Info: Processing started: Fri Oct 21 10:04:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_8bit -c CPU_8bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_8bit -c CPU_8bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[0\]~11\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[1\]~10\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[2\]~9\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[3\]~8\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[4\]~7\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6 " "Warning: Node \"lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|latch_signal\[5\]~6\" is a latch" {  } { { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 79 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aload " "Info: Assuming node \"aload\" is a latch enable. Will not compute fmax for this pin." {  } { { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 152 -8 160 168 "aload" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk2 memory memory lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"clk2\" Internal fmax is restricted to 200.0 MHz between source memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X13_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X13_Y24 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X13_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.705 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk2\" to destination memory is 2.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk2~clkctrl 2 COMB CLKCTRL_G1 29 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.635 ns) 2.705 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X13_Y24 0 " "Info: 3: + IC(0.958 ns) + CELL(0.635 ns) = 2.705 ns; Loc. = M4K_X13_Y24; Fanout = 0; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.41 % ) " "Info: Total cell delay = 1.634 ns ( 60.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 39.59 % ) " "Info: Total interconnect delay = 1.071 ns ( 39.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.730 ns - Longest memory " "Info: - Longest clock path from clock \"clk2\" to source memory is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk2~clkctrl 2 COMB CLKCTRL_G1 29 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.660 ns) 2.730 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X13_Y24 1 " "Info: 3: + IC(0.958 ns) + CELL(0.660 ns) = 2.730 ns; Loc. = M4K_X13_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 60.77 % ) " "Info: Total cell delay = 1.659 ns ( 60.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 39.23 % ) " "Info: Total interconnect delay = 1.071 ns ( 39.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.705 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.705 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk memory memory lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\] 260.01 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 260.01 MHz between source memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.894 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X13_Y27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.894 ns) 2.894 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\] 2 MEM M4K_X13_Y27 9 " "Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X13_Y27; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.894 ns ( 100.00 % ) " "Info: Total cell delay = 2.894 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns - Smallest " "Info: - Smallest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.684 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.635 ns) 2.684 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\] 3 MEM M4K_X13_Y27 9 " "Info: 3: + IC(0.932 ns) + CELL(0.635 ns) = 2.684 ns; Loc. = M4K_X13_Y27; Fanout = 9; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.88 % ) " "Info: Total cell delay = 1.634 ns ( 60.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 39.12 % ) " "Info: Total interconnect delay = 1.050 ns ( 39.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.710 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.661 ns) 2.710 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X13_Y27 8 " "Info: 3: + IC(0.932 ns) + CELL(0.661 ns) = 2.710 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.25 % ) " "Info: Total cell delay = 1.660 ns ( 61.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 38.75 % ) " "Info: Total interconnect delay = 1.050 ns ( 38.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.894 ns" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns } { 0.000ns 2.894ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|q_a[0] {} } { 0.000ns } { 0.088ns } "" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 31 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2 jump_address\[2\] clk 6.646 ns memory " "Info: tsu for memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"jump_address\[2\]\", clock pin = \"clk\") is 6.646 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.321 ns + Longest pin memory " "Info: + Longest pin to memory delay is 9.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns jump_address\[2\] 1 PIN PIN_AE5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_AE5; Fanout = 2; PIN Node = 'jump_address\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[2] } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -16 -24 160 0 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.788 ns) + CELL(0.438 ns) 7.096 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[2\]~6 2 COMB LCCOMB_X2_Y27_N28 1 " "Info: 2: + IC(5.788 ns) + CELL(0.438 ns) = 7.096 ns; Loc. = LCCOMB_X2_Y27_N28; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[2\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.226 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.420 ns) 7.964 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[2\]~7 3 COMB LCCOMB_X3_Y27_N16 2 " "Info: 3: + IC(0.448 ns) + CELL(0.420 ns) = 7.964 ns; Loc. = LCCOMB_X3_Y27_N16; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[2\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.868 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.142 ns) 9.321 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2 4 MEM M4K_X13_Y27 8 " "Info: 4: + IC(1.215 ns) + CELL(0.142 ns) = 9.321 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.870 ns ( 20.06 % ) " "Info: Total cell delay = 1.870 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.451 ns ( 79.94 % ) " "Info: Total interconnect delay = 7.451 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.321 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.321 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.788ns 0.448ns 1.215ns } { 0.000ns 0.870ns 0.438ns 0.420ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.710 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.661 ns) 2.710 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X13_Y27 8 " "Info: 3: + IC(0.932 ns) + CELL(0.661 ns) = 2.710 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.25 % ) " "Info: Total cell delay = 1.660 ns ( 61.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 38.75 % ) " "Info: Total interconnect delay = 1.050 ns ( 38.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.321 ns" { jump_address[2] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.321 ns" { jump_address[2] {} jump_address[2]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~6 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[2]~7 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 5.788ns 0.448ns 1.215ns } { 0.000ns 0.870ns 0.438ns 0.420ns 0.142ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 cout\[2\] lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 10.480 ns memory " "Info: tco from clock \"clk2\" to destination pin \"cout\[2\]\" through memory \"lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg\" is 10.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.731 ns + Longest memory " "Info: + Longest clock path from clock \"clk2\" to source memory is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk2 1 CLK PIN_P1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 1; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.112 ns clk2~clkctrl 2 COMB CLKCTRL_G1 29 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.112 ns; Loc. = CLKCTRL_G1; Fanout = 29; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 104 -8 160 120 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.661 ns) 2.731 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X13_Y24 8 " "Info: 3: + IC(0.958 ns) + CELL(0.661 ns) = 2.731 ns; Loc. = M4K_X13_Y24; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.78 % ) " "Info: Total cell delay = 1.660 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 39.22 % ) " "Info: Total interconnect delay = 1.071 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.540 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X13_Y24 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y24; Fanout = 8; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[2\] 2 MEM M4K_X13_Y24 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y24; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst5\|altsyncram:altsyncram_component\|altsyncram_rpa1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_rpa1.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_rpa1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.905 ns) + CELL(2.642 ns) 7.540 ns cout\[2\] 3 PIN PIN_T10 0 " "Info: 3: + IC(1.905 ns) + CELL(2.642 ns) = 7.540 ns; Loc. = PIN_T10; Fanout = 0; PIN Node = 'cout\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.547 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] cout[2] } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -184 856 1032 -168 "cout\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.635 ns ( 74.73 % ) " "Info: Total cell delay = 5.635 ns ( 74.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.905 ns ( 25.27 % ) " "Info: Total interconnect delay = 1.905 ns ( 25.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] cout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] {} cout[2] {} } { 0.000ns 0.000ns 1.905ns } { 0.000ns 2.993ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { clk2 clk2~clkctrl lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.113ns 0.958ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.540 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] cout[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.540 ns" { lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_dq0:inst5|altsyncram:altsyncram_component|altsyncram_rpa1:auto_generated|q_a[2] {} cout[2] {} } { 0.000ns 0.000ns 1.905ns } { 0.000ns 2.993ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "jump_address\[4\] PC\[4\] 12.822 ns Longest " "Info: Longest tpd from source pin \"jump_address\[4\]\" to destination pin \"PC\[4\]\" is 12.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns jump_address\[4\] 1 PIN PIN_G4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_G4; Fanout = 2; PIN Node = 'jump_address\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump_address[4] } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -16 -24 160 0 "jump_address\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.029 ns) + CELL(0.420 ns) 6.291 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~2 2 COMB LCCOMB_X2_Y27_N24 1 " "Info: 2: + IC(5.029 ns) + CELL(0.420 ns) = 6.291 ns; Loc. = LCCOMB_X2_Y27_N24; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.449 ns" { jump_address[4] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~2 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.420 ns) 7.145 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~3 3 COMB LCCOMB_X3_Y27_N20 2 " "Info: 3: + IC(0.434 ns) + CELL(0.420 ns) = 7.145 ns; Loc. = LCCOMB_X3_Y27_N20; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~2 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.909 ns) + CELL(2.768 ns) 12.822 ns PC\[4\] 4 PIN PIN_Y10 0 " "Info: 4: + IC(2.909 ns) + CELL(2.768 ns) = 12.822 ns; Loc. = PIN_Y10; Fanout = 0; PIN Node = 'PC\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.677 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 PC[4] } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 72 712 888 88 "PC\[5..0\]" "" } { -16 352 424 0 "PC\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.450 ns ( 34.71 % ) " "Info: Total cell delay = 4.450 ns ( 34.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.372 ns ( 65.29 % ) " "Info: Total interconnect delay = 8.372 ns ( 65.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.822 ns" { jump_address[4] lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~2 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 PC[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.822 ns" { jump_address[4] {} jump_address[4]~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~2 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[4]~3 {} PC[4] {} } { 0.000ns 0.000ns 5.029ns 0.434ns 2.909ns } { 0.000ns 0.842ns 0.420ns 0.420ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 aload clk -1.717 ns memory " "Info: th for memory \"lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"aload\", clock pin = \"clk\") is -1.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.710 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { -160 -8 160 -144 "clk" "" } { 0 408 425 16 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.661 ns) 2.710 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X13_Y27 8 " "Info: 3: + IC(0.932 ns) + CELL(0.661 ns) = 2.710 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.25 % ) " "Info: Total cell delay = 1.660 ns ( 61.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.050 ns ( 38.75 % ) " "Info: Total interconnect delay = 1.050 ns ( 38.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.661 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 4.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns aload 1 CLK PIN_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'aload'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { aload } "NODE_NAME" } } { "CPU_8bit.bdf" "" { Schematic "G:/mywork/CPU_8/CPU_8bit/CPU_8bit.bdf" { { 152 -8 160 168 "aload" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.150 ns) 2.616 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0 2 COMB LCCOMB_X3_Y27_N0 1 " "Info: 2: + IC(1.467 ns) + CELL(0.150 ns) = 2.616 ns; Loc. = LCCOMB_X3_Y27_N0; Fanout = 1; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.617 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 3.296 ns lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1 3 COMB LCCOMB_X3_Y27_N26 2 " "Info: 3: + IC(0.260 ns) + CELL(0.420 ns) = 3.296 ns; Loc. = LCCOMB_X3_Y27_N26; Fanout = 2; COMB Node = 'lpm_counter128:inst1\|lpm_counter:lpm_counter_component\|cntr_n1j:auto_generated\|safe_q\[5\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 } "NODE_NAME" } } { "db/cntr_n1j.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/cntr_n1j.tdf" 83 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.142 ns) 4.661 ns lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5 4 MEM M4K_X13_Y27 8 " "Info: 4: + IC(1.223 ns) + CELL(0.142 ns) = 4.661 ns; Loc. = M4K_X13_Y27; Fanout = 8; MEM Node = 'lpm_rom0:inst3\|altsyncram:altsyncram_component\|altsyncram_hg71:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_hg71.tdf" "" { Text "G:/mywork/CPU_8/CPU_8bit/db/altsyncram_hg71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 36.71 % ) " "Info: Total cell delay = 1.711 ns ( 36.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.950 ns ( 63.29 % ) " "Info: Total interconnect delay = 2.950 ns ( 63.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.467ns 0.260ns 1.223ns } { 0.000ns 0.999ns 0.150ns 0.420ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.710 ns" { clk clk~clkctrl lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.710 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.118ns 0.932ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.661 ns" { aload lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.661 ns" { aload {} aload~combout {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~0 {} lpm_counter128:inst1|lpm_counter:lpm_counter_component|cntr_n1j:auto_generated|safe_q[5]~1 {} lpm_rom0:inst3|altsyncram:altsyncram_component|altsyncram_hg71:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 1.467ns 0.260ns 1.223ns } { 0.000ns 0.999ns 0.150ns 0.420ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 21 10:04:11 2022 " "Info: Processing ended: Fri Oct 21 10:04:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
