{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460866999206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460866999208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 21:23:18 2016 " "Processing started: Sat Apr 16 21:23:18 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460866999208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460866999208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram_test_de1soc -c sram_test_de1soc " "Command: quartus_map --read_settings_files=on --write_settings_files=off sram_test_de1soc -c sram_test_de1soc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460866999208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460866999520 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(21) " "Verilog HDL warning at sram.v(21): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(24) " "Verilog HDL warning at sram.v(24): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(28) " "Verilog HDL warning at sram.v(28): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007197 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(30) " "Verilog HDL warning at sram.v(30): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460867007198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007198 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(38) " "Verilog HDL warning at sram_test_127_bit.v(38): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007199 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram_test_127_bit.v(40) " "Verilog HDL warning at sram_test_127_bit.v(40): extended using \"x\" or \"z\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1460867007199 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sram_test_127_bit.v(71) " "Verilog HDL information at sram_test_127_bit.v(71): always construct contains both blocking and non-blocking assignments" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1460867007200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_test_127_bit.v 2 2 " "Found 2 design units, including 2 entities, in source file sram_test_127_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram_test_127_bit " "Found entity 1: sram_test_127_bit" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460867007200 ""} { "Info" "ISGN_ENTITY_NAME" "2 div_clock " "Found entity 2: div_clock" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460867007200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram_test_127_bit " "Elaborating entity \"sram_test_127_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460867007219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 sram_test_127_bit.v(115) " "Verilog HDL assignment warning at sram_test_127_bit.v(115): truncated value with size 32 to match size of target (7)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460867007220 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_data sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"led_data\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007220 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cs sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"cs\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rw sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"rw\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"oe\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "value sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"value\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "biggerState sram_test_127_bit.v(71) " "Verilog HDL Always Construct warning at sram_test_127_bit.v(71): inferring latch(es) for variable \"biggerState\", which holds its previous value in one or more paths through the always construct" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007221 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "biggerState sram_test_127_bit.v(71) " "Inferred latch for \"biggerState\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 sram_test_127_bit.v(71) " "Inferred latch for \"state.10\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 sram_test_127_bit.v(71) " "Inferred latch for \"state.01\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 sram_test_127_bit.v(71) " "Inferred latch for \"state.00\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[0\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[0\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[1\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[1\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[2\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[2\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[3\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[3\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[4\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[4\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[5\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[5\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "value\[6\] sram_test_127_bit.v(71) " "Inferred latch for \"value\[6\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oe sram_test_127_bit.v(71) " "Inferred latch for \"oe\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rw sram_test_127_bit.v(71) " "Inferred latch for \"rw\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007222 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs sram_test_127_bit.v(71) " "Inferred latch for \"cs\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[0\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[1\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[2\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[3\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[4\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[5\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] sram_test_127_bit.v(71) " "Inferred latch for \"address\[6\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[0\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[0\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[1\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[1\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[2\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[2\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[3\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[3\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[4\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[4\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[5\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[5\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_data\[6\] sram_test_127_bit.v(71) " "Inferred latch for \"led_data\[6\]\" at sram_test_127_bit.v(71)" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007223 "|sram_test_127_bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_clock div_clock:clock_divider " "Elaborating entity \"div_clock\" for hierarchy \"div_clock:clock_divider\"" {  } { { "sram_test_127_bit.v" "clock_divider" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460867007239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "sram_test_127_bit.v" "memory" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460867007250 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cs sram.v(42) " "Verilog HDL Always Construct warning at sram.v(42): variable \"cs\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(43) " "Verilog HDL Always Construct warning at sram.v(43): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "data_bus sram.v(44) " "Verilog HDL Always Construct warning at sram.v(44): variable \"data_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rw sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"rw\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "oe sram.v(45) " "Verilog HDL Always Construct warning at sram.v(45): variable \"oe\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sram_mar_bus sram.v(46) " "Verilog HDL Always Construct warning at sram.v(46): variable \"sram_mar_bus\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mdr sram.v(41) " "Verilog HDL Always Construct warning at sram.v(41): inferring latch(es) for variable \"mdr\", which holds its previous value in one or more paths through the always construct" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[0\] sram.v(42) " "Inferred latch for \"mdr\[0\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[1\] sram.v(42) " "Inferred latch for \"mdr\[1\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[2\] sram.v(42) " "Inferred latch for \"mdr\[2\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[3\] sram.v(42) " "Inferred latch for \"mdr\[3\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[4\] sram.v(42) " "Inferred latch for \"mdr\[4\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007251 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[5\] sram.v(42) " "Inferred latch for \"mdr\[5\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[6\] sram.v(42) " "Inferred latch for \"mdr\[6\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[7\] sram.v(42) " "Inferred latch for \"mdr\[7\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[8\] sram.v(42) " "Inferred latch for \"mdr\[8\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[9\] sram.v(42) " "Inferred latch for \"mdr\[9\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[10\] sram.v(42) " "Inferred latch for \"mdr\[10\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[11\] sram.v(42) " "Inferred latch for \"mdr\[11\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[12\] sram.v(42) " "Inferred latch for \"mdr\[12\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[13\] sram.v(42) " "Inferred latch for \"mdr\[13\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[14\] sram.v(42) " "Inferred latch for \"mdr\[14\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mdr\[15\] sram.v(42) " "Inferred latch for \"mdr\[15\]\" at sram.v(42)" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867007252 "|sram_test_127_bit|sram:memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|memory " "RAM logic \"sram:memory\|memory\" is uninferred due to asynchronous read logic" {  } { { "sram.v" "memory" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1460867007530 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1460867007530 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[0\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[0\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[1\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[1\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[2\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[2\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[3\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[3\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[4\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[4\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[5\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[5\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[6\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[6\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[7\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[7\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[8\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[8\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[9\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[9\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|memory.raddr_b\[10\] " "Converted tri-state buffer \"sram:memory\|memory.raddr_b\[10\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[0\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[0\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[1\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[1\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[2\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[2\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[3\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[3\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[4\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[4\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[5\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[5\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[6\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[6\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[7\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[7\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[8\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[8\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[9\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[9\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[10\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[10\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[11\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[11\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[12\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[12\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[13\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[13\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[14\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[14\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sram:memory\|sram_data_bus\[15\] " "Converted tri-state buffer \"sram:memory\|sram_data_bus\[15\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 17 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1460867007531 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1460867007531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1460867011056 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[0\] LEDR\[0\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[0\]\" to the node \"LEDR\[0\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[1\] LEDR\[1\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[1\]\" to the node \"LEDR\[1\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[2\] LEDR\[2\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[2\]\" to the node \"LEDR\[2\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[3\] LEDR\[3\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[3\]\" to the node \"LEDR\[3\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[4\] LEDR\[4\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[4\]\" to the node \"LEDR\[4\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[5\] LEDR\[5\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[5\]\" to the node \"LEDR\[5\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "data_bus\[6\] LEDR\[6\] " "Removed fan-out from the always-disabled I/O buffer \"data_bus\[6\]\" to the node \"LEDR\[6\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 23 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1460867011063 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1460867011063 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[0\] LEDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[0\]\" to the node \"LEDR\[0\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[1\] LEDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[1\]\" to the node \"LEDR\[1\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[2\] LEDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[2\]\" to the node \"LEDR\[2\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[3\] LEDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[3\]\" to the node \"LEDR\[3\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[4\] LEDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[4\]\" to the node \"LEDR\[4\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[5\] LEDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[5\]\" to the node \"LEDR\[5\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "read_data\[6\] LEDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"read_data\[6\]\" to the node \"LEDR\[6\]\" into a wire" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 18 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1460867011063 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1460867011063 ""}
{ "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND_HDR" "" "Reduced the following open-drain buffers that are fed by GND" { { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[0\] LEDR\[0\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[0\]\" to the output pin \"LEDR\[0\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[1\] LEDR\[1\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[1\]\" to the output pin \"LEDR\[1\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[2\] LEDR\[2\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[2\]\" to the output pin \"LEDR\[2\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[3\] LEDR\[3\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[3\]\" to the output pin \"LEDR\[3\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[4\] LEDR\[4\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[4\]\" to the output pin \"LEDR\[4\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[5\] LEDR\[5\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[5\]\" to the output pin \"LEDR\[5\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""} { "Warning" "WMLS_OPT_CONVERTED_ALWAYS_ENABLED_OPNDRN_TO_GND" "sram:memory\|data_bus\[6\] LEDR\[6\] " "Reduced fanout from the always-enabled open-drain buffer \"sram:memory\|data_bus\[6\]\" to the output pin \"LEDR\[6\]\" to GND" {  } { { "sram.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram.v" 12 -1 0 } }  } 0 13031 "Reduced fanout from the always-enabled open-drain buffer \"%1!s!\" to the output pin \"%2!s!\" to GND" 0 0 "Design Software" 0 -1 1460867011064 ""}  } {  } 0 13030 "Reduced the following open-drain buffers that are fed by GND" 0 0 "Analysis & Synthesis" 0 -1 1460867011064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460867011068 "|sram_test_127_bit|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1460867011068 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18475 " "18475 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1460867011166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/output_files/sram_test_de1soc.map.smsg " "Generated suppressed messages file C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/output_files/sram_test_de1soc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867011543 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460867011766 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460867011766 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "sram_test_127_bit.v" "" { Text "C:/Users/adolfp/OneDrive/EE469/Lab2/Verilog/sram/sram_test_127_bit.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460867012193 "|sram_test_127_bit|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1460867012193 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23 " "Implemented 23 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460867012193 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460867012193 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460867012193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460867012234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 21:23:32 2016 " "Processing ended: Sat Apr 16 21:23:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460867012234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460867012234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460867012234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460867012234 ""}
