Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 12 17:19:30 2020
| Host         : LAPTOP-H7D3C67G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 26 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.321        0.000                      0                   61        0.047        0.000                      0                   61        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
XTAL_100MHz                   {0.000 5.000}      10.000          100.000         
  clkfbout_Clock_Generator    {0.000 35.000}     70.000          14.286          
  o_74MHz_Clock_Generator     {0.000 6.734}      13.468          74.248          
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
  clkfbout_Clock_Generator_1  {0.000 35.000}     70.000          14.286          
  o_74MHz_Clock_Generator_1   {0.000 6.734}      13.468          74.248          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
XTAL_100MHz                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_Clock_Generator                                                                                                                                                     30.000        0.000                       0                     3  
  o_74MHz_Clock_Generator           9.321        0.000                      0                   61        0.266        0.000                      0                   61        6.234        0.000                       0                    28  
sys_clk_pin                                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout_Clock_Generator_1                                                                                                                                                   30.000        0.000                       0                     3  
  o_74MHz_Clock_Generator_1         9.323        0.000                      0                   61        0.266        0.000                      0                   61        6.234        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
o_74MHz_Clock_Generator_1  o_74MHz_Clock_Generator          9.321        0.000                      0                   61        0.047        0.000                      0                   61  
o_74MHz_Clock_Generator    o_74MHz_Clock_Generator_1        9.321        0.000                      0                   61        0.047        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  XTAL_100MHz
  To Clock:  XTAL_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         XTAL_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { XTAL_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clock_Generator
  To Clock:  clkfbout_Clock_Generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clock_Generator
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { Clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y1    Clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_74MHz_Clock_Generator
  To Clock:  o_74MHz_Clock_Generator

Setup :            0  Failing Endpoints,  Worst Slack        9.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  VGA_Driver/h_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    VGA_Driver/data0[7]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  VGA_Driver/h_cntr_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.304    VGA_Driver/h_cntr_reg_n_0_[11]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  VGA_Driver/h_cntr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    VGA_Driver/data0[11]
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134    -0.460    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.646%)  route 0.137ns (33.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  VGA_Driver/h_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    VGA_Driver/data0[3]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.462    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  VGA_Driver/v_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    VGA_Driver/v_cntr_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.490    VGA_Driver/v_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  VGA_Driver/v_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    VGA_Driver/v_cntr_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.489    VGA_Driver/v_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.160 r  VGA_Driver/h_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    VGA_Driver/data0[8]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  VGA_Driver/v_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Driver/v_cntr_reg[4]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.490    VGA_Driver/v_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.331%)  route 0.137ns (30.669%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.149 r  VGA_Driver/h_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    VGA_Driver/data0[4]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.462    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  VGA_Driver/v_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    VGA_Driver/v_cntr_reg[8]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.489    VGA_Driver/v_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[5]/Q
                         net (fo=3, routed)           0.182    -0.250    VGA_Driver/h_cntr_reg_n_0_[5]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  VGA_Driver/h_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    VGA_Driver/data0[5]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_74MHz_Clock_Generator
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    Clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X3Y28      VGA_Driver/HSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X1Y28      VGA_Driver/VSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y30      VGA_Driver/h_cntr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y30      VGA_Driver/h_cntr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y30      VGA_Driver/h_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y30      VGA_Driver/h_cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { XTAL_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clock_Generator_1
  To Clock:  clkfbout_Clock_Generator_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       30.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clock_Generator_1
Waveform(ns):       { 0.000 35.000 }
Period(ns):         70.000
Sources:            { Clocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         70.000      67.845     BUFGCTRL_X0Y1    Clocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         70.000      68.751     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       70.000      30.000     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       70.000      143.360    MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  o_74MHz_Clock_Generator_1
  To Clock:  o_74MHz_Clock_Generator_1

Setup :            0  Failing Endpoints,  Worst Slack        9.323ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.323ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.323    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.217    12.341    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.609    VGA_Driver/h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.217    12.341    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.609    VGA_Driver/h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.217    12.341    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.609    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.336ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.217    12.341    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.609    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.609    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.336    

Slack (MET) :             9.443ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.443    

Slack (MET) :             9.443ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.443    

Slack (MET) :             9.443ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.429ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.217    12.342    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.610    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.610    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  VGA_Driver/h_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    VGA_Driver/data0[7]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  VGA_Driver/h_cntr_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.304    VGA_Driver/h_cntr_reg_n_0_[11]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  VGA_Driver/h_cntr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    VGA_Driver/data0[11]
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134    -0.460    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.646%)  route 0.137ns (33.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  VGA_Driver/h_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    VGA_Driver/data0[3]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.462    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  VGA_Driver/v_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    VGA_Driver/v_cntr_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.490    VGA_Driver/v_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  VGA_Driver/v_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    VGA_Driver/v_cntr_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.489    VGA_Driver/v_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.160 r  VGA_Driver/h_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    VGA_Driver/data0[8]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  VGA_Driver/v_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Driver/v_cntr_reg[4]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.490    VGA_Driver/v_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.331%)  route 0.137ns (30.669%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.149 r  VGA_Driver/h_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    VGA_Driver/data0[4]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.462    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  VGA_Driver/v_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    VGA_Driver/v_cntr_reg[8]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.489    VGA_Driver/v_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[5]/Q
                         net (fo=3, routed)           0.182    -0.250    VGA_Driver/h_cntr_reg_n_0_[5]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  VGA_Driver/h_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    VGA_Driver/data0[5]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.461    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         o_74MHz_Clock_Generator_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Clocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    Clocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X3Y28      VGA_Driver/HSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X1Y28      VGA_Driver/VSync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y30      VGA_Driver/h_cntr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y30      VGA_Driver/h_cntr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.468      12.468     SLICE_X2Y28      VGA_Driver/h_cntr_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  Clocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y30      VGA_Driver/h_cntr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y30      VGA_Driver/h_cntr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/HSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X1Y28      VGA_Driver/VSync_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X3Y28      VGA_Driver/h_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X2Y28      VGA_Driver/h_cntr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X0Y28      VGA_Driver/v_cntr_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  o_74MHz_Clock_Generator_1
  To Clock:  o_74MHz_Clock_Generator

Setup :            0  Failing Endpoints,  Worst Slack        9.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator rise@13.468ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  VGA_Driver/h_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    VGA_Driver/data0[7]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  VGA_Driver/h_cntr_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.304    VGA_Driver/h_cntr_reg_n_0_[11]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  VGA_Driver/h_cntr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    VGA_Driver/data0[11]
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134    -0.241    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.646%)  route 0.137ns (33.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  VGA_Driver/h_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    VGA_Driver/data0[3]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.219    -0.377    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.243    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  VGA_Driver/v_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    VGA_Driver/v_cntr_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.271    VGA_Driver/v_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  VGA_Driver/v_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    VGA_Driver/v_cntr_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.270    VGA_Driver/v_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.160 r  VGA_Driver/h_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    VGA_Driver/data0[8]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  VGA_Driver/v_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Driver/v_cntr_reg[4]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.271    VGA_Driver/v_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.331%)  route 0.137ns (30.669%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.149 r  VGA_Driver/h_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    VGA_Driver/data0[4]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.219    -0.377    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.243    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  VGA_Driver/v_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    VGA_Driver/v_cntr_reg[8]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.270    VGA_Driver/v_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator rise@0.000ns - o_74MHz_Clock_Generator_1 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[5]/Q
                         net (fo=3, routed)           0.182    -0.250    VGA_Driver/h_cntr_reg_n_0_[5]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  VGA_Driver/h_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    VGA_Driver/data0[5]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  o_74MHz_Clock_Generator
  To Clock:  o_74MHz_Clock_Generator_1

Setup :            0  Failing Endpoints,  Worst Slack        9.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.321ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.791ns (24.929%)  route 2.382ns (75.071%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.625    -0.887    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.518    -0.369 f  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.857     0.488    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.124     0.612 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.444    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.593 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.694     2.287    VGA_Driver/v_cntr
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[9]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.287    
  -------------------------------------------------------------------
                         slack                                  9.321    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[1]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[2]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.334ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.791ns (25.044%)  route 2.367ns (74.956%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 11.980 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.658     2.273    VGA_Driver/v_cntr
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.507    11.980    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.578    12.558    
                         clock uncertainty           -0.219    12.339    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.732    11.607    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.607    
                         arrival time                          -2.273    
  -------------------------------------------------------------------
                         slack                                  9.334    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[6]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    

Slack (MET) :             9.441ns  (required time - arrival time)
  Source:                 VGA_Driver/h_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (o_74MHz_Clock_Generator_1 rise@13.468ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 0.791ns (25.917%)  route 2.261ns (74.083%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 11.981 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.886ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.626    -0.886    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.518    -0.368 r  VGA_Driver/h_cntr_reg[10]/Q
                         net (fo=4, routed)           0.878     0.510    VGA_Driver/h_cntr_reg_n_0_[10]
    SLICE_X3Y29          LUT5 (Prop_lut5_I2_O)        0.124     0.634 f  VGA_Driver/h_cntr[11]_i_3/O
                         net (fo=3, routed)           0.832     1.466    VGA_Driver/h_cntr[11]_i_3_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.149     1.615 r  VGA_Driver/h_cntr[11]_i_1/O
                         net (fo=23, routed)          0.552     2.167    VGA_Driver/v_cntr
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                     13.468    13.468 r  
    W5                                                0.000    13.468 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000    13.468    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         1.388    14.856 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.018    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     8.801 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    10.382    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.473 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          1.508    11.981    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.578    12.559    
                         clock uncertainty           -0.219    12.340    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.732    11.608    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.608    
                         arrival time                          -2.167    
  -------------------------------------------------------------------
                         slack                                  9.441    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  VGA_Driver/h_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    VGA_Driver/data0[7]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  VGA_Driver/h_cntr_reg[11]/Q
                         net (fo=4, routed)           0.127    -0.304    VGA_Driver/h_cntr_reg_n_0_[11]
    SLICE_X2Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  VGA_Driver/h_cntr_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.194    VGA_Driver/data0[11]
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X2Y30          FDRE                                         r  VGA_Driver/h_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.134    -0.241    VGA_Driver/h_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.646%)  route 0.137ns (33.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.185 r  VGA_Driver/h_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.185    VGA_Driver/data0[3]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.219    -0.377    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.243    VGA_Driver/h_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.210 r  VGA_Driver/v_cntr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.210    VGA_Driver/v_cntr_reg[4]_i_1_n_5
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.271    VGA_Driver/v_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.209 r  VGA_Driver/v_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.209    VGA_Driver/v_cntr_reg[8]_i_1_n_5
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.270    VGA_Driver/v_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[7]/Q
                         net (fo=3, routed)           0.126    -0.306    VGA_Driver/h_cntr_reg_n_0_[7]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.160 r  VGA_Driver/h_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.160    VGA_Driver/data0[8]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[8]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  VGA_Driver/v_cntr_reg[6]/Q
                         net (fo=3, routed)           0.133    -0.321    VGA_Driver/v_cntr_reg[6]
    SLICE_X0Y29          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.177 r  VGA_Driver/v_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    VGA_Driver/v_cntr_reg[4]_i_1_n_4
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X0Y29          FDRE                                         r  VGA_Driver/v_cntr_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X0Y29          FDRE (Hold_fdre_C_D)         0.105    -0.271    VGA_Driver/v_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.310ns (69.331%)  route 0.137ns (30.669%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.585    -0.596    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  VGA_Driver/h_cntr_reg[3]/Q
                         net (fo=4, routed)           0.137    -0.295    VGA_Driver/h_cntr_reg_n_0_[3]
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.149 r  VGA_Driver/h_cntr_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.149    VGA_Driver/data0[4]
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.854    -0.836    VGA_Driver/o_74MHz
    SLICE_X2Y28          FDRE                                         r  VGA_Driver/h_cntr_reg[4]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.219    -0.377    
    SLICE_X2Y28          FDRE (Hold_fdre_C_D)         0.134    -0.243    VGA_Driver/h_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 VGA_Driver/v_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/v_cntr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.587    -0.594    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  VGA_Driver/v_cntr_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.320    VGA_Driver/v_cntr_reg[10]
    SLICE_X0Y30          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.176 r  VGA_Driver/v_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.176    VGA_Driver/v_cntr_reg[8]_i_1_n_4
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856    -0.834    VGA_Driver/o_74MHz
    SLICE_X0Y30          FDRE                                         r  VGA_Driver/v_cntr_reg[11]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.219    -0.375    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.105    -0.270    VGA_Driver/v_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 VGA_Driver/h_cntr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            VGA_Driver/h_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by o_74MHz_Clock_Generator_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             o_74MHz_Clock_Generator_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (o_74MHz_Clock_Generator_1 rise@0.000ns - o_74MHz_Clock_Generator rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.279ns (60.574%)  route 0.182ns (39.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.219ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.433ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock o_74MHz_Clock_Generator rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.586    -0.595    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  VGA_Driver/h_cntr_reg[5]/Q
                         net (fo=3, routed)           0.182    -0.250    VGA_Driver/h_cntr_reg_n_0_[5]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.135 r  VGA_Driver/h_cntr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.135    VGA_Driver/data0[5]
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock o_74MHz_Clock_Generator_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  XTAL_100MHz (IN)
                         net (fo=0)                   0.000     0.000    Clocking/inst/i_XTAL
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clocking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Clocking/inst/i_XTAL_Clock_Generator
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Clocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Clocking/inst/o_74MHz_Clock_Generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Clocking/inst/clkout1_buf/O
                         net (fo=26, routed)          0.855    -0.835    VGA_Driver/o_74MHz
    SLICE_X2Y29          FDRE                                         r  VGA_Driver/h_cntr_reg[5]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.219    -0.376    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.134    -0.242    VGA_Driver/h_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.107    





