{"abstract":[{"text":"Unsigned type (","type":"text"},{"type":"codeVoice","code":"unsigned"},{"text":").","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/rangedtype\/unsigned(size:)"]}],"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"languages":["swift"],"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"unsigned"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize"},{"kind":"text","text":")"}]}]}],"schemaVersion":{"major":0,"minor":3,"patch":0},"sections":[],"metadata":{"roleHeading":"Case","symbolKind":"case","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"unsigned"},{"kind":"text","text":"("},{"kind":"externalParam","text":"size"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","kind":"typeIdentifier","text":"VectorSize"},{"kind":"text","text":")"}],"modules":[{"name":"VHDLParsing"}],"title":"RangedType.unsigned(size:)","externalID":"s:11VHDLParsing10RangedTypeO8unsignedyAcA10VectorSizeO_tcACmF","role":"symbol"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType"]]},"identifier":{"url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/unsigned(size:)","interfaceLanguage":"swift"},"kind":"symbol","references":{"doc://VHDLParsing/documentation/VHDLParsing/RangedType/unsigned(size:)":{"title":"RangedType.unsigned(size:)","abstract":[{"text":"Unsigned type (","type":"text"},{"type":"codeVoice","code":"unsigned"},{"text":").","type":"text"}],"role":"symbol","fragments":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"unsigned"},{"text":"(","kind":"text"},{"text":"size","kind":"externalParam"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing10VectorSizeO","text":"VectorSize","kind":"typeIdentifier"},{"text":")","kind":"text"}],"url":"\/documentation\/vhdlparsing\/rangedtype\/unsigned(size:)","type":"topic","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType\/unsigned(size:)","kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VectorSize":{"fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"VectorSize","kind":"identifier"}],"kind":"symbol","navigatorTitle":[{"text":"VectorSize","kind":"identifier"}],"type":"topic","title":"VectorSize","role":"symbol","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VectorSize","abstract":[{"text":"A type for representing VHDL vector sizes.","type":"text"}],"url":"\/documentation\/vhdlparsing\/vectorsize"},"doc://VHDLParsing/documentation/VHDLParsing/RangedType":{"title":"RangedType","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/RangedType","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"RangedType","kind":"identifier"}],"abstract":[{"type":"emphasis","inlineContent":[{"text":"VHDL","type":"text"}]},{"text":" types that are bounded within a specific range.","type":"text"}],"role":"symbol","navigatorTitle":[{"text":"RangedType","kind":"identifier"}],"kind":"symbol","url":"\/documentation\/vhdlparsing\/rangedtype","type":"topic"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}