//  $Id: $
//  $Revision: $
//  $Date: $
//  $Author: $
//  Automatically generated by register_slave.pl version 45c456a
//
// Base address of each register
`define lcl_COUNTER_ALL_APB_REG_INTR_STATUS_ADDR 11'h 0
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_STATUS_ADDR 11'h 1
`define lcl_COUNTER_ALL_APB_REG_INTR_CLR_ADDR 11'h 2
`define lcl_COUNTER_ALL_APB_REG_INTR_SET_ADDR 11'h 3
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_SET_ADDR 11'h 4
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_CLR_ADDR 11'h 5
`define lcl_COUNTER_ALL_APB_REG_INTR_SRESET_ADDR 11'h 6
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_ADDR 11'h 10
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_ADDR 11'h 11
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_ADDR 11'h 12
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_ADDR 11'h 13
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_ADDR 11'h 20
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_ADDR 11'h 21
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_ADDR 11'h 22
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_ADDR 11'h 23
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C0_ADDR 11'h 24
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_ADDR 11'h 25
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C0_ADDR 11'h 26
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_ADDR 11'h 27
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C0_ADDR 11'h 28
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C0_ADDR 11'h 29
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C0_ADDR 11'h 2A
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C0_ADDR 11'h 2B
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_ADDR 11'h 2C
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_ADDR 11'h 2D
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_ADDR 11'h 2E
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_ADDR 11'h 2F
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_ADDR 11'h 30
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_ADDR 11'h 31
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_ADDR 11'h 32
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_ADDR 11'h 33
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_ADDR 11'h 34
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_ADDR 11'h 36
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_ADDR 11'h 37
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_ADDR 11'h 38
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_ADDR 11'h 39
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_ADDR 11'h 3A
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_ADDR 11'h 3B
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_ADDR 11'h 3C
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_ADDR 11'h 3D
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_ADDR 11'h 3E
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_ADDR 11'h 3F
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_ADDR 11'h 40
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_ADDR 11'h 41
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_ADDR 11'h 42
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_ADDR 11'h 43
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_ADDR 11'h 44
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_ADDR 11'h 60
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_ADDR 11'h 61
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_ADDR 11'h 62
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_ADDR 11'h 63
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C1_ADDR 11'h 64
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_ADDR 11'h 65
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C1_ADDR 11'h 66
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_ADDR 11'h 67
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C1_ADDR 11'h 68
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C1_ADDR 11'h 69
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C1_ADDR 11'h 6A
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C1_ADDR 11'h 6B
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_ADDR 11'h 6C
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_ADDR 11'h 6D
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_ADDR 11'h 6E
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_ADDR 11'h 6F
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_ADDR 11'h 70
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_ADDR 11'h 71
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_ADDR 11'h 72
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_ADDR 11'h 73
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_ADDR 11'h 74
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_ADDR 11'h 76
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_ADDR 11'h 77
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_ADDR 11'h 78
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_ADDR 11'h 79
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_ADDR 11'h 7A
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_ADDR 11'h 7B
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_ADDR 11'h 7C
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_ADDR 11'h 7D
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_ADDR 11'h 7E
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_ADDR 11'h 7F
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_ADDR 11'h 80
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_ADDR 11'h 81
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_ADDR 11'h 82
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_ADDR 11'h 83
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_ADDR 11'h 84
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_ADDR 11'h A0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_ADDR 11'h A1
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_ADDR 11'h A2
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_ADDR 11'h A3
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C2_ADDR 11'h A4
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_ADDR 11'h A5
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C2_ADDR 11'h A6
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_ADDR 11'h A7
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C2_ADDR 11'h A8
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C2_ADDR 11'h A9
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C2_ADDR 11'h AA
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C2_ADDR 11'h AB
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_ADDR 11'h AC
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_ADDR 11'h AD
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_ADDR 11'h AE
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_ADDR 11'h AF
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_ADDR 11'h B0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_ADDR 11'h B1
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_ADDR 11'h B2
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_ADDR 11'h B3
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_ADDR 11'h B4
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_ADDR 11'h B6
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_ADDR 11'h B7
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_ADDR 11'h B8
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_ADDR 11'h B9
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_ADDR 11'h BA
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_ADDR 11'h BB
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_ADDR 11'h BC
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_ADDR 11'h BD
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_ADDR 11'h BE
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_ADDR 11'h BF
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_ADDR 11'h C0
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_ADDR 11'h C1
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_ADDR 11'h C2
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_ADDR 11'h C3
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_ADDR 11'h C4
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_ADDR 11'h E0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_ADDR 11'h E1
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_ADDR 11'h E2
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_ADDR 11'h E3
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C3_ADDR 11'h E4
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_ADDR 11'h E5
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C3_ADDR 11'h E6
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_ADDR 11'h E7
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C3_ADDR 11'h E8
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C3_ADDR 11'h E9
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C3_ADDR 11'h EA
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C3_ADDR 11'h EB
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_ADDR 11'h EC
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_ADDR 11'h ED
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_ADDR 11'h EE
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_ADDR 11'h EF
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_ADDR 11'h F0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_ADDR 11'h F1
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_ADDR 11'h F2
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_ADDR 11'h F3
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_ADDR 11'h F4
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_ADDR 11'h F6
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_ADDR 11'h F7
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_ADDR 11'h F8
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_ADDR 11'h F9
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_ADDR 11'h FA
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_ADDR 11'h FB
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_ADDR 11'h FC
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_ADDR 11'h FD
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_ADDR 11'h FE
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_ADDR 11'h FF
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_ADDR 11'h 100
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_ADDR 11'h 101
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_ADDR 11'h 102
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_ADDR 11'h 103
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_ADDR 11'h 104

// ABSOLUTE Base address of each register
`define COUNTER_ALL_APB_REG_INTR_STATUS_ADDR 'h 44120000
`define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_ADDR 'h 44120004
`define COUNTER_ALL_APB_REG_INTR_CLR_ADDR 'h 44120008
`define COUNTER_ALL_APB_REG_INTR_SET_ADDR 'h 4412000C
`define COUNTER_ALL_APB_REG_INTR_MASK_SET_ADDR 'h 44120010
`define COUNTER_ALL_APB_REG_INTR_MASK_CLR_ADDR 'h 44120014
`define COUNTER_ALL_APB_REG_INTR_SRESET_ADDR 'h 44120018
`define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_ADDR 'h 44120040
`define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_ADDR 'h 44120044
`define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_ADDR 'h 44120048
`define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_ADDR 'h 4412004C
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_ADDR 'h 44120080
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_ADDR 'h 44120084
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_ADDR 'h 44120088
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_ADDR 'h 4412008C
`define COUNTER_ALL_APB_REG_ENABLE_C0_ADDR 'h 44120090
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_ADDR 'h 44120094
`define COUNTER_ALL_APB_REG_MUX_SEL_C0_ADDR 'h 44120098
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_ADDR 'h 4412009C
`define COUNTER_ALL_APB_REG_SNAP_STATUS_C0_ADDR 'h 441200A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_ADDR 'h 441200A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C0_ADDR 'h 441200A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C0_ADDR 'h 441200AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_ADDR 'h 441200B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_ADDR 'h 441200B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_ADDR 'h 441200B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_ADDR 'h 441200BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_ADDR 'h 441200C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_ADDR 'h 441200C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_ADDR 'h 441200C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_ADDR 'h 441200CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_ADDR 'h 441200D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_ADDR 'h 441200D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_ADDR 'h 441200DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_ADDR 'h 441200E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_ADDR 'h 441200E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_ADDR 'h 441200E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_ADDR 'h 441200EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_ADDR 'h 441200F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_ADDR 'h 441200F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_ADDR 'h 441200F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_ADDR 'h 441200FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_ADDR 'h 44120100
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_ADDR 'h 44120104
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_ADDR 'h 44120108
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_ADDR 'h 4412010C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_ADDR 'h 44120110
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_ADDR 'h 44120180
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_ADDR 'h 44120184
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_ADDR 'h 44120188
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_ADDR 'h 4412018C
`define COUNTER_ALL_APB_REG_ENABLE_C1_ADDR 'h 44120190
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_ADDR 'h 44120194
`define COUNTER_ALL_APB_REG_MUX_SEL_C1_ADDR 'h 44120198
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_ADDR 'h 4412019C
`define COUNTER_ALL_APB_REG_SNAP_STATUS_C1_ADDR 'h 441201A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_ADDR 'h 441201A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C1_ADDR 'h 441201A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C1_ADDR 'h 441201AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_ADDR 'h 441201B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_ADDR 'h 441201B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_ADDR 'h 441201B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_ADDR 'h 441201BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_ADDR 'h 441201C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_ADDR 'h 441201C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_ADDR 'h 441201C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_ADDR 'h 441201CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_ADDR 'h 441201D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_ADDR 'h 441201D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_ADDR 'h 441201DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_ADDR 'h 441201E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_ADDR 'h 441201E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_ADDR 'h 441201E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_ADDR 'h 441201EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_ADDR 'h 441201F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_ADDR 'h 441201F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_ADDR 'h 441201F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_ADDR 'h 441201FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_ADDR 'h 44120200
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_ADDR 'h 44120204
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_ADDR 'h 44120208
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_ADDR 'h 4412020C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_ADDR 'h 44120210
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_ADDR 'h 44120280
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_ADDR 'h 44120284
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_ADDR 'h 44120288
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_ADDR 'h 4412028C
`define COUNTER_ALL_APB_REG_ENABLE_C2_ADDR 'h 44120290
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_ADDR 'h 44120294
`define COUNTER_ALL_APB_REG_MUX_SEL_C2_ADDR 'h 44120298
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_ADDR 'h 4412029C
`define COUNTER_ALL_APB_REG_SNAP_STATUS_C2_ADDR 'h 441202A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_ADDR 'h 441202A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C2_ADDR 'h 441202A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C2_ADDR 'h 441202AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_ADDR 'h 441202B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_ADDR 'h 441202B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_ADDR 'h 441202B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_ADDR 'h 441202BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_ADDR 'h 441202C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_ADDR 'h 441202C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_ADDR 'h 441202C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_ADDR 'h 441202CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_ADDR 'h 441202D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_ADDR 'h 441202D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_ADDR 'h 441202DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_ADDR 'h 441202E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_ADDR 'h 441202E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_ADDR 'h 441202E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_ADDR 'h 441202EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_ADDR 'h 441202F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_ADDR 'h 441202F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_ADDR 'h 441202F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_ADDR 'h 441202FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_ADDR 'h 44120300
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_ADDR 'h 44120304
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_ADDR 'h 44120308
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_ADDR 'h 4412030C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_ADDR 'h 44120310
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_ADDR 'h 44120380
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_ADDR 'h 44120384
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_ADDR 'h 44120388
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_ADDR 'h 4412038C
`define COUNTER_ALL_APB_REG_ENABLE_C3_ADDR 'h 44120390
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_ADDR 'h 44120394
`define COUNTER_ALL_APB_REG_MUX_SEL_C3_ADDR 'h 44120398
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_ADDR 'h 4412039C
`define COUNTER_ALL_APB_REG_SNAP_STATUS_C3_ADDR 'h 441203A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_ADDR 'h 441203A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C3_ADDR 'h 441203A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C3_ADDR 'h 441203AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_ADDR 'h 441203B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_ADDR 'h 441203B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_ADDR 'h 441203B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_ADDR 'h 441203BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_ADDR 'h 441203C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_ADDR 'h 441203C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_ADDR 'h 441203C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_ADDR 'h 441203CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_ADDR 'h 441203D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_ADDR 'h 441203D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_ADDR 'h 441203DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_ADDR 'h 441203E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_ADDR 'h 441203E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_ADDR 'h 441203E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_ADDR 'h 441203EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_ADDR 'h 441203F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_ADDR 'h 441203F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_ADDR 'h 441203F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_ADDR 'h 441203FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_ADDR 'h 44120400
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_ADDR 'h 44120404
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_ADDR 'h 44120408
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_ADDR 'h 4412040C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_ADDR 'h 44120410

// Reset values for each register
`define lcl_COUNTER_ALL_APB_REG_INTR_STATUS_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_STATUS_RST 32'h 00000001
`define lcl_COUNTER_ALL_APB_REG_INTR_CLR_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_INTR_SET_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_SET_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_INTR_MASK_CLR_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_INTR_SRESET_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C0_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_RST 8'h 00
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C0_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_RST 30'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C0_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C0_RST 17'h 00000
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C0_RST 3'h 0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_RST 25'h 0000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C1_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_RST 8'h 00
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C1_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_RST 30'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C1_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C1_RST 17'h 00000
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C1_RST 3'h 0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_RST 25'h 0000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C2_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_RST 8'h 00
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C2_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_RST 30'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C2_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C2_RST 17'h 00000
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C2_RST 3'h 0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_RST 25'h 0000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_ENABLE_C3_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_RST 8'h 00
`define lcl_COUNTER_ALL_APB_REG_MUX_SEL_C3_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_RST 30'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SNAP_STATUS_C3_RST 4'h 0
`define lcl_COUNTER_ALL_APB_REG_CTRL_SNAP_C3_RST 17'h 00000
`define lcl_COUNTER_ALL_APB_REG_SHADOW_REG_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_MODE_SEL_C3_RST 3'h 0
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_RST 6'h 00
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_RST 16'h 0000
`define lcl_COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_RST 25'h 0000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_RST 1'h 0
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_RST 5'h 00
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_RST 32'h 00000000
`define lcl_COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_RST 32'h 00000000

// Field locations within each register
`define COUNTER_ALL_APB_REG_intr_status_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_status_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_status_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_status_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_clr_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_clr_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_set_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_set_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_set_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_set_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_clr_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_clr_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_sreset_RANGE 0:0
`define COUNTER_ALL_APB_REG_intr_sreset_o_intrctrl_sreset_RANGE 0
`define COUNTER_ALL_APB_REG_intr_sreset_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_start_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_start_trigger_o_global_start_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_start_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_stop_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_stop_trigger_o_global_stop_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_stop_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_clear_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_clear_trigger_o_global_clear_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_clear_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_reset_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_reset_trigger_o_global_reset_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_reset_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_o_single_start_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_o_single_stop_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_o_single_clear_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_o_single_reset_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c0_o_enable_c0_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c0_o_clk_ctrl_c0_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c0_o_soft_trigger_ctrl_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_o_mux_sel_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_start_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_start_c0_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_stop_c0_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_stop_c0_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_din0_c0_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_din0_c0_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_din1_c0_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_din1_c0_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_snap_status_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c0_i_snap_status_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c0_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_RANGE 16:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_o_ctrl_snap_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_o_clear_snap_c0_RANGE 16
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_dummy_field_RANGE 23:17
`define COUNTER_ALL_APB_REG_shadow_reg_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c0_i_shadow_reg_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_o_mode_sel_c0_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_o_target_reg_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c0_o_target_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c0_o_target_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c0_o_target_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c0_o_target_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c0_o_target_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c0_o_target_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_i_capture_reg_status_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_o_capture_reg_overflow_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c0_i_capture_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c0_i_capture_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c0_i_capture_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c0_i_capture_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c0_i_capture_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c0_i_capture_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c0_o_switch_mode_onebit_cnts_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_waveform_mode_cnts_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_capture_mode_cnts_c0_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_waveform_mode_automatic_sw_c0_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_capture_mode_automatic_sw_c0_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_o_shiftmode_ctrl_c0_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_o_shiftout_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c0_o_shiftout_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_o_shiftout_data_valid_c0_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_o_shiftin_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c0_i_shiftin_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c0_i_shiftin_databits_updated_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_o_single_start_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_o_single_stop_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_o_single_clear_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_o_single_reset_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c1_o_enable_c1_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c1_o_clk_ctrl_c1_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c1_o_soft_trigger_ctrl_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_o_mux_sel_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_start_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_start_c1_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_stop_c1_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_stop_c1_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_din0_c1_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_din0_c1_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_din1_c1_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_din1_c1_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_snap_status_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c1_i_snap_status_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c1_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_RANGE 16:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_o_ctrl_snap_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_o_clear_snap_c1_RANGE 16
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_dummy_field_RANGE 23:17
`define COUNTER_ALL_APB_REG_shadow_reg_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c1_i_shadow_reg_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_o_mode_sel_c1_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_o_target_reg_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c1_o_target_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c1_o_target_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c1_o_target_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c1_o_target_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c1_o_target_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c1_o_target_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_i_capture_reg_status_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_o_capture_reg_overflow_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c1_i_capture_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c1_i_capture_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c1_i_capture_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c1_i_capture_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c1_i_capture_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c1_i_capture_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c1_o_switch_mode_onebit_cnts_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_waveform_mode_cnts_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_capture_mode_cnts_c1_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_waveform_mode_automatic_sw_c1_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_capture_mode_automatic_sw_c1_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_o_shiftmode_ctrl_c1_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_o_shiftout_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c1_o_shiftout_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_o_shiftout_data_valid_c1_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_o_shiftin_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c1_i_shiftin_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c1_i_shiftin_databits_updated_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_o_single_start_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_o_single_stop_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_o_single_clear_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_o_single_reset_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c2_o_enable_c2_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c2_o_clk_ctrl_c2_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c2_o_soft_trigger_ctrl_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_o_mux_sel_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_start_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_start_c2_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_stop_c2_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_stop_c2_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_din0_c2_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_din0_c2_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_din1_c2_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_din1_c2_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_snap_status_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c2_i_snap_status_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c2_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_RANGE 16:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_o_ctrl_snap_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_o_clear_snap_c2_RANGE 16
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_dummy_field_RANGE 23:17
`define COUNTER_ALL_APB_REG_shadow_reg_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c2_i_shadow_reg_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_o_mode_sel_c2_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_o_target_reg_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c2_o_target_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c2_o_target_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c2_o_target_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c2_o_target_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c2_o_target_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c2_o_target_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_i_capture_reg_status_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_o_capture_reg_overflow_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c2_i_capture_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c2_i_capture_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c2_i_capture_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c2_i_capture_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c2_i_capture_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c2_i_capture_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c2_o_switch_mode_onebit_cnts_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_waveform_mode_cnts_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_capture_mode_cnts_c2_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_waveform_mode_automatic_sw_c2_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_capture_mode_automatic_sw_c2_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_o_shiftmode_ctrl_c2_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_o_shiftout_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c2_o_shiftout_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_o_shiftout_data_valid_c2_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_o_shiftin_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c2_i_shiftin_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c2_i_shiftin_databits_updated_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_o_single_start_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_o_single_stop_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_o_single_clear_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_o_single_reset_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c3_o_enable_c3_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c3_o_clk_ctrl_c3_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c3_o_soft_trigger_ctrl_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_o_mux_sel_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_start_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_start_c3_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_stop_c3_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_stop_c3_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_din0_c3_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_din0_c3_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_din1_c3_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_din1_c3_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_snap_status_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c3_i_snap_status_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_snap_status_c3_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_RANGE 16:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_o_ctrl_snap_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_o_clear_snap_c3_RANGE 16
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_dummy_field_RANGE 23:17
`define COUNTER_ALL_APB_REG_shadow_reg_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c3_i_shadow_reg_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_o_mode_sel_c3_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_o_target_reg_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c3_o_target_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c3_o_target_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c3_o_target_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c3_o_target_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c3_o_target_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c3_o_target_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_i_capture_reg_status_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_o_capture_reg_overflow_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c3_i_capture_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c3_i_capture_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c3_i_capture_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c3_i_capture_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c3_i_capture_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c3_i_capture_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c3_o_switch_mode_onebit_cnts_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_waveform_mode_cnts_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_capture_mode_cnts_c3_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_waveform_mode_automatic_sw_c3_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_capture_mode_automatic_sw_c3_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_o_shiftmode_ctrl_c3_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_o_shiftout_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c3_o_shiftout_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_o_shiftout_data_valid_c3_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_o_shiftin_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c3_i_shiftin_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c3_i_shiftin_databits_updated_c3_RANGE 31:0



////////////////////////////////////////////////////////////////////////////////////////
//
//  $Log: counter_all_apb_reg_v.h,v $
//  Revision 1.0  5/20/2018 18:52:12  register_slave.pl
//  Initial rev
//
//
////////////////////////////////////////////////////////////////////////////////////////
