m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/users/ugrad/2017/summer/yukih1/112L/project/EECS112L_Lab3/Lab_Files/sim
vadder
Z0 DXx6 sv_std 3 std 0 22 WmjPaeP=7F5?QFXzJ>D[Q2
Z1 !s110 1553116445
!i10b 1
!s100 ke6n_VGU>1B9a2M99WRP01
I3P=IUI[VfHP^Af3LfNbDd2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
Z3 d/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/sim
Z4 w1553116418
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/adder.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/adder.sv
L0 3
Z5 OL;L;10.4c;61
r1
!s85 0
31
Z6 !s108 1553116445.000000
Z7 !s107 /users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/structs.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/hazard_Detection_Unit.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/branch_flag.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RISC_V.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Datapath.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Controller.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RegFile.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/alu.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/ALUController.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/instructionmemory.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/datamemory.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/forwarding_Unit.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux3.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux2.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/imm_Gen.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/flopr.sv|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/adder.sv|
Z8 !s90 -quiet|-64|-sv|-f|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/rtl.cfg|+define+__SIM__|
!i113 0
Z9 o-quiet -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 !s92 -quiet -sv +define+__SIM__ -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
valu
R0
R1
!i10b 1
!s100 4OGc20dFgWC>ognFQ@0833
IdXd@a]8S<5M5caOoYZXVe2
R2
!s105 alu_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/alu.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/alu.sv
Z11 L0 23
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vALUController
R0
R1
!i10b 1
!s100 NF9NDjhYS29^U<?9NO`1Q0
I6SCR6BoaTmn`A1L1?W^S83
R2
!s105 ALUController_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/ALUController.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/ALUController.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@a@l@u@controller
vbranch_flag
R0
R1
!i10b 1
!s100 WZI2;V2J`Q>[^ecE5MQWX2
IGZJlRUim:[E5EJH3kn`]93
R2
!s105 branch_flag_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/branch_flag.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/branch_flag.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vController
R0
R1
!i10b 1
!s100 _LA6DZ>jI;VoG09PSG7[:1
I<@8XdlPk<l=AIgJlcm4G;3
R2
!s105 Controller_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Controller.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Controller.sv
Z12 L0 22
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@controller
vdatamemory
R0
R1
!i10b 1
!s100 R?F3VH:c<RTzZm5@E;EQP0
IzHkbdBjjl71ZK79<Q[mj?2
R2
!s105 datamemory_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/datamemory.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/datamemory.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vDatapath
R0
R1
!i10b 1
!s100 a@DkLP@N]c8RY@nloGzD^0
IoiQOAc:EnC4CYf]_hO8Va1
R2
!s105 Datapath_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Datapath.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/Datapath.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/structs.sv
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@datapath
vflopr
R0
R1
!i10b 1
!s100 Oaj[mZangj`RLKQi=KlbJ0
IDCTaSTjIX<zZcQZl=2Pm10
R2
!s105 flopr_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/flopr.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/flopr.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vforwarding_Unit
R0
R1
!i10b 1
!s100 lZJ7]B>gLcS6leE^:=]V]1
I50mI`ToPdXzN7RJlFDX6L2
R2
!s105 forwarding_Unit_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/forwarding_Unit.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/forwarding_Unit.sv
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
nforwarding_@unit
vhazard_Detection_Unit
R0
R1
!i10b 1
!s100 MO6jCef2@RLZAMbC^>NGU2
IJ4kVd2UET[68z<LeC;5`F1
R2
!s105 hazard_Detection_Unit_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/hazard_Detection_Unit.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/hazard_Detection_Unit.sv
R12
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
nhazard_@detection_@unit
vimm_Gen
R0
R1
!i10b 1
!s100 >coUCR3kJ9mC]2Z^omaf40
I:LQ=EeIlFk9nHZ`GJEHoA3
R2
!s105 imm_Gen_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/imm_Gen.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/imm_Gen.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
nimm_@gen
vinstructionmemory
R0
R1
!i10b 1
!s100 U_Ze;`;U^QK>EPoe0Jzie0
IAFcJF>ZfDeHXJJhM71nMU1
R2
!s105 instructionmemory_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/instructionmemory.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/instructionmemory.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vmux2
R0
R1
!i10b 1
!s100 @X6>V^M3YMfab:XdY67SE1
IPX7C>Lh;oaJ@KKI^[;CVc0
R2
!s105 mux2_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux2.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux2.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vmux3
R0
R1
!i10b 1
!s100 mUeX4gfMfaRoZOXhgSKF91
I7`;S4NoABm7K=BFD:4[Jb2
R2
!s105 mux3_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux3.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/mux3.sv
R11
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vRegFile
R0
R1
!i10b 1
!s100 2cGb6>@mnQP5YGGLJFYg]1
I[z2ALmd@dhYE=^1OY?Z[^1
R2
!s105 RegFile_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RegFile.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RegFile.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@reg@file
vriscv
R0
R1
!i10b 1
!s100 ^dcPzY`BOB^M_fRb?G1>h2
I29CU6b2=R:f]9l6=l5OMP2
R2
!s105 RISC_V_sv_unit
S1
R3
R4
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RISC_V.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/design/RISC_V.sv
L0 3
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
vtb_top
R0
R1
!i10b 1
!s100 QYECKdlBlCB_PRK]EK=CG1
IW5n21FUHX5LAm>[49e;RZ0
R2
!s105 tb_top_sv_unit
S1
R3
w1553116420
8/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/verif/tb_top.sv
F/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/verif/tb_top.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 /users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/verif/tb_top.sv|
!s90 -quiet|-64|-sv|-f|/users/ugrad/2017/summer/yukih1/112L/project/workingTest/EECS112L_Lab4/verif/tb.cfg|-work|work|
!i113 0
o-quiet -sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Ttb_top_opt
!s110 1553116446
VU1P]DHNPfKZ68O?V^bRzV3
04 6 4 work tb_top fast 0
o-quiet +acc -work work
ntb_top_opt
OL;O;10.4c;61
