Running: D:\Profassional_tools\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/work/ISE/RegisterFile4/test_isim_beh.exe -prj D:/work/ISE/RegisterFile4/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/work/ISE/RegisterFile4/RegisterFile.v" into library work
Analyzing Verilog file "D:/work/ISE/RegisterFile4/Test_RigisterFile.v" into library work
Analyzing Verilog file "D:/work/ISE/RegisterFile4/test.v" into library work
Analyzing Verilog file "D:/Profassional_tools/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "D:/work/ISE/RegisterFile4/Test_RigisterFile.v" Line 30: Size mismatch in connection of port <Write_Reg>. Formal port size is 5-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module RegisterFile
Compiling module Test_RigisterFile
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 4 Verilog Units
Built simulation executable D:/work/ISE/RegisterFile4/test_isim_beh.exe
Fuse Memory Usage: 27812 KB
Fuse CPU Usage: 374 ms
