{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533694767457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533694767457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:19:27 2018 " "Processing started: Tue Aug 07 23:19:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533694767457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533694767457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533694767457 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "controlador_ram.qip " "Tcl Script File controlador_ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE controlador_ram.qip " "set_global_assignment -name QIP_FILE controlador_ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1533694767761 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1533694767761 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533694768366 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "processador.qsys " "Elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694768631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:30 Progress: Loading NovoQuartusZero/processador.qsys " "2018.08.07.23:19:30 Progress: Loading NovoQuartusZero/processador.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694770082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:30 Progress: Reading input file " "2018.08.07.23:19:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694770332 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:30 Progress: Adding clk_0 \[clock_source 13.1\] " "2018.08.07.23:19:30 Progress: Adding clk_0 \[clock_source 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694770379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:30 Progress: Parameterizing module clk_0 " "2018.08.07.23:19:30 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694770644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:30 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\] " "2018.08.07.23:19:30 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694770644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module nios2_qsys_0 " "2018.08.07.23:19:31 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\] " "2018.08.07.23:19:31 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771034 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module onchip_memory2_0 " "2018.08.07.23:19:31 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Adding leds \[altera_avalon_pio 13.1\] " "2018.08.07.23:19:31 Progress: Adding leds \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module leds " "2018.08.07.23:19:31 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Adding botao \[altera_avalon_pio 13.1\] " "2018.08.07.23:19:31 Progress: Adding botao \[altera_avalon_pio 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module botao " "2018.08.07.23:19:31 Progress: Parameterizing module botao" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\] " "2018.08.07.23:19:31 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module jtag_uart_0 " "2018.08.07.23:19:31 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Adding vga_load_0 \[vga_load 1.0\] " "2018.08.07.23:19:31 Progress: Adding vga_load_0 \[vga_load 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing module vga_load_0 " "2018.08.07.23:19:31 Progress: Parameterizing module vga_load_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Building connections " "2018.08.07.23:19:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Parameterizing connections " "2018.08.07.23:19:31 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771829 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:31 Progress: Validating " "2018.08.07.23:19:31 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694771845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.08.07.23:19:32 Progress: Done reading input file " "2018.08.07.23:19:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694772531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Processador.botao: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694772797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Generating processador \"processador\" for QUARTUS_SYNTH " "Processador: Generating processador \"processador\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694774310 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections " "Pipeline_bridge_swap_transform: After transform: 7 modules, 24 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694774559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_custom_instruction_transform: After transform: 10 modules, 27 connections " "Merlin_custom_instruction_transform: After transform: 10 modules, 27 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694774688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections " "Merlin_initial_interconnect_transform: After transform: 6 modules, 19 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694774799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 13 modules, 41 connections " "Merlin_translator_transform: After transform: 13 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694775192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 26 modules, 110 connections " "Merlin_domain_transform: After transform: 26 modules, 110 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694775756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 33 modules, 132 connections " "Merlin_router_transform: After transform: 33 modules, 132 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694775913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections " "Merlin_network_to_switch_transform: After transform: 46 modules, 163 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694776167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections " "Merlin_clock_and_reset_bridge_transform: After transform: 49 modules, 211 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694776395 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 11 modules, 30 connections " "Merlin_hierarchy_transform: After transform: 11 modules, 30 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694777863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 11 modules, 30 connections " "Merlin_mm_transform: After transform: 11 modules, 30 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694777863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 12 modules, 33 connections " "Merlin_interrupt_mapper_transform: After transform: 12 modules, 33 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694777896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 15 modules, 40 connections " "Reset_adaptation_transform: After transform: 15 modules, 40 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694778056 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_clock (clk)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)\" " "Processador: \"No matching role found for nios2_qsys_0:custom_instruction_master:E_ci_multi_reset (reset)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)\" " "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)\" " "Processador: \"No matching role found for nios2_qsys_0_custom_instruction_master_translator:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:start (start)\" " "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:start (start)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:done (done)\" " "Processador: \"No matching role found for vga_load_0:nios_custom_instruction_slave:done (done)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779194 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/eperlcmd.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=processador_nios2_qsys_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0001_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0001_nios2_qsys_0_gen//processador_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694779584 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:40 (*) Starting Nios II generation " "Nios2_qsys_0: # 2018.08.07 23:19:40 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:40 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2018.08.07 23:19:40 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Couldn't query license setup in Quartus directory C:/altera/13.1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2018.08.07 23:19:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:43 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2018.08.07 23:19:43 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:43 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2018.08.07 23:19:43 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2018.08.07 23:19:44 (*) Done Nios II generation " "Nios2_qsys_0: # 2018.08.07 23:19:44 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'processador_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"processador\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694784998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=processador_onchip_memory2_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0002_onchip_memory2_0_gen//processador_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'processador_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"processador\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'processador_leds' " "Leds: Starting RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_leds --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0003_leds_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0003_leds_gen//processador_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'processador_leds' " "Leds: Done RTL generation for module 'processador_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"processador\" instantiated altera_avalon_pio \"leds\" " "Leds: \"processador\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Starting RTL generation for module 'processador_botao' " "Botao: Starting RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \] " "Botao:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=processador_botao --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0004_botao_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0004_botao_gen//processador_botao_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: Done RTL generation for module 'processador_botao' " "Botao: Done RTL generation for module 'processador_botao'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Botao: \"processador\" instantiated altera_avalon_pio \"botao\" " "Botao: \"processador\" instantiated altera_avalon_pio \"botao\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785824 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/altera/13.1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.1/quartus/bin/perl/lib -I C:/altera/13.1/quartus/sopc_builder/bin/europa -I C:/altera/13.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.1/quartus/sopc_builder/bin -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=processador_jtag_uart_0 --dir=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/altera/13.1/quartus --verilog --config=C:/Users/VICTOR~1/AppData/Local/Temp/alt7751_2491516195651041969.dir/0005_jtag_uart_0_gen//processador_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694785840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'processador_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"processador\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vga_load_0: \"processador\" instantiated vga_load \"vga_load_0\" " "Vga_load_0: \"processador\" instantiated vga_load \"vga_load_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_translator: \"processador\" instantiated altera_customins_master_translator \"nios2_qsys_0_custom_instruction_master_translator\" " "Nios2_qsys_0_custom_instruction_master_translator: \"processador\" instantiated altera_customins_master_translator \"nios2_qsys_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_comb_xconnect: \"processador\" instantiated altera_customins_xconnect \"nios2_qsys_0_custom_instruction_master_comb_xconnect\" " "Nios2_qsys_0_custom_instruction_master_comb_xconnect: \"processador\" instantiated altera_customins_xconnect \"nios2_qsys_0_custom_instruction_master_comb_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_custom_instruction_master_comb_slave_translator0: \"processador\" instantiated altera_customins_slave_translator \"nios2_qsys_0_custom_instruction_master_comb_slave_translator0\" " "Nios2_qsys_0_custom_instruction_master_comb_slave_translator0: \"processador\" instantiated altera_customins_slave_translator \"nios2_qsys_0_custom_instruction_master_comb_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694786261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections " "Pipeline_bridge_swap_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787392 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694787954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections " "Merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No Avalon connections, skipping transform  " "No Avalon connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections " "Merlin_hierarchy_transform: After transform: 43 modules, 141 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694788444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\" " "Mm_interconnect_0: \"processador\" instantiated altera_merlin_interconnect_wrapper \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"processador\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"processador\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789214 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789230 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789276 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\" " "Cmd_xbar_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789542 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv " "Reusing file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processador: Done \"processador\" with 30 modules, 49 files, 943668 bytes " "Processador: Done \"processador\" with 30 modules, 49 files, 943668 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1533694789604 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "processador.qsys " "Finished elaborating Qsys system entity \"processador.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694790930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(38) " "Verilog HDL Module Instantiation warning at VGADemo.v(38): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533694791117 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "VGADemo.v(72) " "Verilog HDL Event Control warning at VGADemo.v(72): Event Control contains a complex event expression" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 72 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1533694791117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux_001 " "Found entity 1: processador_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_mux " "Found entity 1: processador_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_003 " "Found entity 1: processador_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux_002 " "Found entity 1: processador_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_rsp_xbar_demux " "Found entity 1: processador_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_pio_0 " "Found entity 1: processador_pio_0" {  } { { "processador/synthesis/submodules/processador_pio_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_mult_cell " "Found entity 1: processador_nios2_qsys_0_mult_cell" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file processador/synthesis/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_002 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791788 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791804 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791835 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_002 " "Found entity 2: processador_mm_interconnect_0_id_router_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791850 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_002 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_002" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791960 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694791975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791991 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694791991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694791991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "processador/synthesis/submodules/processador_leds.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file processador/synthesis/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "processador/synthesis/submodules/processador_irq_mapper.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_003_default_decode " "Found entity 1: processador_id_router_003_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792084 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_003 " "Found entity 2: processador_id_router_003" {  } { { "processador/synthesis/submodules/processador_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792084 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router_002.sv(48) " "Verilog HDL Declaration information at processador_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router_002.sv(49) " "Verilog HDL Declaration information at processador_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_002_default_decode " "Found entity 1: processador_id_router_002_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792100 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router_002 " "Found entity 2: processador_id_router_002" {  } { { "processador/synthesis/submodules/processador_id_router_002.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_id_router.sv(48) " "Verilog HDL Declaration information at processador_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_id_router.sv(49) " "Verilog HDL Declaration information at processador_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_id_router_default_decode " "Found entity 1: processador_id_router_default_decode" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792131 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_id_router " "Found entity 2: processador_id_router" {  } { { "processador/synthesis/submodules/processador_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_mux " "Found entity 1: processador_cmd_xbar_mux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux_001 " "Found entity 1: processador_cmd_xbar_demux_001" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_cmd_xbar_demux " "Found entity 1: processador_cmd_xbar_demux" {  } { { "processador/synthesis/submodules/processador_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "processador/synthesis/submodules/processador_botao.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_001_default_decode " "Found entity 1: processador_addr_router_001_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792225 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router_001 " "Found entity 2: processador_addr_router_001" {  } { { "processador/synthesis/submodules/processador_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_addr_router.sv(48) " "Verilog HDL Declaration information at processador_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_addr_router.sv(49) " "Verilog HDL Declaration information at processador_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694792256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/processador_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/processador_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_addr_router_default_decode " "Found entity 1: processador_addr_router_default_decode" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792256 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_addr_router " "Found entity 2: processador_addr_router" {  } { { "processador/synthesis/submodules/processador_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "processador/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792412 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "processador/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "processador/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file processador/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792490 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "processador/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador/synthesis/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file processador/synthesis/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador/synthesis/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "novoquartus.v 1 1 " "Found 1 design units, including 1 entities, in source file novoquartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 NovoQuartus " "Found entity 1: NovoQuartus" {  } { { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/processador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "db/ip/processador/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/processador.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/escrever.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/escrever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escrever " "Found entity 1: Escrever" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792630 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "vgademo.v(38) " "Verilog HDL Module Instantiation warning at vgademo.v(38): ignored dangling comma in List of Port Connections" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533694792646 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "vgademo.v(72) " "Verilog HDL Event Control warning at vgademo.v(72): Event Control contains a complex event expression" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 72 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1533694792646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "db/ip/processador/submodules/vgademo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/vgademo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/processador/submodules/altera_avalon_sc_fifo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/processador/submodules/altera_customins_master_translator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792724 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/processador/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/processador/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/processador/submodules/altera_merlin_master_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/processador/submodules/altera_merlin_slave_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/processador/submodules/altera_merlin_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/processador/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/processador/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/ccpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/ccpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu_ram " "Found entity 1: ccpu_ram" {  } { { "db/ip/processador/submodules/ccpu_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/ccpu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "db/ip/processador/submodules/controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "db/ip/processador/submodules/divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "db/ip/processador/submodules/hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_botao.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_botao.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_botao " "Found entity 1: processador_botao" {  } { { "db/ip/processador/submodules/processador_botao.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_botao.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694792989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694792989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_irq_mapper " "Found entity 1: processador_irq_mapper" {  } { { "db/ip/processador/submodules/processador_irq_mapper.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/processador/submodules/processador_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_jtag_uart_0_sim_scfifo_w " "Found entity 1: processador_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_jtag_uart_0_scfifo_w " "Found entity 2: processador_jtag_uart_0_scfifo_w" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_jtag_uart_0_sim_scfifo_r " "Found entity 3: processador_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_jtag_uart_0_scfifo_r " "Found entity 4: processador_jtag_uart_0_scfifo_r" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_jtag_uart_0 " "Found entity 5: processador_jtag_uart_0" {  } { { "db/ip/processador/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_leds " "Found entity 1: processador_leds" {  } { { "db/ip/processador/submodules/processador_leds.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0 " "Found entity 1: processador_mm_interconnect_0" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793426 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793473 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router " "Found entity 2: processador_mm_interconnect_0_addr_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: processador_mm_interconnect_0_addr_router_001_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793520 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_addr_router_001 " "Found entity 2: processador_mm_interconnect_0_addr_router_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: processador_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793644 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router " "Found entity 2: processador_mm_interconnect_0_id_router" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel processador_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel processador_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at processador_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1533694793660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: processador_mm_interconnect_0_id_router_003_default_decode" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793660 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_mm_interconnect_0_id_router_003 " "Found entity 2: processador_mm_interconnect_0_id_router_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_demux_003 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_demux_003" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: processador_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_register_bank_a_module " "Found entity 1: processador_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "2 processador_nios2_qsys_0_register_bank_b_module " "Found entity 2: processador_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "3 processador_nios2_qsys_0_nios2_oci_debug " "Found entity 3: processador_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "4 processador_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: processador_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "5 processador_nios2_qsys_0_nios2_ocimem " "Found entity 5: processador_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "6 processador_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: processador_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "7 processador_nios2_qsys_0_nios2_oci_break " "Found entity 7: processador_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "8 processador_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: processador_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "9 processador_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: processador_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "10 processador_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: processador_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "11 processador_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: processador_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "12 processador_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: processador_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "13 processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "14 processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "15 processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "16 processador_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: processador_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "17 processador_nios2_qsys_0_nios2_oci_pib " "Found entity 17: processador_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "18 processador_nios2_qsys_0_nios2_oci_im " "Found entity 18: processador_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "19 processador_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: processador_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "20 processador_nios2_qsys_0_nios2_oci " "Found entity 20: processador_nios2_qsys_0_nios2_oci" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""} { "Info" "ISGN_ENTITY_NAME" "21 processador_nios2_qsys_0 " "Found entity 21: processador_nios2_qsys_0" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_custom_instruction_master_comb_xconnect " "Found entity 1: processador_nios2_qsys_0_custom_instruction_master_comb_xconnect" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: processador_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694793988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694793988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_oci_test_bench " "Found entity 1: processador_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694794019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694794019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_nios2_qsys_0_test_bench " "Found entity 1: processador_nios2_qsys_0_test_bench" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694794034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694794034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/processador/submodules/processador_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/processador/submodules/processador_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processador_onchip_memory2_0 " "Found entity 1: processador_onchip_memory2_0" {  } { { "db/ip/processador/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694794066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694794066 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794081 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794097 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794097 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794097 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1605) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1605): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794144 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1607) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1607): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794144 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(1763) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(1763): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794144 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "processador_nios2_qsys_0.v(2587) " "Verilog HDL or VHDL warning at processador_nios2_qsys_0.v(2587): conditional expression evaluates to a constant" {  } { { "db/ip/processador/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/processador_nios2_qsys_0.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1533694794159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NovoQuartus " "Elaborating entity \"NovoQuartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1533694795111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:u0 " "Elaborating entity \"processador\" for hierarchy \"processador:u0\"" {  } { { "NovoQuartus.v" "u0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"processador_nios2_qsys_0\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench " "Elaborating entity \"processador_nios2_qsys_0_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_test_bench:the_processador_nios2_qsys_0_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_test_bench" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_a_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a " "Elaborating entity \"processador_nios2_qsys_0_register_bank_a_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_a" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694795563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795579 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694795579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7eh1 " "Found entity 1: altsyncram_7eh1" {  } { { "db/altsyncram_7eh1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_7eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694795704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694795704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated " "Elaborating entity \"altsyncram_7eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_a_module:processador_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_register_bank_b_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b " "Elaborating entity \"processador_nios2_qsys_0_register_bank_b_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_register_bank_b" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694795891 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694795891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8eh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8eh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8eh1 " "Found entity 1: altsyncram_8eh1" {  } { { "db/altsyncram_8eh1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_8eh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694796031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694796031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8eh1 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated " "Elaborating entity \"altsyncram_8eh1\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_register_bank_b_module:processador_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8eh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_debug processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_debug" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694796265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796265 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694796265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_ocimem processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"processador_nios2_qsys_0_nios2_ocimem\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_ocimem" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_ociram_sp_ram_module processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"processador_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_ociram_sp_ram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796312 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file processador_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"processador_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796328 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694796328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk91 " "Found entity 1: altsyncram_qk91" {  } { { "db/altsyncram_qk91.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_qk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694796468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694796468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk91 processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated " "Elaborating entity \"altsyncram_qk91\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_ocimem:the_processador_nios2_qsys_0_nios2_ocimem\|processador_nios2_qsys_0_ociram_sp_ram_module:processador_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_avalon_reg processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"processador_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_avalon_reg:the_processador_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_avalon_reg" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_break processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_break\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_break:the_processador_nios2_qsys_0_nios2_oci_break\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_break" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_xbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_xbrk:the_processador_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_xbrk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dbrk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dbrk:the_processador_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dbrk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_itrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_itrace:the_processador_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_itrace" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_dtrace processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_dtrace" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_td_mode processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_dtrace:the_processador_nios2_qsys_0_nios2_oci_dtrace\|processador_nios2_qsys_0_nios2_oci_td_mode:processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "processador_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_oci_test_bench processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench " "Elaborating entity \"processador_nios2_qsys_0_oci_test_bench\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_fifo:the_processador_nios2_qsys_0_nios2_oci_fifo\|processador_nios2_qsys_0_oci_test_bench:the_processador_nios2_qsys_0_oci_test_bench\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_oci_test_bench" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_pib processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_pib:the_processador_nios2_qsys_0_nios2_oci_pib\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_pib" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_nios2_oci_im processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"processador_nios2_qsys_0_nios2_oci_im\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_im:the_processador_nios2_qsys_0_nios2_oci_im\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_nios2_oci_im" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_wrapper processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "the_processador_nios2_qsys_0_jtag_debug_module_wrapper" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_tck processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_tck:the_processador_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_tck" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_jtag_debug_module_sysclk processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"processador_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|processador_nios2_qsys_0_jtag_debug_module_sysclk:the_processador_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_processador_nios2_qsys_0_jtag_debug_module_sysclk" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "processador_nios2_qsys_0_jtag_debug_module_phy" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796858 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694796858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796874 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_jtag_debug_module_wrapper:the_processador_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:processador_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_onchip_memory2_0 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"processador_onchip_memory2_0\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\"" {  } { { "processador/synthesis/processador.v" "onchip_memory2_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "the_altsyncram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file teste.hex " "Parameter \"init_file\" = \"teste.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694796920 ""}  } { { "processador/synthesis/submodules/processador_onchip_memory2_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694796920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7b1 " "Found entity 1: altsyncram_c7b1" {  } { { "db/altsyncram_c7b1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_c7b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7b1 processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated " "Elaborating entity \"altsyncram_c7b1\" for hierarchy \"processador:u0\|processador_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_c7b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_leds processador:u0\|processador_leds:leds " "Elaborating entity \"processador_leds\" for hierarchy \"processador:u0\|processador_leds:leds\"" {  } { { "processador/synthesis/processador.v" "leds" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_botao processador:u0\|processador_botao:botao " "Elaborating entity \"processador_botao\" for hierarchy \"processador:u0\|processador_botao:botao\"" {  } { { "processador/synthesis/processador.v" "botao" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0 processador:u0\|processador_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"processador_jtag_uart_0\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\"" {  } { { "processador/synthesis/processador.v" "jtag_uart_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_w processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w " "Elaborating entity \"processador_jtag_uart_0_scfifo_w\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_w" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "wfifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797264 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694797264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694797934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694797934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_w:the_processador_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_jtag_uart_0_scfifo_r processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r " "Elaborating entity \"processador_jtag_uart_0_scfifo_r\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|processador_jtag_uart_0_scfifo_r:the_processador_jtag_uart_0_scfifo_r\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "the_processador_jtag_uart_0_scfifo_r" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694797966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "processador_jtag_uart_0_alt_jtag_atlantic" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694798215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"processador:u0\|processador_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:processador_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798215 ""}  } { { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694798215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGADemo processador:u0\|VGADemo:vga_load_0 " "Elaborating entity \"VGADemo\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\"" {  } { { "processador/synthesis/processador.v" "vga_load_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGADemo.v(78) " "Verilog HDL assignment warning at VGADemo.v(78): truncated value with size 32 to match size of target (12)" {  } { { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798231 "|NovoQuartus|processador:u0|VGADemo:vga_load_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock " "Elaborating entity \"divisor_clock\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\"" {  } { { "VGADemo.v" "divisor_clock" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798246 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "contador divisor_clock.v(8) " "Verilog HDL or VHDL warning at divisor_clock.v(8): object \"contador\" assigned a value but never read" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1533694798246 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hvsync_generator processador:u0\|VGADemo:vga_load_0\|hvsync_generator:hvsync " "Elaborating entity \"hvsync_generator\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|hvsync_generator:hvsync\"" {  } { { "VGADemo.v" "hvsync" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798246 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 hsync_generator.v(18) " "Verilog HDL assignment warning at hsync_generator.v(18): truncated value with size 32 to match size of target (10)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798262 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|hvsync_generator:hvsync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 hsync_generator.v(27) " "Verilog HDL assignment warning at hsync_generator.v(27): truncated value with size 32 to match size of target (9)" {  } { { "hsync_generator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/hsync_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798262 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|hvsync_generator:hvsync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador_ram processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram " "Elaborating entity \"controlador_ram\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\"" {  } { { "VGADemo.v" "controlador_ram" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "altsyncram_component" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\"" {  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798309 ""}  } { { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1533694798309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iln1 " "Found entity 1: altsyncram_iln1" {  } { { "db/altsyncram_iln1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_iln1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533694798402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533694798402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iln1 processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated " "Elaborating entity \"altsyncram_iln1\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Escrever processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever " "Elaborating entity \"Escrever\" for hierarchy \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\"" {  } { { "VGADemo.v" "Escrever" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798434 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dados_in escrever.v(52) " "Verilog HDL Always Construct warning at escrever.v(52): variable \"dados_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 escrever.v(52) " "Verilog HDL assignment warning at escrever.v(52): truncated value with size 32 to match size of target (1)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "endereco_base escrever.v(53) " "Verilog HDL Always Construct warning at escrever.v(53): variable \"endereco_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 escrever.v(53) " "Verilog HDL assignment warning at escrever.v(53): truncated value with size 32 to match size of target (12)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "testeapagar escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"testeapagar\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wren escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"wren\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"data\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wraddress escrever.v(42) " "Verilog HDL Always Construct warning at escrever.v(42): inferring latch(es) for variable \"wraddress\", which holds its previous value in one or more paths through the always construct" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1533694798480 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[0\] escrever.v(42) " "Inferred latch for \"wraddress\[0\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[1\] escrever.v(42) " "Inferred latch for \"wraddress\[1\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[2\] escrever.v(42) " "Inferred latch for \"wraddress\[2\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[3\] escrever.v(42) " "Inferred latch for \"wraddress\[3\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[4\] escrever.v(42) " "Inferred latch for \"wraddress\[4\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[5\] escrever.v(42) " "Inferred latch for \"wraddress\[5\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[6\] escrever.v(42) " "Inferred latch for \"wraddress\[6\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[7\] escrever.v(42) " "Inferred latch for \"wraddress\[7\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[8\] escrever.v(42) " "Inferred latch for \"wraddress\[8\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[9\] escrever.v(42) " "Inferred latch for \"wraddress\[9\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[10\] escrever.v(42) " "Inferred latch for \"wraddress\[10\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wraddress\[11\] escrever.v(42) " "Inferred latch for \"wraddress\[11\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data escrever.v(42) " "Inferred latch for \"data\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wren escrever.v(42) " "Inferred latch for \"wren\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[0\] escrever.v(42) " "Inferred latch for \"testeapagar\[0\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[1\] escrever.v(42) " "Inferred latch for \"testeapagar\[1\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[2\] escrever.v(42) " "Inferred latch for \"testeapagar\[2\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[3\] escrever.v(42) " "Inferred latch for \"testeapagar\[3\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[4\] escrever.v(42) " "Inferred latch for \"testeapagar\[4\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[5\] escrever.v(42) " "Inferred latch for \"testeapagar\[5\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[6\] escrever.v(42) " "Inferred latch for \"testeapagar\[6\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[7\] escrever.v(42) " "Inferred latch for \"testeapagar\[7\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[8\] escrever.v(42) " "Inferred latch for \"testeapagar\[8\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[9\] escrever.v(42) " "Inferred latch for \"testeapagar\[9\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[10\] escrever.v(42) " "Inferred latch for \"testeapagar\[10\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[11\] escrever.v(42) " "Inferred latch for \"testeapagar\[11\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[12\] escrever.v(42) " "Inferred latch for \"testeapagar\[12\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[13\] escrever.v(42) " "Inferred latch for \"testeapagar\[13\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[14\] escrever.v(42) " "Inferred latch for \"testeapagar\[14\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[15\] escrever.v(42) " "Inferred latch for \"testeapagar\[15\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[16\] escrever.v(42) " "Inferred latch for \"testeapagar\[16\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[17\] escrever.v(42) " "Inferred latch for \"testeapagar\[17\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[18\] escrever.v(42) " "Inferred latch for \"testeapagar\[18\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[19\] escrever.v(42) " "Inferred latch for \"testeapagar\[19\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[20\] escrever.v(42) " "Inferred latch for \"testeapagar\[20\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[21\] escrever.v(42) " "Inferred latch for \"testeapagar\[21\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[22\] escrever.v(42) " "Inferred latch for \"testeapagar\[22\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[23\] escrever.v(42) " "Inferred latch for \"testeapagar\[23\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[24\] escrever.v(42) " "Inferred latch for \"testeapagar\[24\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[25\] escrever.v(42) " "Inferred latch for \"testeapagar\[25\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[26\] escrever.v(42) " "Inferred latch for \"testeapagar\[26\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[27\] escrever.v(42) " "Inferred latch for \"testeapagar\[27\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[28\] escrever.v(42) " "Inferred latch for \"testeapagar\[28\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[29\] escrever.v(42) " "Inferred latch for \"testeapagar\[29\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[30\] escrever.v(42) " "Inferred latch for \"testeapagar\[30\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "testeapagar\[31\] escrever.v(42) " "Inferred latch for \"testeapagar\[31\]\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done escrever.v(42) " "Inferred latch for \"done\" at escrever.v(42)" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1533694798496 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|Escrever:Escrever"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator processador:u0\|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"processador:u0\|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798668 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "db/ip/processador/submodules/altera_customins_master_translator.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1533694798668 "|NovoQuartus|processador:u0|altera_customins_master_translator:nios2_qsys_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_nios2_qsys_0_custom_instruction_master_comb_xconnect processador:u0\|processador_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect " "Elaborating entity \"processador_nios2_qsys_0_custom_instruction_master_comb_xconnect\" for hierarchy \"processador:u0\|processador_nios2_qsys_0_custom_instruction_master_comb_xconnect:nios2_qsys_0_custom_instruction_master_comb_xconnect\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_comb_xconnect" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator processador:u0\|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"processador:u0\|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0\"" {  } { { "processador/synthesis/processador.v" "nios2_qsys_0_custom_instruction_master_comb_slave_translator0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798746 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798746 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/processador/submodules/altera_customins_slave_translator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1533694798746 "|NovoQuartus|processador:u0|altera_customins_slave_translator:nios2_qsys_0_custom_instruction_master_comb_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"processador_mm_interconnect_0\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\"" {  } { { "processador/synthesis/processador.v" "mm_interconnect_0" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "leds_s1_translator" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "processador/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694798964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"processador_mm_interconnect_0_addr_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router:addr_router\|processador_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001 " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "addr_router_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_addr_router_001_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_addr_router_001_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_addr_router_001:addr_router_001\|processador_mm_interconnect_0_addr_router_001_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_addr_router_001.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router " "Elaborating entity \"processador_mm_interconnect_0_id_router\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router:id_router\|processador_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003 " "Elaborating entity \"processador_mm_interconnect_0_id_router_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "id_router_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_id_router_003_default_decode processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"processador_mm_interconnect_0_id_router_003_default_decode\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_id_router_003:id_router_003\|processador_mm_interconnect_0_id_router_003_default_decode:the_default_decode\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" "the_default_decode" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_demux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_demux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_demux_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_cmd_xbar_mux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"processador_mm_interconnect_0_cmd_xbar_mux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "cmd_xbar_mux_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_demux_003 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_demux_003\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_demux_003" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_mm_interconnect_0_rsp_xbar_mux_001 processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"processador_mm_interconnect_0_rsp_xbar_mux_001\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0.v" "rsp_xbar_mux_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0.v" 2108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" "arb" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_mm_interconnect_0_rsp_xbar_mux_001.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"processador:u0\|processador_mm_interconnect_0:mm_interconnect_0\|processador_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador_irq_mapper processador:u0\|processador_irq_mapper:irq_mapper " "Elaborating entity \"processador_irq_mapper\" for hierarchy \"processador:u0\|processador_irq_mapper:irq_mapper\"" {  } { { "processador/synthesis/processador.v" "irq_mapper" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\"" {  } { { "processador/synthesis/processador.v" "rst_controller" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller processador:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"processador:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "processador/synthesis/processador.v" "rst_controller_001" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1533694799448 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[0\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[0\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[1\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[1\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[2\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[2\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[3\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[3\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[4\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[4\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[5\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[5\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[6\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[6\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[7\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[7\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[8\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[8\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[9\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[9\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[10\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[10\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[11\] " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|wraddress\[11\]\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 42 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|data " "LATCH primitive \"processador:u0\|VGADemo:vga_load_0\|Escrever:Escrever\|data\" is permanently disabled" {  } { { "db/ip/processador/submodules/escrever.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/ip/processador/submodules/escrever.v" 6 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1533694805719 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1533694808090 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "processador/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_master_agent.sv" 279 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3235 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 4232 -1 0 } } { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "processador/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3826 -1 0 } } { "processador/synthesis/submodules/processador_jtag_uart_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_jtag_uart_0.v" 393 -1 0 } } { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 611 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533694808355 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533694808355 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694811148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1533694813519 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\|ALTSYNCRAM 11 " "Removed 11 MSB VCC or GND address nodes from RAM block \"processador:u0\|VGADemo:vga_load_0\|controlador_ram:controlador_ram\|altsyncram:altsyncram_component\|altsyncram_iln1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_iln1.tdf" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/db/altsyncram_iln1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "controlador_ram.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/controlador_ram.v" 88 0 0 } } { "VGADemo.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/VGADemo.v" 47 0 0 } } { "processador/synthesis/processador.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/processador.v" 198 0 0 } } { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 18 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694813659 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1533694813956 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1533694813956 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1533694814158 "|NovoQuartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1533694814158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694814439 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg " "Generated suppressed messages file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533694816046 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1533694818402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694818402 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botao " "No output dependent on input pin \"botao\"" {  } { { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1533694819509 "|NovoQuartus|botao"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1533694819509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2001 " "Implemented 2001 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1533694819525 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1533694819525 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1840 " "Implemented 1840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1533694819525 ""} { "Info" "ICUT_CUT_TM_RAMS" "145 " "Implemented 145 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1533694819525 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1533694819525 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533694819759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:20:19 2018 " "Processing ended: Tue Aug 07 23:20:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533694819759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533694819759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533694819759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533694819759 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "controlador_ram.qip " "Tcl Script File controlador_ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE controlador_ram.qip " "set_global_assignment -name QIP_FILE controlador_ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1533694823440 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1533694823440 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533694823456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533694823456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:20:22 2018 " "Processing started: Tue Aug 07 23:20:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533694823456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1533694823456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1533694823456 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1533694823721 ""}
{ "Info" "0" "" "Project  = NovoQuartus" {  } {  } 0 0 "Project  = NovoQuartus" 0 0 "Fitter" 0 0 1533694823721 ""}
{ "Info" "0" "" "Revision = NovoQuartus" {  } {  } 0 0 "Revision = NovoQuartus" 0 0 "Fitter" 0 0 1533694823721 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1533694824189 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NovoQuartus EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"NovoQuartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533694824236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533694824314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533694824314 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533694824314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1533694824532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1533694824548 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533694824860 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533694824860 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1533694824860 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533694824860 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6682 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533694824876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6684 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533694824876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6686 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533694824876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6688 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533694824876 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6690 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1533694824876 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533694824876 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1533694824876 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1533694824891 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 11 " "No exact pin location assignment(s) for 1 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "botao " "Pin botao not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin/pin_planner.ppl" { botao } } } { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { botao } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1533694825656 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1533694825656 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694826436 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1533694826436 ""}
{ "Info" "ISTA_SDC_FOUND" "y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/altera_reset_controller.sdc " "Reading SDC File: 'y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533694826482 ""}
{ "Info" "ISTA_SDC_FOUND" "y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/processador_nios2_qsys_0.sdc " "Reading SDC File: 'y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/processador_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533694826498 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1533694826560 "|NovoQuartus|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out " "Node: processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1533694826560 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694826607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694826607 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694826607 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1533694826607 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1533694826607 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826607 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826607 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1533694826607 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1533694826607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node clk~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } { { "NovoQuartus.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/NovoQuartus.v" 2 0 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6672 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } { { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 6275 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out  " "Automatically promoted node processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out~0 " "Destination node processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out~0" {  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 9 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 4196 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } { { "divisor_clock.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/divisor_clock.v" 9 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 411 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node processador:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node processador:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|altera_reset_controller:rst_controller|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 2847 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|W_rf_wren " "Destination node processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|W_rf_wren" {  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 3786 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|processador_nios2_qsys_0:nios2_qsys_0|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 2336 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|processador_nios2_qsys_0:nios2_qsys_0|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 1476 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1533694826857 ""}  } { { "processador/synthesis/submodules/altera_reset_controller.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|altera_reset_controller:rst_controller|r_sync_rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 223 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826857 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node processador:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826872 ""}  } { { "processador/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 2421 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826872 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1533694826872 ""}  } { { "processador/synthesis/submodules/processador_nios2_qsys_0.v" "" { Text "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/processador/synthesis/submodules/processador_nios2_qsys_0.v" 184 -1 0 } } { "c:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "processador:u0\|processador_nios2_qsys_0:nios2_qsys_0\|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci\|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { processador:u0|processador_nios2_qsys_0:nios2_qsys_0|processador_nios2_qsys_0_nios2_oci:the_processador_nios2_qsys_0_nios2_oci|processador_nios2_qsys_0_nios2_oci_debug:the_processador_nios2_qsys_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 0 { 0 ""} 0 1482 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533694826872 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533694827949 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533694827964 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533694827964 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533694827980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533694827980 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533694827996 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533694827996 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533694828011 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533694829010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1533694829010 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533694829010 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1533694829041 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1533694829041 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1533694829041 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 11 10 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 23 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 23 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1533694829041 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1533694829041 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1533694829041 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533694829212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533694831225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533694832551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533694832598 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533694833877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533694833877 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533694834938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1533694837044 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533694837044 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533694837527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1533694837527 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1533694837527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1533694837527 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.83 " "Total time spent on timing analysis during the Fitter is 0.83 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1533694837699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533694837808 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533694838962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533694839072 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533694840320 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533694841334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.fit.smsg " "Generated suppressed messages file Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/output_files/NovoQuartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533694842504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533694844220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:20:44 2018 " "Processing ended: Tue Aug 07 23:20:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533694844220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533694844220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533694844220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533694844220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1533694846950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533694846950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:20:46 2018 " "Processing started: Tue Aug 07 23:20:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533694846950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1533694846950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1533694846950 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1533694848634 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1533694848666 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533694849212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:20:49 2018 " "Processing ended: Tue Aug 07 23:20:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533694849212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533694849212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533694849212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1533694849212 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1533694851044 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "controlador_ram.qip " "Tcl Script File controlador_ram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE controlador_ram.qip " "set_global_assignment -name QIP_FILE controlador_ram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1533694853056 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1533694853056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1533694853056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533694853056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:20:52 2018 " "Processing started: Tue Aug 07 23:20:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533694853056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533694853056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NovoQuartus -c NovoQuartus " "Command: quartus_sta NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533694853072 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1533694853181 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533694853805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533694853805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533694853883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1533694853883 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1533694854476 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1533694854476 ""}
{ "Info" "ISTA_SDC_FOUND" "y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/altera_reset_controller.sdc " "Reading SDC File: 'y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1533694854523 ""}
{ "Info" "ISTA_SDC_FOUND" "y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/processador_nios2_qsys_0.sdc " "Reading SDC File: 'y:/github/mi-sd-coprocessador-imagem/vga-nios/novoquartuszero/db/ip/processador/submodules/processador_nios2_qsys_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1533694854538 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694854585 "|NovoQuartus|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out " "Node: processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694854585 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694854866 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694854866 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694854866 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1533694854866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1533694854882 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1533694854928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.370 " "Worst-case setup slack is 46.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854960 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.370               0.000 altera_reserved_tck  " "   46.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854960 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694854960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.760 " "Worst-case recovery slack is 47.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.760               0.000 altera_reserved_tck  " "   47.760               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.370 " "Worst-case removal slack is 1.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 altera_reserved_tck  " "    1.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694854975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.514 " "Worst-case minimum pulse width slack is 49.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854991 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.514               0.000 altera_reserved_tck  " "   49.514               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694854991 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694854991 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.780 ns " "Worst Case Available Settling Time: 196.780 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694855116 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1533694855116 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1533694855162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1533694856551 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694856832 "|NovoQuartus|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out " "Node: processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694856832 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694856832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694856832 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694856832 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1533694856832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.703 " "Worst-case setup slack is 46.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.703               0.000 altera_reserved_tck  " "   46.703               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694856863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.048 " "Worst-case recovery slack is 48.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.048               0.000 altera_reserved_tck  " "   48.048               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.224 " "Worst-case removal slack is 1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.224               0.000 altera_reserved_tck  " "    1.224               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694856878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.391 " "Worst-case minimum pulse width slack is 49.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.391               0.000 altera_reserved_tck  " "   49.391               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694856894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694856894 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.037 ns " "Worst Case Available Settling Time: 197.037 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857019 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1533694857034 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694857440 "|NovoQuartus|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out " "Node: processador:u0\|VGADemo:vga_load_0\|divisor_clock:divisor_clock\|clk_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1533694857440 "|NovoQuartus|processador:u0|VGADemo:vga_load_0|divisor_clock:divisor_clock|clk_out"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694857456 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694857456 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1533694857456 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1533694857456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.606 " "Worst-case setup slack is 48.606" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.606               0.000 altera_reserved_tck  " "   48.606               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694857456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 altera_reserved_tck  " "    0.184               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.145 " "Worst-case recovery slack is 49.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.145               0.000 altera_reserved_tck  " "   49.145               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694857471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.563 " "Worst-case removal slack is 0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.563               0.000 altera_reserved_tck  " "    0.563               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.464 " "Worst-case minimum pulse width slack is 49.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.464               0.000 altera_reserved_tck  " "   49.464               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1533694857487 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.632 ns " "Worst Case Available Settling Time: 198.632 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1533694857612 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533694858204 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1533694858204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "402 " "Peak virtual memory: 402 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533694858438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:20:58 2018 " "Processing ended: Tue Aug 07 23:20:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533694858438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533694858438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533694858438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533694858438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533694861558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533694861558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 07 23:21:01 2018 " "Processing started: Tue Aug 07 23:21:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533694861558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533694861558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off NovoQuartus -c NovoQuartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533694861558 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_8_1200mv_85c_slow.vho Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_8_1200mv_85c_slow.vho in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694863852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_8_1200mv_0c_slow.vho Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_8_1200mv_0c_slow.vho in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694864647 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_min_1200mv_0c_fast.vho Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_min_1200mv_0c_fast.vho in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694865318 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus.vho Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus.vho in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694866145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_8_1200mv_85c_vhd_slow.sdo Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_8_1200mv_85c_vhd_slow.sdo in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694866613 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_8_1200mv_0c_vhd_slow.sdo Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_8_1200mv_0c_vhd_slow.sdo in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694868126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_min_1200mv_0c_vhd_fast.sdo Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_min_1200mv_0c_vhd_fast.sdo in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694868641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "NovoQuartus_vhd.sdo Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/ simulation " "Generated file NovoQuartus_vhd.sdo in folder \"Y:/GitHub/MI-SD-Coprocessador-Imagem/VGA-NIOS/NovoQuartusZero/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1533694869046 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533694869234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 07 23:21:09 2018 " "Processing ended: Tue Aug 07 23:21:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533694869234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533694869234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533694869234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533694869234 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533694869904 ""}
