Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 21 15:47:41 2019
| Host         : magnus-ThinkPad-P50s running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file design_1_wrapper_timing_summary_postroute_physopted.rpt -pb design_1_wrapper_timing_summary_postroute_physopted.pb -rpx design_1_wrapper_timing_summary_postroute_physopted.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -36.254    -4529.769                    128                 3214        0.078        0.000                      0                 3214        9.331        0.000                       0                  1263  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 10.101}       20.202          49.500          
clk_fpga_1  {0.000 5.051}        10.101          99.000          
clk_fpga_2  {0.000 3.283}        6.565           152.323         
clk_fpga_3  {0.000 2.525}        5.050           198.020         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -36.254    -4529.769                    128                 3214        0.078        0.000                      0                 3214        9.331        0.000                       0                  1263  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          128  Failing Endpoints,  Worst Slack      -36.254ns,  Total Violation    -4529.769ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -36.254ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.115ns  (logic 12.688ns (22.611%)  route 43.427ns (77.389%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 22.683 - 20.202 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          1.516     2.650    design_1_i/sort_ip_0/FCLK_CLK0_repN_1_alias
    SLICE_X99Y105        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.341     2.991 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/Q
                         net (fo=12, routed)          0.751     3.742    design_1_i/sort_ip_0/U0/receiveData[368]
    SLICE_X98Y105        LUT4 (Prop_lut4_I0_O)        0.097     3.839 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788/O
                         net (fo=1, routed)           0.000     3.839    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.218 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7885/CO[3]
                         net (fo=80, routed)          0.814     5.032    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[23].redBlock[0].arrow[0].swap/comp
    SLICE_X98Y106        LUT3 (Prop_lut3_I2_O)        0.097     5.129 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1729/O
                         net (fo=4, routed)           0.486     5.616    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][46][3]
    SLICE_X99Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.713 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799/O
                         net (fo=1, routed)           0.363     6.075    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.449 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7889/CO[3]
                         net (fo=64, routed)          1.031     7.481    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[11].redBlock[0].arrow[0].swap/comp
    SLICE_X100Y107       LUT5 (Prop_lut5_I4_O)        0.097     7.578 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1499/O
                         net (fo=6, routed)           0.549     8.126    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][46][1]
    SLICE_X96Y106        LUT4 (Prop_lut4_I2_O)        0.097     8.223 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.602 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6607/CO[3]
                         net (fo=80, routed)          1.174     9.777    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[11].redBlock[1].arrow[0].swap/comp
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.097     9.874 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1525/O
                         net (fo=4, routed)           0.590    10.463    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][47][1]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.097    10.560 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906/O
                         net (fo=1, routed)           0.627    11.187    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906_n_0
    SLICE_X93Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    11.579 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6609/CO[3]
                         net (fo=64, routed)          1.036    12.615    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[5].redBlock[0].arrow[3].swap/comp
    SLICE_X93Y107        LUT5 (Prop_lut5_I4_O)        0.097    12.712 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1234/O
                         net (fo=10, routed)          0.443    13.155    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][47][3]
    SLICE_X91Y107        LUT4 (Prop_lut4_I0_O)        0.097    13.252 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621/O
                         net (fo=1, routed)           0.000    13.252    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.664 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5299/CO[3]
                         net (fo=120, routed)         1.134    14.799    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[5].redBlock[1].arrow[1].swap/comp
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.097    14.896 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953/O
                         net (fo=1, routed)           0.595    15.490    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.097    15.587 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628/O
                         net (fo=1, routed)           0.376    15.963    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    16.248 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5301/CO[3]
                         net (fo=96, routed)          1.449    17.696    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[5].redBlock[3].arrow[0].swap/comp
    SLICE_X62Y104        LUT5 (Prop_lut5_I4_O)        0.097    17.793 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3687/O
                         net (fo=12, routed)          0.750    18.544    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][47][7]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.097    18.641 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311/O
                         net (fo=1, routed)           0.000    18.641    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    18.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3689/CO[3]
                         net (fo=160, routed)         1.211    20.151    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[7].swap/comp
    SLICE_X62Y105        LUT6 (Prop_lut6_I3_O)        0.097    20.248 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732/O
                         net (fo=1, routed)           0.673    20.921    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    21.018 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330/O
                         net (fo=1, routed)           0.000    21.018    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.319 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.381    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.478 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.238    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.335 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.335    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.730 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.871    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.968 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.555    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.652 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.652    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.047 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.489 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.250    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.347 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.347    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.646 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.521    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.618 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.496 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.862    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.273 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.451    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.548 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    33.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.539 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.567    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.664 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.497    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.594 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.901    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.998 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.336    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.621 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.841    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.938 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.701    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.798 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    39.089    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.186 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.418    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.829 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.980    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    41.077 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    42.128    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.225 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.443    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.540 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.893    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.267 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.496 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    45.105    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.202 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.202    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.604 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.754    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.480    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.592 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.592    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.427    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.524 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.982    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    50.079 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    50.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.491 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.537    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.634 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.450    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.547 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.867    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.241 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          1.252    54.493    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.097    54.590 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806/O
                         net (fo=2, routed)           0.801    55.391    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I1_O)        0.097    55.488 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314/O
                         net (fo=1, routed)           0.239    55.727    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    56.113 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_71/CO[3]
                         net (fo=16, routed)          0.698    56.811    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp
    SLICE_X45Y65         LUT6 (Prop_lut6_I5_O)        0.097    56.908 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_18/O
                         net (fo=1, routed)           0.516    57.423    design_1_i/sort_ip_0/U0/sorted[10][0]
    SLICE_X36Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.520 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_7/O
                         net (fo=1, routed)           0.668    58.188    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_7_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I2_O)        0.097    58.285 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_2/O
                         net (fo=1, routed)           0.383    58.668    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_2_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I3_O)        0.097    58.765 r  design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.765    design_1_i/sort_ip_0/axi_rdata[16]_bret__1_i_1_n_0
    SLICE_X40Y75         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.097    22.683    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y75         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1/C
                         clock pessimism              0.101    22.783    
                         clock uncertainty           -0.305    22.478    
    SLICE_X40Y75         FDRE (Setup_fdre_C_D)        0.033    22.511    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[16]_bret__1
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -58.765    
  -------------------------------------------------------------------
                         slack                                -36.254    

Slack (VIOLATED) :        -36.185ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.945ns  (logic 12.502ns (22.347%)  route 43.443ns (77.653%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 22.689 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.922    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    46.019 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.492    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.589 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.936    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    47.033 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    48.032 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    49.080    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    49.177 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.543    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.640 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    50.217    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.794    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.891 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.462    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.559 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    53.040    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.414 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.336    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.433 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    55.189    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.286 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.757    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    56.149 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          1.125    57.274    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.097    57.371 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_20/O
                         net (fo=1, routed)           0.381    57.752    design_1_i/sort_ip_0/U0/sorted[15][7]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.097    57.849 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_9/O
                         net (fo=1, routed)           0.497    58.346    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_9_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I1_O)        0.097    58.443 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_5/O
                         net (fo=1, routed)           0.197    58.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_5_n_0
    SLICE_X37Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.737 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.737    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1_n_0
    SLICE_X37Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.103    22.689    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X37Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1/C
                         clock pessimism              0.135    22.823    
                         clock uncertainty           -0.305    22.518    
    SLICE_X37Y70         FDRE (Setup_fdre_C_D)        0.033    22.551    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[31]_bret__1
  -------------------------------------------------------------------
                         required time                         22.551    
                         arrival time                         -58.737    
  -------------------------------------------------------------------
                         slack                                -36.185    

Slack (VIOLATED) :        -36.151ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.914ns  (logic 12.521ns (22.393%)  route 43.393ns (77.607%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 22.692 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.922    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    46.019 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.492    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.589 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.936    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    47.033 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    48.032 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    49.080    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    49.177 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.543    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.640 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    50.217    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.794    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.891 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.462    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.559 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    53.040    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.414 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.900    54.314    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.097    54.411 f  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_27/O
                         net (fo=4, routed)           0.981    55.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][12][1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.097    55.489 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95/O
                         net (fo=1, routed)           0.220    55.709    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    56.120 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_34/CO[3]
                         net (fo=16, routed)          1.092    57.212    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X45Y67         LUT5 (Prop_lut5_I4_O)        0.097    57.309 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_15/O
                         net (fo=1, routed)           0.434    57.743    design_1_i/sort_ip_0/U0/sorted[13][5]
    SLICE_X43Y67         LUT6 (Prop_lut6_I0_O)        0.097    57.840 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_6/O
                         net (fo=1, routed)           0.478    58.318    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_6_n_0
    SLICE_X40Y66         LUT6 (Prop_lut6_I1_O)        0.097    58.415 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_2/O
                         net (fo=1, routed)           0.193    58.609    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_2_n_0
    SLICE_X43Y66         LUT6 (Prop_lut6_I3_O)        0.097    58.706 r  design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.706    design_1_i/sort_ip_0/axi_rdata[13]_bret__1_i_1_n_0
    SLICE_X43Y66         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.106    22.692    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X43Y66         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1/C
                         clock pessimism              0.135    22.826    
                         clock uncertainty           -0.305    22.521    
    SLICE_X43Y66         FDRE (Setup_fdre_C_D)        0.033    22.554    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]_bret__1
  -------------------------------------------------------------------
                         required time                         22.554    
                         arrival time                         -58.706    
  -------------------------------------------------------------------
                         slack                                -36.151    

Slack (VIOLATED) :        -36.138ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        56.002ns  (logic 12.694ns (22.667%)  route 43.308ns (77.333%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.484ns = ( 22.686 - 20.202 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          1.516     2.650    design_1_i/sort_ip_0/FCLK_CLK0_repN_1_alias
    SLICE_X99Y105        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.341     2.991 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/Q
                         net (fo=12, routed)          0.751     3.742    design_1_i/sort_ip_0/U0/receiveData[368]
    SLICE_X98Y105        LUT4 (Prop_lut4_I0_O)        0.097     3.839 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788/O
                         net (fo=1, routed)           0.000     3.839    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.218 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7885/CO[3]
                         net (fo=80, routed)          0.814     5.032    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[23].redBlock[0].arrow[0].swap/comp
    SLICE_X98Y106        LUT3 (Prop_lut3_I2_O)        0.097     5.129 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1729/O
                         net (fo=4, routed)           0.486     5.616    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][46][3]
    SLICE_X99Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.713 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799/O
                         net (fo=1, routed)           0.363     6.075    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.449 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7889/CO[3]
                         net (fo=64, routed)          1.031     7.481    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[11].redBlock[0].arrow[0].swap/comp
    SLICE_X100Y107       LUT5 (Prop_lut5_I4_O)        0.097     7.578 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1499/O
                         net (fo=6, routed)           0.549     8.126    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][46][1]
    SLICE_X96Y106        LUT4 (Prop_lut4_I2_O)        0.097     8.223 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.602 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6607/CO[3]
                         net (fo=80, routed)          1.174     9.777    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[11].redBlock[1].arrow[0].swap/comp
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.097     9.874 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1525/O
                         net (fo=4, routed)           0.590    10.463    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][47][1]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.097    10.560 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906/O
                         net (fo=1, routed)           0.627    11.187    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906_n_0
    SLICE_X93Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    11.579 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6609/CO[3]
                         net (fo=64, routed)          1.036    12.615    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[5].redBlock[0].arrow[3].swap/comp
    SLICE_X93Y107        LUT5 (Prop_lut5_I4_O)        0.097    12.712 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1234/O
                         net (fo=10, routed)          0.443    13.155    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][47][3]
    SLICE_X91Y107        LUT4 (Prop_lut4_I0_O)        0.097    13.252 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621/O
                         net (fo=1, routed)           0.000    13.252    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.664 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5299/CO[3]
                         net (fo=120, routed)         1.134    14.799    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[5].redBlock[1].arrow[1].swap/comp
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.097    14.896 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953/O
                         net (fo=1, routed)           0.595    15.490    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.097    15.587 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628/O
                         net (fo=1, routed)           0.376    15.963    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    16.248 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5301/CO[3]
                         net (fo=96, routed)          1.449    17.696    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[5].redBlock[3].arrow[0].swap/comp
    SLICE_X62Y104        LUT5 (Prop_lut5_I4_O)        0.097    17.793 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3687/O
                         net (fo=12, routed)          0.750    18.544    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][47][7]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.097    18.641 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311/O
                         net (fo=1, routed)           0.000    18.641    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    18.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3689/CO[3]
                         net (fo=160, routed)         1.211    20.151    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[7].swap/comp
    SLICE_X62Y105        LUT6 (Prop_lut6_I3_O)        0.097    20.248 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732/O
                         net (fo=1, routed)           0.673    20.921    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    21.018 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330/O
                         net (fo=1, routed)           0.000    21.018    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.319 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.381    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.478 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.238    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.335 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.335    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.730 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.871    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.968 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.555    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.652 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.652    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.047 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.489 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.250    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.347 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.347    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.646 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.521    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.618 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.496 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.862    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.273 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.451    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.548 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    33.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.539 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.567    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.664 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.497    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.594 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.901    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.998 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.336    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.621 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.841    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.938 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.701    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.798 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    39.089    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.186 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.418    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.829 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.980    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    41.077 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    42.128    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.225 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.443    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.540 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.893    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.267 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.496 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    45.105    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.202 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.202    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.604 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.754    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.480    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.592 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.592    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.427    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.524 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.982    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    50.079 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    50.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.491 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.537    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.634 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.450    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.547 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.867    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.241 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          0.907    54.148    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.097    54.245 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210/O
                         net (fo=2, routed)           0.835    55.080    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.097    55.177 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119/O
                         net (fo=1, routed)           0.363    55.540    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.932 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_41/CO[3]
                         net (fo=16, routed)          0.981    56.913    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp
    SLICE_X44Y65         LUT6 (Prop_lut6_I5_O)        0.097    57.010 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_18/O
                         net (fo=1, routed)           0.281    57.291    design_1_i/sort_ip_0/U0/sorted[9][2]
    SLICE_X44Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.388 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_7/O
                         net (fo=1, routed)           0.558    57.946    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_7_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I2_O)        0.097    58.043 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_2/O
                         net (fo=1, routed)           0.512    58.555    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_2_n_0
    SLICE_X44Y72         LUT6 (Prop_lut6_I3_O)        0.097    58.652 r  design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.652    design_1_i/sort_ip_0/axi_rdata[10]_bret__1_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.100    22.686    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1/C
                         clock pessimism              0.101    22.786    
                         clock uncertainty           -0.305    22.481    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)        0.032    22.513    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]_bret__1
  -------------------------------------------------------------------
                         required time                         22.513    
                         arrival time                         -58.652    
  -------------------------------------------------------------------
                         slack                                -36.138    

Slack (VIOLATED) :        -36.091ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.844ns  (logic 12.239ns (21.916%)  route 43.605ns (78.084%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=5 LUT4=12 LUT5=9 LUT6=20)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.481ns = ( 22.683 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          1.033    46.212    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X60Y62         LUT5 (Prop_lut5_I4_O)        0.097    46.309 f  design_1_i/sort_ip_0/axi_rdata[28]_bret__1_i_136/O
                         net (fo=6, routed)           1.223    47.533    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][18][4]
    SLICE_X31Y58         LUT4 (Prop_lut4_I3_O)        0.097    47.630 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1519/O
                         net (fo=1, routed)           0.585    48.215    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1519_n_0
    SLICE_X30Y58         LUT5 (Prop_lut5_I0_O)        0.097    48.312 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_958/O
                         net (fo=1, routed)           0.455    48.767    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_958_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    49.062 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_387/CO[3]
                         net (fo=33, routed)          0.899    49.961    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X29Y57         LUT5 (Prop_lut5_I4_O)        0.097    50.058 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__1_i_57/O
                         net (fo=5, routed)           0.604    50.662    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][26][6]
    SLICE_X30Y57         LUT4 (Prop_lut4_I1_O)        0.097    50.759 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_392/O
                         net (fo=1, routed)           0.000    50.759    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_392_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    51.043 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_85/CO[3]
                         net (fo=48, routed)          1.147    52.190    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[3].arrow[2].swap/comp
    SLICE_X36Y56         LUT6 (Prop_lut6_I5_O)        0.097    52.287 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1177/O
                         net (fo=2, routed)           0.599    52.886    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][26][4]
    SLICE_X36Y57         LUT6 (Prop_lut6_I0_O)        0.097    52.983 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_588/O
                         net (fo=1, routed)           0.450    53.433    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_588_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    53.728 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_207/CO[3]
                         net (fo=16, routed)          1.024    54.752    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X33Y58         LUT6 (Prop_lut6_I5_O)        0.097    54.849 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__1_i_36/O
                         net (fo=4, routed)           0.497    55.346    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][26][1]
    SLICE_X33Y63         LUT4 (Prop_lut4_I3_O)        0.097    55.443 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_215/O
                         net (fo=1, routed)           0.000    55.443    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_215_n_0
    SLICE_X33Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    55.838 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_52/CO[3]
                         net (fo=16, routed)          1.091    56.929    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[13].arrow[0].swap/comp
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.097    57.026 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_14/O
                         net (fo=1, routed)           0.279    57.305    design_1_i/sort_ip_0/U0/sorted[26][2]
    SLICE_X39Y67         LUT6 (Prop_lut6_I5_O)        0.097    57.402 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_5/O
                         net (fo=1, routed)           0.690    58.092    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_5_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.097    58.189 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_2/O
                         net (fo=1, routed)           0.350    58.539    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_2_n_0
    SLICE_X43Y74         LUT6 (Prop_lut6_I3_O)        0.097    58.636 r  design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.636    design_1_i/sort_ip_0/axi_rdata[18]_bret__1_i_1_n_0
    SLICE_X43Y74         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.097    22.683    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X43Y74         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1/C
                         clock pessimism              0.135    22.817    
                         clock uncertainty           -0.305    22.512    
    SLICE_X43Y74         FDRE (Setup_fdre_C_D)        0.032    22.544    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[18]_bret__1
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                         -58.636    
  -------------------------------------------------------------------
                         slack                                -36.091    

Slack (VIOLATED) :        -36.084ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.839ns  (logic 12.502ns (22.389%)  route 43.337ns (77.611%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 22.685 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.922    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    46.019 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.492    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.589 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.936    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    47.033 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    48.032 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    49.080    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    49.177 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.543    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.640 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    50.217    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.794    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.891 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.462    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.559 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    53.040    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.414 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.336    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.433 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    55.189    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.286 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.757    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    56.149 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          0.787    56.936    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X44Y72         LUT5 (Prop_lut5_I4_O)        0.097    57.033 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_15/O
                         net (fo=1, routed)           0.551    57.584    design_1_i/sort_ip_0/U0/sorted[15][3]
    SLICE_X38Y72         LUT6 (Prop_lut6_I0_O)        0.097    57.681 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_6/O
                         net (fo=1, routed)           0.562    58.243    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_6_n_0
    SLICE_X37Y72         LUT6 (Prop_lut6_I1_O)        0.097    58.340 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_2/O
                         net (fo=1, routed)           0.194    58.534    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_2_n_0
    SLICE_X37Y73         LUT6 (Prop_lut6_I3_O)        0.097    58.631 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.631    design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_1_n_0
    SLICE_X37Y73         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.099    22.685    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X37Y73         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1/C
                         clock pessimism              0.135    22.819    
                         clock uncertainty           -0.305    22.514    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)        0.032    22.546    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[27]_bret__1
  -------------------------------------------------------------------
                         required time                         22.546    
                         arrival time                         -58.631    
  -------------------------------------------------------------------
                         slack                                -36.084    

Slack (VIOLATED) :        -36.076ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.873ns  (logic 12.521ns (22.410%)  route 43.352ns (77.590%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.488ns = ( 22.690 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.922    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    46.019 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.492    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.589 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.936    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    47.033 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    48.032 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    49.080    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    49.177 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.543    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.640 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    50.217    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.794    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.891 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.462    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.559 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    53.040    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.414 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.900    54.314    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X47Y66         LUT5 (Prop_lut5_I4_O)        0.097    54.411 f  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_27/O
                         net (fo=4, routed)           0.981    55.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][12][1]
    SLICE_X47Y72         LUT6 (Prop_lut6_I3_O)        0.097    55.489 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95/O
                         net (fo=1, routed)           0.220    55.709    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_95_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    56.120 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_34/CO[3]
                         net (fo=16, routed)          1.129    57.249    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[6].arrow[0].swap/comp
    SLICE_X45Y68         LUT5 (Prop_lut5_I4_O)        0.097    57.346 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_15/O
                         net (fo=1, routed)           0.396    57.742    design_1_i/sort_ip_0/U0/sorted[12][5]
    SLICE_X44Y68         LUT6 (Prop_lut6_I0_O)        0.097    57.839 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_6/O
                         net (fo=1, routed)           0.430    58.269    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_6_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I1_O)        0.097    58.366 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_2/O
                         net (fo=1, routed)           0.202    58.568    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_2_n_0
    SLICE_X38Y69         LUT6 (Prop_lut6_I3_O)        0.097    58.665 r  design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.665    design_1_i/sort_ip_0/axi_rdata[5]_bret__1_i_1_n_0
    SLICE_X38Y69         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.104    22.690    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X38Y69         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1/C
                         clock pessimism              0.135    22.824    
                         clock uncertainty           -0.305    22.519    
    SLICE_X38Y69         FDRE (Setup_fdre_C_D)        0.069    22.588    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]_bret__1
  -------------------------------------------------------------------
                         required time                         22.588    
                         arrival time                         -58.665    
  -------------------------------------------------------------------
                         slack                                -36.076    

Slack (VIOLATED) :        -36.039ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.943ns  (logic 12.694ns (22.691%)  route 43.249ns (77.309%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 22.689 - 20.202 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          1.516     2.650    design_1_i/sort_ip_0/FCLK_CLK0_repN_1_alias
    SLICE_X99Y105        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.341     2.991 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/Q
                         net (fo=12, routed)          0.751     3.742    design_1_i/sort_ip_0/U0/receiveData[368]
    SLICE_X98Y105        LUT4 (Prop_lut4_I0_O)        0.097     3.839 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788/O
                         net (fo=1, routed)           0.000     3.839    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.218 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7885/CO[3]
                         net (fo=80, routed)          0.814     5.032    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[23].redBlock[0].arrow[0].swap/comp
    SLICE_X98Y106        LUT3 (Prop_lut3_I2_O)        0.097     5.129 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1729/O
                         net (fo=4, routed)           0.486     5.616    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][46][3]
    SLICE_X99Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.713 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799/O
                         net (fo=1, routed)           0.363     6.075    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.449 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7889/CO[3]
                         net (fo=64, routed)          1.031     7.481    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[11].redBlock[0].arrow[0].swap/comp
    SLICE_X100Y107       LUT5 (Prop_lut5_I4_O)        0.097     7.578 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1499/O
                         net (fo=6, routed)           0.549     8.126    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][46][1]
    SLICE_X96Y106        LUT4 (Prop_lut4_I2_O)        0.097     8.223 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.602 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6607/CO[3]
                         net (fo=80, routed)          1.174     9.777    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[11].redBlock[1].arrow[0].swap/comp
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.097     9.874 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1525/O
                         net (fo=4, routed)           0.590    10.463    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][47][1]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.097    10.560 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906/O
                         net (fo=1, routed)           0.627    11.187    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906_n_0
    SLICE_X93Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    11.579 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6609/CO[3]
                         net (fo=64, routed)          1.036    12.615    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[5].redBlock[0].arrow[3].swap/comp
    SLICE_X93Y107        LUT5 (Prop_lut5_I4_O)        0.097    12.712 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1234/O
                         net (fo=10, routed)          0.443    13.155    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][47][3]
    SLICE_X91Y107        LUT4 (Prop_lut4_I0_O)        0.097    13.252 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621/O
                         net (fo=1, routed)           0.000    13.252    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.664 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5299/CO[3]
                         net (fo=120, routed)         1.134    14.799    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[5].redBlock[1].arrow[1].swap/comp
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.097    14.896 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953/O
                         net (fo=1, routed)           0.595    15.490    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.097    15.587 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628/O
                         net (fo=1, routed)           0.376    15.963    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    16.248 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5301/CO[3]
                         net (fo=96, routed)          1.449    17.696    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[5].redBlock[3].arrow[0].swap/comp
    SLICE_X62Y104        LUT5 (Prop_lut5_I4_O)        0.097    17.793 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3687/O
                         net (fo=12, routed)          0.750    18.544    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][47][7]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.097    18.641 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311/O
                         net (fo=1, routed)           0.000    18.641    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    18.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3689/CO[3]
                         net (fo=160, routed)         1.211    20.151    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[7].swap/comp
    SLICE_X62Y105        LUT6 (Prop_lut6_I3_O)        0.097    20.248 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732/O
                         net (fo=1, routed)           0.673    20.921    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    21.018 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330/O
                         net (fo=1, routed)           0.000    21.018    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.319 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.381    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.478 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.238    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.335 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.335    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.730 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.871    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.968 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.555    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.652 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.652    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.047 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.489 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.250    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.347 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.347    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.646 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.521    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.618 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.496 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.862    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.273 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.451    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.548 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    33.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.539 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.567    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.664 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.497    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.594 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.901    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.998 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.336    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.621 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.841    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.938 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.701    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.798 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    39.089    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.186 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.418    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.829 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.980    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    41.077 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    42.128    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.225 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.443    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.540 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.893    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.267 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.496 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    45.105    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.202 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.202    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.604 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.754    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.480    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.592 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.592    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.427    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.524 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.982    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    50.079 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    50.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.491 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.537    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.634 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.450    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.547 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.867    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.241 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          0.907    54.148    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I5_O)        0.097    54.245 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210/O
                         net (fo=2, routed)           0.835    55.080    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_210_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I3_O)        0.097    55.177 r  design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119/O
                         net (fo=1, routed)           0.363    55.540    design_1_i/sort_ip_0/axi_rdata[15]_bret__1_i_119_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    55.932 r  design_1_i/sort_ip_0/axi_rdata_reg[15]_bret__1_i_41/CO[3]
                         net (fo=16, routed)          0.992    56.924    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[4].arrow[0].swap/comp
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.097    57.021 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_18/O
                         net (fo=1, routed)           0.394    57.415    design_1_i/sort_ip_0/U0/sorted[9][1]
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.097    57.512 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_7/O
                         net (fo=1, routed)           0.685    58.197    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_7_n_0
    SLICE_X36Y69         LUT6 (Prop_lut6_I2_O)        0.097    58.294 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_2/O
                         net (fo=1, routed)           0.202    58.496    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_2_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.593 r  design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.593    design_1_i/sort_ip_0/axi_rdata[9]_bret__1_i_1_n_0
    SLICE_X36Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.103    22.689    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X36Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1/C
                         clock pessimism              0.101    22.789    
                         clock uncertainty           -0.305    22.484    
    SLICE_X36Y70         FDRE (Setup_fdre_C_D)        0.069    22.553    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]_bret__1
  -------------------------------------------------------------------
                         required time                         22.553    
                         arrival time                         -58.593    
  -------------------------------------------------------------------
                         slack                                -36.039    

Slack (VIOLATED) :        -36.017ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.773ns  (logic 12.502ns (22.416%)  route 43.271ns (77.584%))
  Logic Levels:           68  (CARRY4=21 LUT2=1 LUT3=4 LUT4=11 LUT5=11 LUT6=20)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.486ns = ( 22.688 - 20.202 ) 
    Source Clock Delay      (SCD):    2.792ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.113     1.247    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.079     1.326 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.113     1.439    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.079     1.518 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.274     2.792    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X45Y6          FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y6          FDRE (Prop_fdre_C_Q)         0.341     3.133 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[14]/Q
                         net (fo=12, routed)          0.621     3.754    design_1_i/sort_ip_0/U0/receiveData[14]
    SLICE_X46Y5          LUT4 (Prop_lut4_I0_O)        0.097     3.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761/O
                         net (fo=1, routed)           0.000     3.851    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8761_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284     4.135 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7801/CO[3]
                         net (fo=86, routed)          1.229     5.364    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X47Y7          LUT3 (Prop_lut3_I2_O)        0.097     5.461 f  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7691/O
                         net (fo=4, routed)           0.419     5.880    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][1][7]
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.097     5.977 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705/O
                         net (fo=1, routed)           0.333     6.310    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8705_n_0
    SLICE_X48Y6          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     6.595 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7692/CO[3]
                         net (fo=71, routed)          1.015     7.610    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[0].redBlock[0].arrow[1].swap/comp
    SLICE_X45Y8          LUT5 (Prop_lut5_I4_O)        0.097     7.707 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_1646/O
                         net (fo=6, routed)           0.567     8.273    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][3][6]
    SLICE_X47Y8          LUT4 (Prop_lut4_I0_O)        0.097     8.370 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815/O
                         net (fo=1, routed)           0.000     8.370    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7815_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     8.669 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6269/CO[3]
                         net (fo=80, routed)          0.871     9.540    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y10         LUT6 (Prop_lut6_I5_O)        0.097     9.637 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1451/O
                         net (fo=4, routed)           0.720    10.357    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][2][1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I4_O)        0.097    10.454 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734/O
                         net (fo=1, routed)           0.497    10.951    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7734_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    11.362 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6208/CO[3]
                         net (fo=64, routed)          1.176    12.539    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X43Y13         LUT5 (Prop_lut5_I4_O)        0.097    12.636 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__4_i_1187/O
                         net (fo=12, routed)          0.705    13.341    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][2][2]
    SLICE_X43Y16         LUT4 (Prop_lut4_I2_O)        0.097    13.438 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531/O
                         net (fo=1, routed)           0.000    13.438    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6531_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.850 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5072/CO[3]
                         net (fo=120, routed)         1.216    15.066    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X40Y20         LUT6 (Prop_lut6_I3_O)        0.097    15.163 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792/O
                         net (fo=1, routed)           0.328    15.491    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7792_n_0
    SLICE_X39Y20         LUT5 (Prop_lut5_I0_O)        0.097    15.588 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248/O
                         net (fo=1, routed)           0.359    15.947    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6248_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    16.339 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_4784/CO[3]
                         net (fo=96, routed)          1.024    17.363    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X42Y27         LUT5 (Prop_lut5_I4_O)        0.097    17.460 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_757/O
                         net (fo=12, routed)          1.059    18.519    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][3][5]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.097    18.616 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049/O
                         net (fo=1, routed)           0.000    18.616    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5049_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    18.917 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3275/CO[3]
                         net (fo=167, routed)         1.118    20.035    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X27Y30         LUT6 (Prop_lut6_I3_O)        0.097    20.132 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501/O
                         net (fo=1, routed)           0.716    20.847    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6501_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.101    20.948 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981/O
                         net (fo=1, routed)           0.000    20.948    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4981_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348    21.296 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3222/CO[3]
                         net (fo=103, routed)         1.060    22.356    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[0].redBlock[0].arrow[3].swap/comp
    SLICE_X22Y29         LUT6 (Prop_lut6_I5_O)        0.097    22.453 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_403/O
                         net (fo=14, routed)          1.078    23.532    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][7][1]
    SLICE_X31Y35         LUT4 (Prop_lut4_I1_O)        0.097    23.629 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216/O
                         net (fo=1, routed)           0.000    23.629    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3216_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    24.024 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1818/CO[3]
                         net (fo=165, routed)         1.287    25.311    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[0].redBlock[1].arrow[1].swap/comp
    SLICE_X35Y38         LUT6 (Prop_lut6_I0_O)        0.097    25.408 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946/O
                         net (fo=1, routed)           0.813    26.221    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4946_n_0
    SLICE_X37Y39         LUT3 (Prop_lut3_I1_O)        0.097    26.318 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199/O
                         net (fo=1, routed)           0.000    26.318    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3199_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    26.676 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1816/CO[3]
                         net (fo=96, routed)          0.931    27.607    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.097    27.704 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_368/O
                         net (fo=12, routed)          1.165    28.869    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][7][1]
    SLICE_X59Y42         LUT4 (Prop_lut4_I0_O)        0.097    28.966 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896/O
                         net (fo=1, routed)           0.000    28.966    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2896_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    29.361 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1583/CO[3]
                         net (fo=160, routed)         1.322    30.683    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[0].redBlock[0].arrow[7].swap/comp
    SLICE_X71Y47         LUT6 (Prop_lut6_I0_O)        0.097    30.780 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237/O
                         net (fo=1, routed)           0.718    31.498    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3237_n_0
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.097    31.595 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827/O
                         net (fo=1, routed)           0.000    31.595    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1827_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    32.007 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_890/CO[3]
                         net (fo=88, routed)          1.154    33.161    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[0].redBlock[1].arrow[7].swap/comp
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.097    33.258 r  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_283/O
                         net (fo=8, routed)           0.906    34.163    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[12][23][5]
    SLICE_X63Y48         LUT4 (Prop_lut4_I1_O)        0.097    34.260 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529/O
                         net (fo=1, routed)           0.000    34.260    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2529_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    34.561 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1263/CO[3]
                         net (fo=96, routed)          1.307    35.868    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[0].redBlock[2].arrow[3].swap/comp
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.097    35.965 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288/O
                         net (fo=1, routed)           0.584    36.549    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4288_n_0
    SLICE_X63Y51         LUT3 (Prop_lut3_I2_O)        0.101    36.650 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515/O
                         net (fo=1, routed)           0.000    36.650    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2515_n_0
    SLICE_X63Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.358    37.008 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1260/CO[3]
                         net (fo=40, routed)          0.930    37.939    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[0].redBlock[4].arrow[1].swap/comp
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.097    38.036 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284/O
                         net (fo=1, routed)           0.581    38.617    design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_284_n_0
    SLICE_X62Y54         LUT5 (Prop_lut5_I4_O)        0.097    38.714 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_128/O
                         net (fo=5, routed)           0.844    39.558    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[14][19][1]
    SLICE_X62Y66         LUT5 (Prop_lut5_I2_O)        0.097    39.655 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_rewire/O
                         net (fo=1, routed)           0.000    39.655    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1277_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379    40.034 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_483/CO[3]
                         net (fo=36, routed)          0.872    40.906    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[0].redBlock[9].arrow[0].swap/comp
    SLICE_X59Y66         LUT4 (Prop_lut4_I3_O)        0.097    41.003 f  design_1_i/sort_ip_0/axi_rdata[29]_bret__4_i_78_rewire/O
                         net (fo=7, routed)           0.809    41.812    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[15][18][5]
    SLICE_X61Y76         LUT6 (Prop_lut6_I4_O)        0.239    42.051 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775/O
                         net (fo=1, routed)           0.471    42.523    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_775_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    42.818 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_262/CO[3]
                         net (fo=62, routed)          0.846    43.664    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[18].swap/comp
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.097    43.761 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1713_rewire/O
                         net (fo=2, routed)           0.479    44.239    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][18][5]
    SLICE_X61Y66         LUT6 (Prop_lut6_I5_O)        0.097    44.336 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299/O
                         net (fo=1, routed)           0.548    44.885    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1299_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    45.180 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_747/CO[3]
                         net (fo=18, routed)          0.742    45.922    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X58Y65         LUT5 (Prop_lut5_I4_O)        0.097    46.019 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_105/O
                         net (fo=12, routed)          0.473    46.492    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[17][2][0]
    SLICE_X57Y65         LUT4 (Prop_lut4_I3_O)        0.097    46.589 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309/O
                         net (fo=1, routed)           0.347    46.936    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1309_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.097    47.033 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751/O
                         net (fo=1, routed)           0.607    47.640    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_751_n_0
    SLICE_X56Y62         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    48.032 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_290/CO[3]
                         net (fo=80, routed)          1.049    49.080    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[2].swap/comp
    SLICE_X56Y64         LUT5 (Prop_lut5_I4_O)        0.097    49.177 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__1_i_170/O
                         net (fo=3, routed)           0.366    49.543    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][10][3]
    SLICE_X56Y63         LUT6 (Prop_lut6_I4_O)        0.097    49.640 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759/O
                         net (fo=1, routed)           0.577    50.217    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_759_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    50.591 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_293/CO[3]
                         net (fo=40, routed)          1.203    51.794    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[2].swap/comp
    SLICE_X52Y65         LUT4 (Prop_lut4_I0_O)        0.097    51.891 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_93_rewire/O
                         net (fo=4, routed)           0.571    52.462    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[19][14][2]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.097    52.559 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650/O
                         net (fo=1, routed)           0.481    53.040    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_650_n_0
    SLICE_X49Y67         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.414 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_239/CO[3]
                         net (fo=16, routed)          0.922    54.336    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[3].arrow[0].swap/comp
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.097    54.433 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__1_i_39/O
                         net (fo=4, routed)           0.756    55.189    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[20][14][0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I2_O)        0.097    55.286 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243/O
                         net (fo=1, routed)           0.470    55.757    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_243_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    56.149 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_57/CO[3]
                         net (fo=16, routed)          0.893    57.042    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[7].arrow[0].swap/comp
    SLICE_X46Y70         LUT5 (Prop_lut5_I4_O)        0.097    57.139 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_15/O
                         net (fo=1, routed)           0.426    57.565    design_1_i/sort_ip_0/U0/sorted[14][5]
    SLICE_X40Y70         LUT6 (Prop_lut6_I0_O)        0.097    57.662 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_6/O
                         net (fo=1, routed)           0.608    58.270    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_6_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I1_O)        0.097    58.367 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_2/O
                         net (fo=1, routed)           0.101    58.468    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_2_n_0
    SLICE_X40Y70         LUT6 (Prop_lut6_I3_O)        0.097    58.565 r  design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.565    design_1_i/sort_ip_0/axi_rdata[21]_bret__1_i_1_n_0
    SLICE_X40Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.102    22.688    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X40Y70         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1/C
                         clock pessimism              0.135    22.822    
                         clock uncertainty           -0.305    22.517    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)        0.030    22.547    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[21]_bret__1
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                         -58.565    
  -------------------------------------------------------------------
                         slack                                -36.017    

Slack (VIOLATED) :        -36.011ns  (required time - arrival time)
  Source:                 design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_fpga_0 rise@20.202ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        55.913ns  (logic 12.688ns (22.692%)  route 43.225ns (77.308%))
  Logic Levels:           69  (CARRY4=21 LUT2=2 LUT3=4 LUT4=10 LUT5=6 LUT6=26)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.485ns = ( 22.687 - 20.202 ) 
    Source Clock Delay      (SCD):    2.650ns
    Clock Pessimism Removal (CPR):    0.101ns
  Clock Uncertainty:      0.305ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.606ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.863     0.863    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.079     0.942 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.113     1.055    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.079     1.134 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          1.516     2.650    design_1_i/sort_ip_0/FCLK_CLK0_repN_1_alias
    SLICE_X99Y105        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.341     2.991 r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[368]/Q
                         net (fo=12, routed)          0.751     3.742    design_1_i/sort_ip_0/U0/receiveData[368]
    SLICE_X98Y105        LUT4 (Prop_lut4_I0_O)        0.097     3.839 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788/O
                         net (fo=1, routed)           0.000     3.839    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8788_n_0
    SLICE_X98Y105        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     4.218 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7885/CO[3]
                         net (fo=80, routed)          0.814     5.032    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[0].l2[0].blueGreenBlock[23].redBlock[0].arrow[0].swap/comp
    SLICE_X98Y106        LUT3 (Prop_lut3_I2_O)        0.097     5.129 f  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1729/O
                         net (fo=4, routed)           0.486     5.616    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[1][46][3]
    SLICE_X99Y105        LUT6 (Prop_lut6_I4_O)        0.097     5.713 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799/O
                         net (fo=1, routed)           0.363     6.075    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_8799_n_0
    SLICE_X101Y105       CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     6.449 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_7889/CO[3]
                         net (fo=64, routed)          1.031     7.481    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[0].blueGreenBlock[11].redBlock[0].arrow[0].swap/comp
    SLICE_X100Y107       LUT5 (Prop_lut5_I4_O)        0.097     7.578 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1499/O
                         net (fo=6, routed)           0.549     8.126    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[2][46][1]
    SLICE_X96Y106        LUT4 (Prop_lut4_I2_O)        0.097     8.223 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897/O
                         net (fo=1, routed)           0.000     8.223    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7897_n_0
    SLICE_X96Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     8.602 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6607/CO[3]
                         net (fo=80, routed)          1.174     9.777    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[1].l2[1].blueGreenBlock[11].redBlock[1].arrow[0].swap/comp
    SLICE_X98Y109        LUT6 (Prop_lut6_I5_O)        0.097     9.874 f  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_1525/O
                         net (fo=4, routed)           0.590    10.463    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[3][47][1]
    SLICE_X94Y110        LUT6 (Prop_lut6_I4_O)        0.097    10.560 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906/O
                         net (fo=1, routed)           0.627    11.187    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7906_n_0
    SLICE_X93Y109        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    11.579 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_6609/CO[3]
                         net (fo=64, routed)          1.036    12.615    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[0].blueGreenBlock[5].redBlock[0].arrow[3].swap/comp
    SLICE_X93Y107        LUT5 (Prop_lut5_I4_O)        0.097    12.712 r  design_1_i/sort_ip_0/axi_rdata[27]_bret__4_i_1234/O
                         net (fo=10, routed)          0.443    13.155    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[4][47][3]
    SLICE_X91Y107        LUT4 (Prop_lut4_I0_O)        0.097    13.252 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621/O
                         net (fo=1, routed)           0.000    13.252    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6621_n_0
    SLICE_X91Y107        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    13.664 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5299/CO[3]
                         net (fo=120, routed)         1.134    14.799    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[1].blueGreenBlock[5].redBlock[1].arrow[1].swap/comp
    SLICE_X86Y107        LUT6 (Prop_lut6_I3_O)        0.097    14.896 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953/O
                         net (fo=1, routed)           0.595    15.490    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_7953_n_0
    SLICE_X86Y108        LUT5 (Prop_lut5_I0_O)        0.097    15.587 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628/O
                         net (fo=1, routed)           0.376    15.963    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6628_n_0
    SLICE_X85Y108        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    16.248 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_5301/CO[3]
                         net (fo=96, routed)          1.449    17.696    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[2].l2[2].blueGreenBlock[5].redBlock[3].arrow[0].swap/comp
    SLICE_X62Y104        LUT5 (Prop_lut5_I4_O)        0.097    17.793 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3687/O
                         net (fo=12, routed)          0.750    18.544    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[6][47][7]
    SLICE_X64Y104        LUT4 (Prop_lut4_I1_O)        0.097    18.641 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311/O
                         net (fo=1, routed)           0.000    18.641    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5311_n_0
    SLICE_X64Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    18.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3689/CO[3]
                         net (fo=160, routed)         1.211    20.151    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[0].blueGreenBlock[2].redBlock[0].arrow[7].swap/comp
    SLICE_X62Y105        LUT6 (Prop_lut6_I3_O)        0.097    20.248 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732/O
                         net (fo=1, routed)           0.673    20.921    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6732_n_0
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.097    21.018 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330/O
                         net (fo=1, routed)           0.000    21.018    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5330_n_0
    SLICE_X60Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301    21.319 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3692/CO[3]
                         net (fo=96, routed)          1.061    22.381    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[1].blueGreenBlock[2].redBlock[1].arrow[3].swap/comp
    SLICE_X58Y107        LUT6 (Prop_lut6_I5_O)        0.097    22.478 r  design_1_i/sort_ip_0/axi_rdata[25]_bret__4_i_498/O
                         net (fo=10, routed)          0.760    23.238    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[8][43][1]
    SLICE_X59Y108        LUT4 (Prop_lut4_I1_O)        0.097    23.335 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850/O
                         net (fo=1, routed)           0.000    23.335    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3850_n_0
    SLICE_X59Y108        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.730 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2158/CO[3]
                         net (fo=112, routed)         1.141    24.871    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[2].blueGreenBlock[2].redBlock[2].arrow[1].swap/comp
    SLICE_X57Y111        LUT6 (Prop_lut6_I3_O)        0.097    24.968 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604/O
                         net (fo=1, routed)           0.586    25.555    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_6604_n_0
    SLICE_X57Y110        LUT2 (Prop_lut2_I0_O)        0.097    25.652 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296/O
                         net (fo=1, routed)           0.000    25.652    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_5296_n_0
    SLICE_X57Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    26.047 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_3662/CO[3]
                         net (fo=32, routed)          1.345    27.392    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[3].l2[3].blueGreenBlock[2].redBlock[4].arrow[0].swap/comp
    SLICE_X50Y114        LUT6 (Prop_lut6_I5_O)        0.097    27.489 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_604/O
                         net (fo=5, routed)           0.761    28.250    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[10][41][6]
    SLICE_X45Y118        LUT4 (Prop_lut4_I2_O)        0.097    28.347 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273/O
                         net (fo=1, routed)           0.000    28.347    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4273_n_0
    SLICE_X45Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299    28.646 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_2494/CO[3]
                         net (fo=40, routed)          0.874    29.521    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[0].blueGreenBlock[1].redBlock[0].arrow[9].swap/comp
    SLICE_X40Y118        LUT3 (Prop_lut3_I2_O)        0.097    29.618 f  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_294/O
                         net (fo=12, routed)          0.781    30.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[11][41][0]
    SLICE_X36Y118        LUT6 (Prop_lut6_I3_O)        0.097    30.496 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583/O
                         net (fo=1, routed)           0.366    30.862    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2583_n_0
    SLICE_X34Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    31.273 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1301/CO[3]
                         net (fo=96, routed)          1.179    32.451    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[1].blueGreenBlock[1].redBlock[0].arrow[1].swap/comp
    SLICE_X32Y120        LUT6 (Prop_lut6_I0_O)        0.097    32.548 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971/O
                         net (fo=1, routed)           0.530    33.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3971_n_0
    SLICE_X32Y119        LUT3 (Prop_lut3_I1_O)        0.112    33.191 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197/O
                         net (fo=1, routed)           0.000    33.191    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2197_n_0
    SLICE_X32Y119        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    33.539 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1014/CO[3]
                         net (fo=48, routed)          1.028    34.567    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[2].blueGreenBlock[1].redBlock[1].arrow[1].swap/comp
    SLICE_X43Y116        LUT5 (Prop_lut5_I4_O)        0.097    34.664 r  design_1_i/sort_ip_0/axi_rdata[30]_bret__4_i_262/O
                         net (fo=7, routed)           0.833    35.497    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[13][41][6]
    SLICE_X48Y99         LUT4 (Prop_lut4_I0_O)        0.097    35.594 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209/O
                         net (fo=1, routed)           0.307    35.901    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_4209_n_0
    SLICE_X48Y99         LUT5 (Prop_lut5_I0_O)        0.097    35.998 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442/O
                         net (fo=1, routed)           0.338    36.336    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_2442_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    36.621 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_1185/CO[3]
                         net (fo=69, routed)          1.220    37.841    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[3].blueGreenBlock[1].redBlock[2].arrow[1].swap/comp
    SLICE_X54Y92         LUT4 (Prop_lut4_I0_O)        0.097    37.938 r  design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345/O
                         net (fo=4, routed)           0.763    38.701    design_1_i/sort_ip_0/axi_rdata[24]_bret__4_i_345_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I3_O)        0.097    38.798 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675/O
                         net (fo=1, routed)           0.291    39.089    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1675_n_0
    SLICE_X64Y91         LUT6 (Prop_lut6_I0_O)        0.097    39.186 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218/O
                         net (fo=1, routed)           0.232    39.418    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1218_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.411    39.829 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_615/CO[3]
                         net (fo=72, routed)          1.151    40.980    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[4].l2[4].blueGreenBlock[1].redBlock[4].arrow[0].swap/comp
    SLICE_X67Y88         LUT6 (Prop_lut6_I5_O)        0.097    41.077 f  design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31/O
                         net (fo=5, routed)           1.051    42.128    design_1_i/sort_ip_0/axi_rdata[26]_bret__0_i_31_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I1_O)        0.097    42.225 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_rewire/O
                         net (fo=1, routed)           0.218    42.443    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_3087_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I2_O)        0.097    42.540 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773/O
                         net (fo=1, routed)           0.353    42.893    design_1_i/sort_ip_0/axi_rdata[31]_bret__4_i_1773_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    43.267 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__4_i_853/CO[3]
                         net (fo=48, routed)          1.132    44.399    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[0].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.097    44.496 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_140/O
                         net (fo=10, routed)          0.609    45.105    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[16][8][2]
    SLICE_X82Y62         LUT4 (Prop_lut4_I3_O)        0.097    45.202 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979/O
                         net (fo=1, routed)           0.000    45.202    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_979_n_0
    SLICE_X82Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    45.604 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_401/CO[3]
                         net (fo=108, routed)         1.150    46.754    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[1].blueGreenBlock[0].redBlock[0].arrow[8].swap/comp
    SLICE_X80Y60         LUT6 (Prop_lut6_I0_O)        0.097    46.851 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333/O
                         net (fo=1, routed)           0.629    47.480    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_1333_n_0
    SLICE_X66Y60         LUT3 (Prop_lut3_I2_O)        0.112    47.592 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768/O
                         net (fo=1, routed)           0.000    47.592    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_768_n_0
    SLICE_X66Y60         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.348    47.940 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_294/CO[3]
                         net (fo=72, routed)          1.487    49.427    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[2].blueGreenBlock[0].redBlock[0].arrow[0].swap/comp
    SLICE_X49Y59         LUT6 (Prop_lut6_I5_O)        0.097    49.524 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_92/O
                         net (fo=6, routed)           0.458    49.982    design_1_i/sort_ip_0/U0/ownLogic.sorter/network[18][8][2]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.097    50.079 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644/O
                         net (fo=1, routed)           0.000    50.079    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_644_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    50.491 f  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_237/CO[3]
                         net (fo=60, routed)          1.046    51.537    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[3].blueGreenBlock[0].redBlock[1].arrow[0].swap/comp
    SLICE_X48Y60         LUT6 (Prop_lut6_I5_O)        0.097    51.634 r  design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47/O
                         net (fo=6, routed)           0.817    52.450    design_1_i/sort_ip_0/axi_rdata[26]_bret__1_i_47_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I2_O)        0.097    52.547 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306/O
                         net (fo=1, routed)           0.320    52.867    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_306_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    53.241 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_70/CO[3]
                         net (fo=64, routed)          1.252    54.493    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[4].blueGreenBlock[0].redBlock[2].arrow[0].swap/comp
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.097    54.590 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806/O
                         net (fo=2, routed)           0.801    55.391    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_806_n_0
    SLICE_X47Y63         LUT6 (Prop_lut6_I1_O)        0.097    55.488 r  design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314/O
                         net (fo=1, routed)           0.239    55.727    design_1_i/sort_ip_0/axi_rdata[31]_bret__1_i_314_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    56.113 r  design_1_i/sort_ip_0/axi_rdata_reg[31]_bret__1_i_71/CO[3]
                         net (fo=16, routed)          0.625    56.738    design_1_i/sort_ip_0/U0/ownLogic.sorter/l1[5].l2[5].blueGreenBlock[0].redBlock[5].arrow[0].swap/comp
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.097    56.835 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_18/O
                         net (fo=1, routed)           0.668    57.503    design_1_i/sort_ip_0/U0/sorted[10][7]
    SLICE_X43Y66         LUT6 (Prop_lut6_I5_O)        0.097    57.600 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_7/O
                         net (fo=1, routed)           0.490    58.091    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_7_n_0
    SLICE_X36Y70         LUT6 (Prop_lut6_I2_O)        0.097    58.188 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_2/O
                         net (fo=1, routed)           0.278    58.466    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_2_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I3_O)        0.097    58.563 r  design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_1/O
                         net (fo=1, routed)           0.000    58.563    design_1_i/sort_ip_0/axi_rdata[23]_bret__1_i_1_n_0
    SLICE_X36Y71         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.202    20.202 r  
    PS7_X0Y0             PS7                          0.000    20.202 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.786    20.988    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.072    21.060 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.103    21.163    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072    21.235 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.103    21.338    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    21.410 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.103    21.513    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    21.585 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        1.101    22.687    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X36Y71         FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1/C
                         clock pessimism              0.101    22.787    
                         clock uncertainty           -0.305    22.482    
    SLICE_X36Y71         FDRE (Setup_fdre_C_D)        0.069    22.551    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_rdata_reg[23]_bret__1
  -------------------------------------------------------------------
                         required time                         22.551    
                         arrival time                         -58.563    
  -------------------------------------------------------------------
                         slack                                -36.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.187ns (48.047%)  route 0.202ns (51.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.163ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.659     1.163    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.304 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[46]/Q
                         net (fo=1, routed)           0.202     1.506    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[46]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.046     1.552 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[46]_i_2/O
                         net (fo=1, routed)           0.000     1.552    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[46]_i_2_n_0
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.844     1.396    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                         clock pessimism             -0.053     1.343    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.474    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.617%)  route 0.161ns (53.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.573     1.077    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.218 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.161     1.379    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[9]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.843     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.302     1.093    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.489%)  route 0.369ns (66.511%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.577     1.081    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.222 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/Q
                         net (fo=3, routed)           0.369     1.591    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_0_[2]
    SLICE_X28Y101        LUT6 (Prop_lut6_I1_O)        0.045     1.636 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_axi_awaddr[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.636    design_1_i/sort_ip_0/s00_axi_awaddr[2]
    SLICE_X28Y101        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.931     1.483    design_1_i/sort_ip_0/s00_axi_aclk
    SLICE_X28Y101        FDRE                                         r  design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.053     1.430    
    SLICE_X28Y101        FDRE (Hold_fdre_C_D)         0.092     1.522    design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.573     1.077    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y93         FDRE (Prop_fdre_C_Q)         0.141     1.218 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.107     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/trans_in[10]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.843     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.302     1.093    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.850%)  route 0.073ns (28.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.574     1.078    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X27Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.219 f  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.073     1.291    design_1_i/rst_ps7_0_49M/U0/SEQ/seq_cnt[1]
    SLICE_X26Y52         LUT4 (Prop_lut4_I3_O)        0.045     1.336 r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     1.336    design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec0__0
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.844     1.396    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.305     1.091    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.121     1.212    design_1_i/rst_ps7_0_49M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.809%)  route 0.073ns (28.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.078ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.574     1.078    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X27Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y52         FDRE (Prop_fdre_C_Q)         0.141     1.219 r  design_1_i/rst_ps7_0_49M/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.073     1.292    design_1_i/rst_ps7_0_49M/U0/SEQ/seq_cnt[5]
    SLICE_X26Y52         LUT4 (Prop_lut4_I2_O)        0.045     1.337 r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/rst_ps7_0_49M/U0/SEQ/p_3_out[0]
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.844     1.396    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X26Y52         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -0.305     1.091    
    SLICE_X26Y52         FDRE (Hold_fdre_C_D)         0.121     1.212    design_1_i/rst_ps7_0_49M/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.855%)  route 0.363ns (66.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.464ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.577     1.081    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.222 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[46]/Q
                         net (fo=9, routed)           0.363     1.585    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_awlen[2]
    SLICE_X33Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.630 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[3]_i_1/O
                         net (fo=1, routed)           0.000     1.630    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[3]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.912     1.464    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                         clock pessimism             -0.053     1.411    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.091     1.502    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.211%)  route 0.063ns (30.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.396ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.576     1.080    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.141     1.221 r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.063     1.283    design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.844     1.396    design_1_i/rst_ps7_0_49M/U0/slowest_sync_clk
    SLICE_X28Y53         FDRE                                         r  design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.316     1.080    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.075     1.155    design_1_i/rst_ps7_0_49M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.187%)  route 0.079ns (29.813%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.393ns
    Source Clock Delay      (SCD):    1.075ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.571     1.075    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X27Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     1.216 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[12]/Q
                         net (fo=1, routed)           0.079     1.295    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[12]
    SLICE_X26Y89         LUT3 (Prop_lut3_I2_O)        0.045     1.340 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[12]_i_1__2/O
                         net (fo=1, routed)           0.000     1.340    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/m_payload_i[12]_i_1__2_n_0
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.841     1.393    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X26Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism             -0.305     1.088    
    SLICE_X26Y89         FDRE (Hold_fdre_C_D)         0.121     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.227ns (39.297%)  route 0.351ns (60.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.483ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.030     0.366    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.392 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.030     0.422    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.448 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.030     0.478    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.504 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.577     1.081    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.128     1.209 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.351     1.559    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_awlen[3]
    SLICE_X31Y101        LUT5 (Prop_lut5_I0_O)        0.099     1.658 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.658    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/wrap_boundary_axaddr_r[5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/O
                         net (fo=3, routed)           0.033     0.399    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_2
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.428 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/O
                         net (fo=82, routed)          0.033     0.461    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.490 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/O
                         net (fo=66, routed)          0.033     0.523    design_1_i/processing_system7_0/inst/FCLK_CLK0_repN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.552 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1113, routed)        0.931     1.483    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/aclk
    SLICE_X31Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]/C
                         clock pessimism             -0.053     1.430    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.092     1.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         20.202      18.610     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     BUFG/I       n/a            1.592         20.202      18.610     BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica/I
Min Period        n/a     BUFG/I       n/a            1.592         20.202      18.610     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_1/I
Min Period        n/a     BUFG/I       n/a            1.592         20.202      18.610     BUFGCTRL_X0Y19  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG_replica_2/I
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X71Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[187]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X74Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[188]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X74Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[189]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X50Y5     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[18]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X72Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[190]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.202      19.202     SLICE_X72Y9     design_1_i/sort_ip_0/U0/sort_ip_v1_0_S00_AXI_inst/dataArrayIn_reg[191]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X38Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         10.101      9.331      SLICE_X34Y96    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



