ISim log file
Running: E:\JmingProjects\ISE\Lab5_4\top_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/JmingProjects/ISE/Lab5_4/top_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Input Error : RST on instance top_tb.uut.Clock.dcm_sp_inst must be asserted for 3 CLKIN clock cycles.
# restart
# run 2000ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Input Error : RST on instance top_tb.uut.Clock.dcm_sp_inst must be asserted for 3 CLKIN clock cycles.
