{"vcs1":{"timestamp_begin":1747650386.889403432, "rt":8.93, "ut":9.13, "st":0.60}}
{"vcselab":{"timestamp_begin":1747650395.902471098, "rt":0.38, "ut":0.26, "st":0.11}}
{"link":{"timestamp_begin":1747650396.334488835, "rt":0.44, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747650386.203132608}
{"VCS_COMP_START_TIME": 1747650386.203132608}
{"VCS_COMP_END_TIME": 1747650396.918466279}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 487992}}
{"vcselab": {"peak_mem": 183888}}
