<?xml version="1.0" encoding="utf-8"?>
<module description="GIO" id="GIO">
	<register acronym="FAULTDIR" description="Fault Port Direction Register" id="FAULTDIR" offset="0x00" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS Pin Direction in GPIO Mode" end="6" id="TMS_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI Pin Direction in GPIO Mode" end="5" id="TDI_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="TDO Pin Direction in GPIO Mode" end="4" id="TDO_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] Pin Direction" end="3" id="FLT3_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] Pin Direction" end="2" id="FLT2_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] Pin Direction" end="1" id="FLT1_DIR" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] Pin Direction" end="0" id="FLT0_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FAULTIN" description="Fault Port Input Data" id="FAULTIN" offset="0x04" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS Input Value in GPIO Mode" end="6" id="TMS_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI Input Value in GPIO Mode" end="5" id="TDI_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="4" description="TDO Input Value in GPIO Mode" end="4" id="TDO_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] Input Value" end="3" id="FLT3_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] Input Value" end="2" id="FLT2_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] Input Value" end="1" id="FLT1_IN" rwaccess="R" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] Input Value" end="0" id="FLT0_IN" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="FAULTOUT" description="Fault Port Output Data" id="FAULTOUT" offset="0x08" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS pin output data" end="6" id="TMS_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI pin output data" end="5" id="TDI_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="RESERVED" end="4" id="RESERVED" rwaccess="" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] pin output data" end="3" id="FLT3_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] pin output data" end="2" id="FLT2_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] pin output data" end="1" id="FLT1_OUT" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] pin output data" end="0" id="FLT0_OUT" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FAULTINTENA" description="Fault Port Interrupt Enable Register" id="FAULTINTENA" offset="0x14" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS pin interrupt enable" end="6" id="TMS_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI pin interrupt enable" end="5" id="TDI_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="TDO pin interrupt enable" end="4" id="TDO_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] pin interrupt enable" end="3" id="FLT3_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] pin interrupt enable" end="2" id="FLT2_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] pin interrupt enable" end="1" id="FLT1_INT_EN" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] pin interrupt enable" end="0" id="FLT0_INT_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FAULTINTPOL" description="Fault Port Interrupt Polarity Register" id="FAULTINTPOL" offset="0x18" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS pin interrupt polarity" end="6" id="TMS_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI pin interrupt polarity" end="5" id="TDI_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="TDO pin interrupt polarity" end="4" id="TDO_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] pin interrupt polarity" end="3" id="FLT3_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] pin interrupt polarity" end="2" id="FLT2_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] pin interrupt polarity" end="1" id="FLT1_INT_POL" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] pin interrupt polarity" end="0" id="FLT0_INT_POL" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="FAULTINTPEND" description="Fault Port Interrupt Pending Register" id="FAULTINTPEND" offset="0x1C" width="32">
		<bitfield begin="31" description="RESERVED" end="7" id="RESERVED" rwaccess="" width="25">
		</bitfield>
		<bitfield begin="6" description="TMS pin interrupt flag" end="6" id="TMS_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="5" description="TDI pin interrupt flag" end="5" id="TDI_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="4" description="TDO pin interrupt flag" end="4" id="TDO_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="3" description="FAULT[3] pin interrupt flag" end="3" id="FLT3_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="2" description="FAULT[2] pin interrupt flag" end="2" id="FLT2_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="1" description="FAULT[1] pin interrupt flag" end="1" id="FLT1_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
		<bitfield begin="0" description="FAULT[0] pin interrupt flag" end="0" id="FLT0_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTDIR" description="External Interrupt Direction Register" id="EXTINTDIR" offset="0x20" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt Pin Direction" end="0" id="EXT_INT_DIR" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTIN" description="External Interrupt Input Data" id="EXTINTIN" offset="0x24" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt Pin Input Value" end="0" id="EXT_INT_IN" rwaccess="R" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTOUT" description="External Interrupt Output Data" id="EXTINTOUT" offset="0x28" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt pin output data" end="0" id="EXTINT_OUT" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTENA" description="External Interrupt Enable Register" id="EXTINTENA" offset="0x34" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt pin interrupt enable" end="0" id="EXT_INT_EN" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTPOL" description="External Interrupt Polarity Register" id="EXTINTPOL" offset="0x38" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt pin interrupt polarity" end="0" id="EXT_INT_POL" rwaccess="RW" width="1">
		</bitfield>
	</register>
	<register acronym="EXTINTPEND" description="External Interrupt Pending Register" id="EXTINTPEND" offset="0x3C" width="32">
		<bitfield begin="31" description="RESERVED" end="1" id="RESERVED" rwaccess="" width="31">
		</bitfield>
		<bitfield begin="0" description="External Interrupt pin interrupt flag" end="0" id="EXT_INT_PEND" rwaccess="RW" width="1">
		</bitfield>
	</register>
</module>