INFO: [VRFC 10-2263] Analyzing Verilog file "E:/College/Verilog_practice/4bit_ripple_carry_adder/4bit_ripple_carry_adder.sim/sim_1/synth/timing/xsim/ripple_carry_adder_4bit_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_4bit
INFO: [VRFC 10-311] analyzing module glbl
