# EmbededSystemsDesign

ESD 1

Objective


The educational objective of lab 9 is to investigate the effects of signal processing algorithms implemented in VHDL on an audio signal. Additionally, the process for creating and using a custom component that interfaces with the NIOS II on the Avalon bus will be reinforced.
Note: You must have lab 8 and the audio demo completed in order to complete lab 9.
