Info: constrained 'PIN_1' to bel 'X4/Y33/io0'
Info: constrained 'PIN_2' to bel 'X2/Y33/io1'
Info: constrained 'PIN_3' to bel 'X0/Y28/io1'
Info: constrained 'PIN_4' to bel 'X0/Y30/io1'
Info: constrained 'PIN_5' to bel 'X0/Y28/io0'
Info: constrained 'PIN_6' to bel 'X0/Y23/io1'
Info: constrained 'PIN_7' to bel 'X0/Y20/io1'
Info: constrained 'PIN_8' to bel 'X0/Y17/io1'
Info: constrained 'PIN_9' to bel 'X0/Y20/io0'
Info: constrained 'PIN_10' to bel 'X0/Y3/io1'
Info: constrained 'PIN_11' to bel 'X3/Y0/io0'
Info: constrained 'PIN_12' to bel 'X3/Y0/io1'
Info: constrained 'PIN_13' to bel 'X0/Y3/io0'
Info: constrained 'PIN_14' to bel 'X33/Y2/io0'
Info: constrained 'PIN_15' to bel 'X33/Y6/io0'
Info: constrained 'PIN_16' to bel 'X33/Y17/io0'
Info: constrained 'PIN_17' to bel 'X33/Y21/io1'
Info: constrained 'PIN_18' to bel 'X33/Y4/io1'
Info: constrained 'PIN_19' to bel 'X30/Y33/io1'
Info: constrained 'PIN_20' to bel 'X28/Y33/io1'
Info: constrained 'PIN_21' to bel 'X25/Y33/io1'
Info: constrained 'PIN_22' to bel 'X27/Y33/io0'
Info: constrained 'PIN_23' to bel 'X24/Y33/io0'
Info: constrained 'PIN_24' to bel 'X23/Y33/io0'
Info: constrained 'SPI_SS' to bel 'X31/Y0/io1'
Info: constrained 'SPI_SCK' to bel 'X31/Y0/io0'
Info: constrained 'SPI_IO0' to bel 'X30/Y0/io0'
Info: constrained 'SPI_IO1' to bel 'X30/Y0/io1'
Info: constrained 'SPI_IO2' to bel 'X17/Y0/io0'
Info: constrained 'SPI_IO3' to bel 'X33/Y1/io0'
Info: constrained 'PIN_25' to bel 'X0/Y5/io0'
Info: constrained 'PIN_26' to bel 'X4/Y0/io1'
Info: constrained 'PIN_27' to bel 'X11/Y0/io0'
Info: constrained 'PIN_28' to bel 'X33/Y2/io1'
Info: constrained 'PIN_29' to bel 'X33/Y1/io1'
Info: constrained 'PIN_30' to bel 'X33/Y16/io1'
Info: constrained 'PIN_31' to bel 'X4/Y0/io0'
Info: constrained 'LED' to bel 'X5/Y33/io1'
Info: constrained 'USBP' to bel 'X9/Y33/io0'
Info: constrained 'USBN' to bel 'X10/Y33/io1'
Info: constrained 'USBPU' to bel 'X6/Y33/io0'
Info: constrained 'CLK' to bel 'X0/Y30/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      787 LCs used as LUT4 only
Info:      370 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      207 LCs used as DFF only
Info: Packing carries..
Info:      188 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       74 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll.uut' to X16/Y0/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:   PLL 'pll.uut' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'common.pb.n_reset_SB_LUT4_O_LC' to X1/Y1/lc0
Info: Promoting globals..
Info: promoting pll_clk_out (fanout 581)
Info: promoting common.pb.softreset_SB_LUT4_I2_O_SB_LUT4_I3_O [reset] (fanout 139)
Info: promoting common.pb.n_reset_SB_LUT4_I3_O [reset] (fanout 74)
Info: promoting common.pb.uart.arb_rx_allowed [reset] (fanout 25)
Info: promoting common.pb.uart.tx_mod.tx_irq_SB_LUT4_I3_O_SB_LUT4_I3_O[0] [reset] (fanout 24)
Info: promoting common.pb.softreset_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 43)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_I2_O [cen] (fanout 32)
Info: promoting common.led_blink.led_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       39 LCs used to legalise carry chains.
Info: Checksum: 0x361a9417

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x6e3d3667

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1519/ 7680    19%
Info: 	        ICESTORM_RAM:     2/   32     6%
Info: 	               SB_IO:    42/  256    16%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    2    50%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 44 cells based on constraints.
Info: Creating initial analytic placement for 1035 cells, random placement wirelen = 43040.
Info:     at initial placer iter 0, wirelen = 893
Info:     at initial placer iter 1, wirelen = 868
Info:     at initial placer iter 2, wirelen = 813
Info:     at initial placer iter 3, wirelen = 821
Info: Running main analytical placer, max placement attempts per cell = 308898.
Info:     at iteration #1, type ALL: wirelen solved = 814, spread = 7873, legal = 9031; time = 0.03s
Info:     at iteration #2, type ALL: wirelen solved = 1094, spread = 5806, legal = 7298; time = 0.03s
Info:     at iteration #3, type ALL: wirelen solved = 1499, spread = 5448, legal = 7417; time = 0.05s
Info:     at iteration #4, type ALL: wirelen solved = 1634, spread = 5866, legal = 7094; time = 0.03s
Info:     at iteration #5, type ALL: wirelen solved = 1900, spread = 5693, legal = 6635; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 2050, spread = 5541, legal = 6714; time = 0.03s
Info:     at iteration #7, type ALL: wirelen solved = 2095, spread = 6252, legal = 6761; time = 0.03s
Info:     at iteration #8, type ALL: wirelen solved = 2266, spread = 5714, legal = 7144; time = 0.03s
Info:     at iteration #9, type ALL: wirelen solved = 2169, spread = 6228, legal = 7182; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 2401, spread = 6525, legal = 8188; time = 0.03s
Info: HeAP Placer Time: 0.50s
Info:   of which solving equations: 0.25s
Info:   of which spreading cells: 0.03s
Info:   of which strict legalisation: 0.10s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 423, wirelen = 6635
Info:   at iteration #5: temp = 0.000000, timing cost = 284, wirelen = 5298
Info:   at iteration #10: temp = 0.000000, timing cost = 288, wirelen = 4915
Info:   at iteration #15: temp = 0.000000, timing cost = 282, wirelen = 4776
Info:   at iteration #20: temp = 0.000000, timing cost = 284, wirelen = 4616
Info:   at iteration #25: temp = 0.000000, timing cost = 280, wirelen = 4565
Info:   at iteration #30: temp = 0.000000, timing cost = 280, wirelen = 4547
Info:   at iteration #31: temp = 0.000000, timing cost = 280, wirelen = 4546 
Info: SA placement time 1.75s

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 33.34 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 20.08 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 11.23 ns

Info: Slack histogram:
Info:  legend: * represents 7 endpoint(s)
Info:          + represents [1,7) endpoint(s)
Info: [ 53339,  54751) |******+
Info: [ 54751,  56163) |+
Info: [ 56163,  57575) |+
Info: [ 57575,  58987) | 
Info: [ 58987,  60399) | 
Info: [ 60399,  61811) |****+
Info: [ 61811,  63223) |+
Info: [ 63223,  64635) |**********************+
Info: [ 64635,  66047) |***********************+
Info: [ 66047,  67459) |**+
Info: [ 67459,  68871) |******+
Info: [ 68871,  70283) |***********************+
Info: [ 70283,  71695) |**********************************************+
Info: [ 71695,  73107) |********************+
Info: [ 73107,  74519) |************+
Info: [ 74519,  75931) |***************************+
Info: [ 75931,  77343) |*************************+
Info: [ 77343,  78755) |*****************+
Info: [ 78755,  80167) |*********************************************************+
Info: [ 80167,  81579) |************************************************************ 
Info: Checksum: 0x75f77331

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4940 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      230        654 |  230   654 |      4188|       0.39       0.39|
Info:       2000 |      552       1299 |  322   645 |      3559|       0.15       0.54|
Info:       3000 |      694       2115 |  142   816 |      2738|       0.13       0.67|
Info:       4000 |     1003       2736 |  309   621 |      2113|       0.13       0.80|
Info:       5000 |     1303       3350 |  300   614 |      1495|       0.13       0.93|
Info:       6000 |     1563       4039 |  260   689 |       815|       0.12       1.06|
Info:       6979 |     1700       4856 |  137   817 |         0|       0.33       1.39|
Info: Routing complete.
Info: Router1 time 1.39s
Info: Checksum: 0x5eec815a

Info: Critical path report for clock 'pll_clk_out_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source common.pb.tsyn_clks_SB_DFFE_Q_21_DFFLC.O
Info:  1.4  2.2    Net common.pb.tsyn_clks[2] budget 0.000000 ns (14,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:393.13-393.30
Info:                  main.v:74.15-92.3
Info:  0.5  2.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.O
Info:  0.9  3.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_I1[2] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.3  3.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7$CARRY.COUT
Info:  0.0  3.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[2] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6$CARRY.COUT
Info:  0.0  4.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[3] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5$CARRY.COUT
Info:  0.0  4.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[4] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4$CARRY.COUT
Info:  0.0  4.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[5] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3$CARRY.COUT
Info:  0.0  4.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[6] budget 0.000000 ns (15,6) -> (15,6)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  4.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.COUT
Info:  0.3  5.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[7] budget 0.290000 ns (15,6) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.3  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  5.3    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[8] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.5  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  5.5    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[9] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.7  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_21$CARRY.COUT
Info:  0.0  5.7    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[10] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  5.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_20$CARRY.COUT
Info:  0.0  5.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[11] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0  6.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[12] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_18$CARRY.COUT
Info:  0.0  6.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[13] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_17$CARRY.COUT
Info:  0.0  6.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[14] budget 0.000000 ns (15,7) -> (15,7)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  6.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_16$CARRY.COUT
Info:  0.3  6.9    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[15] budget 0.290000 ns (15,7) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.1  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_15$CARRY.COUT
Info:  0.0  7.1    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[16] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_14$CARRY.COUT
Info:  0.0  7.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[17] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_13$CARRY.COUT
Info:  0.0  7.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[18] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.6  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12$CARRY.COUT
Info:  0.0  7.6    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[19] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  7.8  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10$CARRY.COUT
Info:  0.0  7.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[20] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.0  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9$CARRY.COUT
Info:  0.0  8.0    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[21] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.2  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8$CARRY.COUT
Info:  0.0  8.2    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[22] budget 0.000000 ns (15,8) -> (15,8)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2  8.4  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  9.0    Net $nextpnr_ICESTORM_LC_9$I3 budget 0.670000 ns (15,8) -> (15,9)
Info:                Sink $nextpnr_ICESTORM_LC_9.I3
Info:  0.5  9.5  Source $nextpnr_ICESTORM_LC_9.O
Info:  1.9 11.4    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_I2[23] budget 0.000000 ns (15,9) -> (15,5)
Info:                Sink common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.I2
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:61.33-61.65
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:37.23-37.25
Info:  0.6 11.9  Source common.pb.uart.rx_mod.symclk.clks_per_sym_limited_SB_LUT4_O_22_LC.O
Info:  0.9 12.8    Net common.pb.uart.rx_mod.symclk.clks_per_sym_limited[0] budget 0.000000 ns (15,5) -> (16,4)
Info:                Sink $nextpnr_ICESTORM_LC_23.I1
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.4 13.2  Source $nextpnr_ICESTORM_LC_23.COUT
Info:  0.0 13.2    Net $nextpnr_ICESTORM_LC_23$O budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_12_LC.CIN
Info:  0.2 13.4  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_12_LC.COUT
Info:  0.0 13.4    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[2] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 13.6  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_7_LC.COUT
Info:  0.0 13.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[3] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 13.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_6_LC.COUT
Info:  0.0 13.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[4] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 13.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_5_LC.COUT
Info:  0.0 13.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[5] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_4_LC.COUT
Info:  0.0 14.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[6] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_3_LC.COUT
Info:  0.0 14.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[7] budget 0.000000 ns (16,4) -> (16,4)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 14.5  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_LC.COUT
Info:  0.3 14.8    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[8] budget 0.290000 ns (16,4) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.0  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_LC.COUT
Info:  0.0 15.0    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[9] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.2  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_LC.COUT
Info:  0.0 15.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[10] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_22_LC.COUT
Info:  0.0 15.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[11] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.5  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_21_LC.COUT
Info:  0.0 15.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[12] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_20_LC.COUT
Info:  0.0 15.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[13] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 15.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_19_LC.COUT
Info:  0.0 15.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[14] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_18_LC.COUT
Info:  0.0 16.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[15] budget 0.000000 ns (16,5) -> (16,5)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_17_LC.COUT
Info:  0.3 16.6    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[16] budget 0.290000 ns (16,5) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_16_LC.COUT
Info:  0.0 16.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[17] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_15_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 16.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_15_LC.COUT
Info:  0.0 16.9    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[18] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.1  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_14_LC.COUT
Info:  0.0 17.1    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[19] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.3  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_13_LC.COUT
Info:  0.0 17.3    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[20] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.5  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_11_LC.COUT
Info:  0.0 17.5    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[21] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_10_LC.COUT
Info:  0.0 17.7    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[22] budget 0.000000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.2 17.9  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_9_LC.COUT
Info:  0.4 18.2    Net common.pb.uart.tx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_CARRY_CO_CI[23] budget 0.380000 ns (16,6) -> (16,6)
Info:                Sink common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_8_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:154.14-160.3
Info:                  uart_mod.v:83.26-83.50
Info:                  uart_mod.v:541.4-552.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.5 18.7  Source common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_8_LC.O
Info:  0.9 19.6    Net common.pb.uart.tx_mod.symclk.setup_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[23] budget 8.418000 ns (16,6) -> (16,7)
Info:                Sink common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:400.4-416.3
Info:                  uart_mod.v:300.14-307.3
Info:                  uart_mod.v:83.17-83.50
Info:                  uart_mod.v:566.4-575.3
Info:                  main.v:74.15-92.3
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/arith_map.v:31.22-31.23
Info:  0.5 20.0  Source common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  0.9 20.9    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] budget 8.418000 ns (16,7) -> (17,7)
Info:                Sink common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 21.5  Source common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  0.9 22.4    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3] budget 8.417000 ns (17,7) -> (18,7)
Info:                Sink common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 22.8  Source common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.0 24.8    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] budget 8.417000 ns (18,7) -> (18,2)
Info:                Sink common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 25.3  Source common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:  2.0 27.2    Net common.pb.uart.rx_mod.symclk.sample_SB_DFFSR_Q_D[1] budget 8.527000 ns (18,2) -> (18,6)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 27.8  Source common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D_SB_LUT4_O_LC.O
Info:  2.4 30.2    Net common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_D[1] budget 8.527000 ns (18,6) -> (16,14)
Info:                Sink common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_DFFLC.I0
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.7 30.9  Setup common.pb.uart.rx_mod.symclk.symend_SB_DFFSR_Q_DFFLC.I0
Info: 14.7 ns logic, 16.2 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source PIN_13$sb_io.D_IN_0
Info:  0.9  0.9    Net PIN_13$SB_IO_IN budget 41.433998 ns (0,3) -> (1,3)
Info:                Sink PIN_13_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:43.8-43.14
Info:  0.5  1.3  Source PIN_13_SB_LUT4_I3_LC.O
Info:  0.9  2.2    Net PIN_10_$_TBUF__Y_E budget 41.433998 ns (1,3) -> (0,3)
Info:                Sink PIN_10$sb_io.OUTPUT_ENABLE
Info: 0.5 ns logic, 1.7 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pll_clk_out_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source PIN_1$sb_io.D_IN_0
Info:  4.5  4.5    Net PIN_1$SB_IO_IN budget 13.380000 ns (4,33) -> (1,1)
Info:                Sink common.pb.n_reset_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  main.v:161.8-161.13
Info:  0.6  5.0  Source common.pb.n_reset_SB_LUT4_O_LC.O
Info:  4.6  9.6    Net n_reset budget 16.212999 ns (1,1) -> (17,14)
Info:                Sink common.pb.uart.tx_mod.tx_active_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  main.v:203.7-203.14
Info:  0.5 10.1  Source common.pb.uart.tx_mod.tx_active_SB_LUT4_I2_LC.O
Info:  1.9 11.9    Net common.pb.uart.tx_mod.tx_active_SB_LUT4_I2_O[1] budget 16.212999 ns (17,14) -> (17,17)
Info:                Sink common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_R_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6 12.5  Source common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_R_SB_LUT4_O_LC.O
Info:  1.4 13.9    Net common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_R[0] budget 16.237000 ns (17,17) -> (17,15)
Info:                Sink common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_E_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5 14.4  Source common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_E_SB_LUT4_O_LC.O
Info:  2.4 16.8    Net common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_E budget 16.237000 ns (17,15) -> (16,15)
Info:                Sink common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 16.9  Setup common.pb.uart.rx_mod.rx_irq_SB_DFFESR_Q_DFFLC.CEN
Info: 2.1 ns logic, 14.7 ns routing

Info: Critical path report for cross-domain path 'posedge pll_clk_out_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source common.pb.rx_buf_rd_addr_SB_DFFE_Q_D_SB_LUT4_O_6_LC.O
Info:  1.3  2.1    Net common.pb.rx_buf_rd_addr[1] budget 11.076000 ns (9,17) -> (12,17)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_LC.I0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  profibus_phy_mod.v:341.32-341.46
Info:                  main.v:74.15-92.3
Info:  0.7  2.8  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_LC.O
Info:  0.9  3.7    Net PIN_20_SB_LUT4_O_I3_SB_LUT4_O_I0[1] budget 11.076000 ns (12,17) -> (12,17)
Info:                Sink PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.6  4.2  Source PIN_20_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.0  8.2    Net PIN_20_SB_LUT4_O_I3[1] budget 20.188000 ns (12,17) -> (21,31)
Info:                Sink PIN_20_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/mb/fpga-toolchain/yosys/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.5  8.7  Source PIN_20_SB_LUT4_O_LC.O
Info:  2.4 11.1    Net PIN_20$SB_IO_OUT budget 20.187000 ns (21,31) -> (28,33)
Info:                Sink PIN_20$sb_io.D_OUT_0
Info:                Defined in:
Info:                  main.v:208.4-226.3
Info:                  main.v:65.7-65.19
Info: 2.5 ns logic, 8.5 ns routing

Info: Max frequency for clock 'pll_clk_out_$glb_clk': 32.38 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                      -> <async>                     : 2.20 ns
Info: Max delay <async>                      -> posedge pll_clk_out_$glb_clk: 16.87 ns
Info: Max delay posedge pll_clk_out_$glb_clk -> <async>                     : 11.06 ns

Info: Slack histogram:
Info:  legend: * represents 9 endpoint(s)
Info:          + represents [1,9) endpoint(s)
Info: [ 52446,  53903) |****+
Info: [ 53903,  55360) |+
Info: [ 55360,  56817) |+
Info: [ 56817,  58274) | 
Info: [ 58274,  59731) | 
Info: [ 59731,  61188) | 
Info: [ 61188,  62645) | 
Info: [ 62645,  64102) |+
Info: [ 64102,  65559) |****+
Info: [ 65559,  67016) |**** 
Info: [ 67016,  68473) |******************************+
Info: [ 68473,  69930) |******************+
Info: [ 69930,  71387) |*********************+
Info: [ 71387,  72844) |*****************+
Info: [ 72844,  74301) |********************************+
Info: [ 74301,  75758) |**********************+
Info: [ 75758,  77215) |*******************+
Info: [ 77215,  78672) |***************+
Info: [ 78672,  80129) |********************************+
Info: [ 80129,  81586) |************************************************************ 

Info: Program finished normally.
