#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Oct 26 11:56:38 2020
# Process ID: 26338
# Current directory: /home/hakon/Documents/dds1project/dds1/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1
# Command line: vivado -log RSA_accelerator.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RSA_accelerator.tcl
# Log file: /home/hakon/Documents/dds1project/dds1/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/RSA_accelerator.vds
# Journal file: /home/hakon/Documents/dds1project/dds1/RSA_accelerator/RSA_accelerator/RSA_accelerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source RSA_accelerator.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hakon/Documents/dds1project/dds1/RSA_accelerator/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/hakon/Documents/vivado/Vivado/2020.1/data/ip'.
Command: synth_design -top RSA_accelerator -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26405
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2118.969 ; gain = 0.000 ; free physical = 14365 ; free virtual = 25478
---------------------------------------------------------------------------------
ERROR: [Synth 8-2032] formal a is not declared [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:148]
ERROR: [Synth 8-2029] formal data_in has no actual or default value [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:145]
INFO: [Synth 8-994] data_in is declared here [/home/hakon/Documents/dds1project/dds1/Multiplier/source/Multiplier.vhd:11]
ERROR: [Synth 8-2715] syntax error near ( [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:178]
ERROR: [Synth 8-2032] formal bus_width is not declared [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:193]
ERROR: [Synth 8-2032] formal a is not declared [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:196]
ERROR: [Synth 8-2029] formal data_in has no actual or default value [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:191]
INFO: [Synth 8-994] data_in is declared here [/home/hakon/Documents/dds1project/dds1/Multiplier/source/Multiplier.vhd:11]
INFO: [Synth 8-2810] unit behaviour ignored due to previous errors [/home/hakon/Documents/dds1project/dds1/RSA_accelerator/source/rsa_core.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2118.969 ; gain = 0.000 ; free physical = 14449 ; free virtual = 25555
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Oct 26 11:56:59 2020...
