============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = C:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     30545
   Run Date =   Mon Oct 13 15:12:53 2025

   Run on =     Ú‘¡˙16PRO
============================================================
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 1.936212s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (110.6%)

PHY-1001 : Build lut bridge;  0.040426s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  3.512867s wall, 3.359375s user + 0.343750s system = 3.703125s CPU (105.4%)

RUN-1004 : used memory is 688 MB, reserved memory is 645 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-8007 ERROR: syntax error near '=' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xe6' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xaf' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x8f' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xe5' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x8c' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x85' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xe5' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0xad' in import/udp_cam_ctrl.v(33)
HDL-8007 ERROR: unexpected non-printable character with the hex value '0x97' in import/udp_cam_ctrl.v(33)
HDL-8007 Similar messages will be suppressed.
HDL-1007 : Sorry, too many errors..
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.568466s wall, 0.500000s user + 0.078125s system = 0.578125s CPU (101.7%)

PHY-1001 : Build lut bridge;  0.049148s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.692539s wall, 2.062500s user + 0.718750s system = 2.781250s CPU (103.3%)

RUN-1004 : used memory is 520 MB, reserved memory is 717 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.471986s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (105.9%)

PHY-1001 : Build lut bridge;  0.047554s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 250 feed throughs used by 177 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.204957s wall, 1.843750s user + 0.406250s system = 2.250000s CPU (102.0%)

RUN-1004 : used memory is 581 MB, reserved memory is 715 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.531120s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (105.9%)

PHY-1001 : Build lut bridge;  0.050011s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (156.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 250 feed throughs used by 177 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.459796s wall, 1.984375s user + 0.578125s system = 2.562500s CPU (104.2%)

RUN-1004 : used memory is 585 MB, reserved memory is 717 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.463130s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (101.2%)

PHY-1001 : Build lut bridge;  0.052141s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (89.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 226 feed throughs used by 184 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.178014s wall, 1.812500s user + 0.390625s system = 2.203125s CPU (101.2%)

RUN-1004 : used memory is 589 MB, reserved memory is 722 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.468270s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (106.8%)

PHY-1001 : Build lut bridge;  0.055005s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (85.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 218 feed throughs used by 182 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.206558s wall, 2.015625s user + 0.406250s system = 2.421875s CPU (109.8%)

RUN-1004 : used memory is 585 MB, reserved memory is 719 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.476258s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (118.1%)

PHY-1001 : Build lut bridge;  0.048782s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 246 feed throughs used by 192 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.247705s wall, 1.968750s user + 0.390625s system = 2.359375s CPU (105.0%)

RUN-1004 : used memory is 635 MB, reserved memory is 773 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'udp_cam_ctrl' in import/udp_ip_protocol_stack_merge.enc.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'udp_cam_ctrl' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(5)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-5303 WARNING: Run syn_1 failed.
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1412 : reset_run phy_1.
PRJ-1411 : launch_runs syn_1 -step read_design.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.475928s wall, 0.312500s user + 0.187500s system = 0.500000s CPU (105.1%)

PHY-1001 : Build lut bridge;  0.059172s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (132.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 246 feed throughs used by 192 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.245013s wall, 1.734375s user + 0.640625s system = 2.375000s CPU (105.8%)

RUN-1004 : used memory is 653 MB, reserved memory is 784 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.480602s wall, 0.437500s user + 0.171875s system = 0.609375s CPU (126.8%)

PHY-1001 : Build lut bridge;  0.054143s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (115.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 225 feed throughs used by 168 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.221439s wall, 1.828125s user + 0.437500s system = 2.265625s CPU (102.0%)

RUN-1004 : used memory is 655 MB, reserved memory is 787 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.462711s wall, 0.453125s user + 0.109375s system = 0.562500s CPU (121.6%)

PHY-1001 : Build lut bridge;  0.058708s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (106.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.218616s wall, 2.031250s user + 0.359375s system = 2.390625s CPU (107.8%)

RUN-1004 : used memory is 656 MB, reserved memory is 793 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-8007 ERROR: syntax error near ''' in import/udp_cam_ctrl.v(61)
HDL-8007 ERROR: 'UDP_HEADER_32' is not declared in import/udp_cam_ctrl.v(107)
HDL-8007 ERROR: 'UDP_HEADER_32' is not declared in import/udp_cam_ctrl.v(240)
HDL-8007 ERROR: ignore module module due to previous errors in import/udp_cam_ctrl.v(10)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-5370 WARNING: parameter 'IMG_TOTAL_BYTES' becomes localparam in 'udp_cam_ctrl' with formal parameter declaration list in import/udp_cam_ctrl.v(34)
HDL-5370 WARNING: parameter 'IMG_FRAMSIZE' becomes localparam in 'udp_cam_ctrl' with formal parameter declaration list in import/udp_cam_ctrl.v(35)
HDL-5370 WARNING: parameter 'IMG_FRAMTOTAL' becomes localparam in 'udp_cam_ctrl' with formal parameter declaration list in import/udp_cam_ctrl.v(36)
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.534955s wall, 0.437500s user + 0.109375s system = 0.546875s CPU (102.2%)

PHY-1001 : Build lut bridge;  0.064636s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (145.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : eco open net = 0
PHY-1001 : 167 feed throughs used by 123 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.505814s wall, 2.156250s user + 0.468750s system = 2.625000s CPU (104.8%)

RUN-1004 : used memory is 651 MB, reserved memory is 809 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.481723s wall, 0.390625s user + 0.140625s system = 0.531250s CPU (110.3%)

PHY-1001 : Build lut bridge;  0.060804s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.278019s wall, 1.875000s user + 0.468750s system = 2.343750s CPU (102.9%)

RUN-1004 : used memory is 649 MB, reserved memory is 806 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.458116s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (102.3%)

PHY-1001 : Build lut bridge;  0.057595s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 157 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.165307s wall, 1.968750s user + 0.234375s system = 2.203125s CPU (101.7%)

RUN-1004 : used memory is 660 MB, reserved memory is 810 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.486371s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (106.0%)

PHY-1001 : Build lut bridge;  0.062456s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (125.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 203 feed throughs used by 156 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.205903s wall, 1.968750s user + 0.312500s system = 2.281250s CPU (103.4%)

RUN-1004 : used memory is 658 MB, reserved memory is 807 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.477278s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (111.3%)

PHY-1001 : Build lut bridge;  0.062144s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (100.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 218 feed throughs used by 161 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.291993s wall, 2.031250s user + 0.328125s system = 2.359375s CPU (102.9%)

RUN-1004 : used memory is 665 MB, reserved memory is 815 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.476473s wall, 0.437500s user + 0.125000s system = 0.562500s CPU (118.1%)

PHY-1001 : Build lut bridge;  0.065692s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.1%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 213 feed throughs used by 161 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.243522s wall, 2.000000s user + 0.421875s system = 2.421875s CPU (107.9%)

RUN-1004 : used memory is 666 MB, reserved memory is 818 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.564782s wall, 0.515625s user + 0.187500s system = 0.703125s CPU (124.5%)

PHY-1001 : Build lut bridge;  0.073770s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (105.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 165 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.482091s wall, 2.078125s user + 0.593750s system = 2.671875s CPU (107.6%)

RUN-1004 : used memory is 656 MB, reserved memory is 814 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.482856s wall, 0.437500s user + 0.062500s system = 0.500000s CPU (103.6%)

PHY-1001 : Build lut bridge;  0.064220s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (97.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.273269s wall, 1.953125s user + 0.406250s system = 2.359375s CPU (103.8%)

RUN-1004 : used memory is 660 MB, reserved memory is 818 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.518113s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (102.5%)

PHY-1001 : Build lut bridge;  0.062932s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 176 feed throughs used by 118 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.512291s wall, 2.031250s user + 0.546875s system = 2.578125s CPU (102.6%)

RUN-1004 : used memory is 614 MB, reserved memory is 786 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.513935s wall, 0.484375s user + 0.093750s system = 0.578125s CPU (112.5%)

PHY-1001 : Build lut bridge;  0.069644s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 156 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.441702s wall, 2.218750s user + 0.406250s system = 2.625000s CPU (107.5%)

RUN-1004 : used memory is 623 MB, reserved memory is 805 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.618439s wall, 0.546875s user + 0.093750s system = 0.640625s CPU (103.6%)

PHY-1001 : Build lut bridge;  0.072503s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 162 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.643768s wall, 2.453125s user + 0.359375s system = 2.812500s CPU (106.4%)

RUN-1004 : used memory is 633 MB, reserved memory is 811 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run phy_1 -step opt_place.
PRJ-8816 ERROR: Step opt_gate is already run.
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.479718s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (110.7%)

PHY-1001 : Build lut bridge;  0.063436s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (172.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 254 feed throughs used by 193 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.269364s wall, 2.078125s user + 0.484375s system = 2.562500s CPU (112.9%)

RUN-1004 : used memory is 638 MB, reserved memory is 810 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.493203s wall, 0.390625s user + 0.234375s system = 0.625000s CPU (126.7%)

PHY-1001 : Build lut bridge;  0.073693s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (190.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 253 feed throughs used by 193 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.271829s wall, 1.984375s user + 0.578125s system = 2.562500s CPU (112.8%)

RUN-1004 : used memory is 651 MB, reserved memory is 823 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.511521s wall, 0.437500s user + 0.078125s system = 0.515625s CPU (100.8%)

PHY-1001 : Build lut bridge;  0.068237s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (137.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 254 feed throughs used by 193 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.406979s wall, 2.000000s user + 0.437500s system = 2.437500s CPU (101.3%)

RUN-1004 : used memory is 642 MB, reserved memory is 817 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.550513s wall, 0.515625s user + 0.109375s system = 0.625000s CPU (113.5%)

PHY-1001 : Build lut bridge;  0.075889s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 231 feed throughs used by 182 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.585797s wall, 2.453125s user + 0.421875s system = 2.875000s CPU (111.2%)

RUN-1004 : used memory is 668 MB, reserved memory is 832 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.478724s wall, 0.406250s user + 0.125000s system = 0.531250s CPU (111.0%)

PHY-1001 : Build lut bridge;  0.065570s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (95.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 215 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.243405s wall, 1.921875s user + 0.453125s system = 2.375000s CPU (105.9%)

RUN-1004 : used memory is 651 MB, reserved memory is 820 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.475935s wall, 0.453125s user + 0.078125s system = 0.531250s CPU (111.6%)

PHY-1001 : Build lut bridge;  0.067921s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (92.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 252 feed throughs used by 185 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.226977s wall, 2.046875s user + 0.265625s system = 2.312500s CPU (103.8%)

RUN-1004 : used memory is 669 MB, reserved memory is 837 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.479429s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (107.5%)

PHY-1001 : Build lut bridge;  0.068670s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (113.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 225 feed throughs used by 170 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.249327s wall, 2.078125s user + 0.390625s system = 2.468750s CPU (109.8%)

RUN-1004 : used memory is 673 MB, reserved memory is 846 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.590515s wall, 0.578125s user + 0.078125s system = 0.656250s CPU (111.1%)

PHY-1001 : Build lut bridge;  0.096626s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (113.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.675394s wall, 2.343750s user + 0.531250s system = 2.875000s CPU (107.5%)

RUN-1004 : used memory is 674 MB, reserved memory is 844 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.648822s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (101.1%)

PHY-1001 : Build lut bridge;  0.089023s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 225 feed throughs used by 170 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.927988s wall, 2.750000s user + 0.390625s system = 3.140625s CPU (107.3%)

RUN-1004 : used memory is 670 MB, reserved memory is 848 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.476708s wall, 0.468750s user + 0.062500s system = 0.531250s CPU (111.4%)

PHY-1001 : Build lut bridge;  0.070598s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 212 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.323371s wall, 2.062500s user + 0.437500s system = 2.500000s CPU (107.6%)

RUN-1004 : used memory is 683 MB, reserved memory is 862 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.502699s wall, 0.500000s user + 0.062500s system = 0.562500s CPU (111.9%)

PHY-1001 : Build lut bridge;  0.070884s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (132.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 233 feed throughs used by 178 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.360018s wall, 2.156250s user + 0.359375s system = 2.515625s CPU (106.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 813 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
RUN-1002 : start command "save_best_bits"
PRJ-8818 ERROR: launch run phy_1 to step bitgen failed.
PRJ-1410 : Run syn_1 success.
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.469656s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (106.5%)

PHY-1001 : Build lut bridge;  0.069856s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (89.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 250 feed throughs used by 180 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.302188s wall, 2.109375s user + 0.296875s system = 2.406250s CPU (104.5%)

RUN-1004 : used memory is 654 MB, reserved memory is 870 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.482119s wall, 0.453125s user + 0.046875s system = 0.500000s CPU (103.7%)

PHY-1001 : Build lut bridge;  0.073372s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (127.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.293345s wall, 2.171875s user + 0.250000s system = 2.421875s CPU (105.6%)

RUN-1004 : used memory is 643 MB, reserved memory is 858 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1412 : reset_run phy_1 syn_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.485267s wall, 0.406250s user + 0.125000s system = 0.531250s CPU (109.5%)

PHY-1001 : Build lut bridge;  0.073675s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (169.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 210 feed throughs used by 157 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.277759s wall, 1.875000s user + 0.609375s system = 2.484375s CPU (109.1%)

RUN-1004 : used memory is 665 MB, reserved memory is 867 MB, peak memory is 773 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/sys_pll.v(70)
HDL-1007 : analyze verilog file al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in al_ip/video_pll.v(70)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in al_ip/video_pll.v(76)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in al_ip/video_pll.v(82)
HDL-1007 : undeclared symbol 'video_pll_open12', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open11', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : undeclared symbol 'video_pll_open10', assumed default net type 'wire' in al_ip/video_pll.v(84)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/top.v
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_0', assumed default net type 'wire' in src/top.v(209)
HDL-1007 : undeclared symbol 'phy1_rgmii_rx_clk_90', assumed default net type 'wire' in src/top.v(210)
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
PRJ-1413 : reset_run syn_1 -step read_design.
PRJ-1411 : launch_runs syn_1 -step opt_gate.
PRJ-1412 : reset_run phy_1.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1411 : launch_runs phy_1 -step bitgen.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.560721s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (105.9%)

PHY-1001 : Build lut bridge;  0.078347s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (119.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U3/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_buf/clkw_syn_2 will be merged with clock frame_read_write_m0/write_buf/clkw
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net u4_trimac_block/gtx_clk will be routed on clock mesh
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 238 feed throughs used by 166 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/30545/Desktop/1FPGA_PRJ/q4v4/q4_Runs/phy_1/q4_pr.db" in  2.628126s wall, 2.484375s user + 0.343750s system = 2.828125s CPU (107.6%)

RUN-1004 : used memory is 669 MB, reserved memory is 860 MB, peak memory is 773 MB
