<stg><name>interleave_manual_rnd_Pipeline_LOAD</name>


<trans_list>

<trans id="78" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ret = alloca i32 1

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %phi_mul5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul5"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %i_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %x_in_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x_in

]]></Node>
<StgValue><ssdm name="x_in_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i8 0, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i8 0, i8 %phi_mul5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i8 0, i8 %phi_mul7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i4 0, i4 %ret

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0 %i_V_1 = load i4 %i_V

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2 %gmem_addr = getelementptr i8 %gmem, i64 %x_in_read

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %icmp_ln14 = icmp_eq  i4 %i_V_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %i = add i4 %i_V_1, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln14 = br i1 %icmp_ln14, void %.split, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:4 %store_ln14 = store i4 %i, i4 %i_V

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.split:0 %ret_load = load i4 %ret

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:6 %gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="4">
<![CDATA[
.split:7 %trunc_ln1559 = trunc i4 %ret_load

]]></Node>
<StgValue><ssdm name="trunc_ln1559"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.split:11 %switch_ln10 = switch i2 %trunc_ln1559, void, i2 2, void, i2 1, void

]]></Node>
<StgValue><ssdm name="switch_ln10"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:0 %ret_load_1 = load i4 %ret

]]></Node>
<StgValue><ssdm name="ret_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:1 %add_ln14_1 = add i4 %ret_load_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:2 %icmp_ln14_1 = icmp_ult  i4 %add_ln14_1, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:3 %select_ln14 = select i1 %icmp_ln14_1, i4 %add_ln14_1, i4 0

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:8 %store_ln14 = store i4 %select_ln14, i4 %ret

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:1 %phi_mul7_load = load i8 %phi_mul7

]]></Node>
<StgValue><ssdm name="phi_mul7_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:2 %phi_mul5_load = load i8 %phi_mul5

]]></Node>
<StgValue><ssdm name="phi_mul5_load"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.split:3 %phi_mul_load = load i8 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:4 %specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln321"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:5 %specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln321"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:8 %add_ln10 = add i8 %phi_mul_load, i8 22

]]></Node>
<StgValue><ssdm name="add_ln10"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:9 %add_ln10_1 = add i8 %phi_mul5_load, i8 22

]]></Node>
<StgValue><ssdm name="add_ln10_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split:10 %add_ln10_2 = add i8 %phi_mul7_load, i8 22

]]></Node>
<StgValue><ssdm name="add_ln10_2"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_2 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul5_load, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="2">
<![CDATA[
:1 %zext_ln587_2 = zext i2 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln587_2"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_2

]]></Node>
<StgValue><ssdm name="x_x1_V_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
:3 %store_ln15 = store i8 %gmem_addr_read, i2 %x_x1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln16 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul7_load, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="2">
<![CDATA[
:1 %zext_ln587_1 = zext i2 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln587_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_1

]]></Node>
<StgValue><ssdm name="x_x2_V_addr"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
:3 %store_ln18 = store i8 %gmem_addr_read, i2 %x_x2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln19 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="!2"/>
<literal name="trunc_ln1559" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul_load, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="!2"/>
<literal name="trunc_ln1559" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="2">
<![CDATA[
:1 %zext_ln587 = zext i2 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="!2"/>
<literal name="trunc_ln1559" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="x_x0_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="!2"/>
<literal name="trunc_ln1559" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="2">
<![CDATA[
:3 %store_ln12 = store i8 %gmem_addr_read, i2 %x_x0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln1559" val="!2"/>
<literal name="trunc_ln1559" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln13 = br void %_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:5 %store_ln10 = store i8 %add_ln10, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:6 %store_ln10 = store i8 %add_ln10_1, i8 %phi_mul5

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:7 %store_ln10 = store i8 %add_ln10_2, i8 %phi_mul7

]]></Node>
<StgValue><ssdm name="store_ln10"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
_ZN18interleave_mem_rndI6ap_intILi8EELi9EE9write_rndE7ap_uintILi16EEPS1_.exit:9 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="79" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="80" name="x_in" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="x_in"/></StgValue>
</port>
<port id="81" name="x_x0_V" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x0_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="82" name="x_x1_V" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="83" name="x_x2_V" dir="1" iftype="1">
<core>RAM_1P_BRAM</core><StgValue><ssdm name="x_x2_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="85" from="StgValue_84" to="ret" fromId="84" toId="6">
</dataflow>
<dataflow id="86" from="StgValue_84" to="phi_mul7" fromId="84" toId="7">
</dataflow>
<dataflow id="87" from="StgValue_84" to="phi_mul5" fromId="84" toId="8">
</dataflow>
<dataflow id="88" from="StgValue_84" to="phi_mul" fromId="84" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_84" to="i_V" fromId="84" toId="10">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="11">
</dataflow>
<dataflow id="92" from="x_x2_V" to="specmemcore_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="96" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="11">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="100" from="x_x1_V" to="specmemcore_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="12">
</dataflow>
<dataflow id="102" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="12">
</dataflow>
<dataflow id="103" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="12">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="90" toId="13">
</dataflow>
<dataflow id="105" from="x_x0_V" to="specmemcore_ln0" fromId="81" toId="13">
</dataflow>
<dataflow id="106" from="StgValue_93" to="specmemcore_ln0" fromId="93" toId="13">
</dataflow>
<dataflow id="107" from="StgValue_95" to="specmemcore_ln0" fromId="95" toId="13">
</dataflow>
<dataflow id="108" from="StgValue_97" to="specmemcore_ln0" fromId="97" toId="13">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="109" toId="14">
</dataflow>
<dataflow id="111" from="gmem" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="113" from="empty" to="specinterface_ln0" fromId="112" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_119" to="specinterface_ln0" fromId="119" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_114" to="specinterface_ln0" fromId="114" toId="14">
</dataflow>
<dataflow id="123" from="empty_1" to="specinterface_ln0" fromId="122" toId="14">
</dataflow>
<dataflow id="125" from="empty_2" to="specinterface_ln0" fromId="124" toId="14">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="14">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="133" from="empty_0" to="specinterface_ln0" fromId="117" toId="14">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i64" to="x_in_read" fromId="134" toId="15">
</dataflow>
<dataflow id="136" from="x_in" to="x_in_read" fromId="80" toId="15">
</dataflow>
<dataflow id="138" from="StgValue_137" to="store_ln0" fromId="137" toId="16">
</dataflow>
<dataflow id="139" from="i_V" to="store_ln0" fromId="10" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_140" to="store_ln0" fromId="140" toId="17">
</dataflow>
<dataflow id="142" from="phi_mul" to="store_ln0" fromId="9" toId="17">
</dataflow>
<dataflow id="143" from="StgValue_140" to="store_ln0" fromId="140" toId="18">
</dataflow>
<dataflow id="144" from="phi_mul5" to="store_ln0" fromId="8" toId="18">
</dataflow>
<dataflow id="145" from="StgValue_140" to="store_ln0" fromId="140" toId="19">
</dataflow>
<dataflow id="146" from="phi_mul7" to="store_ln0" fromId="7" toId="19">
</dataflow>
<dataflow id="147" from="StgValue_137" to="store_ln0" fromId="137" toId="20">
</dataflow>
<dataflow id="148" from="ret" to="store_ln0" fromId="6" toId="20">
</dataflow>
<dataflow id="149" from="i_V" to="i_V_1" fromId="10" toId="22">
</dataflow>
<dataflow id="151" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="150" toId="23">
</dataflow>
<dataflow id="152" from="gmem" to="specbitsmap_ln0" fromId="79" toId="23">
</dataflow>
<dataflow id="153" from="gmem" to="gmem_addr" fromId="79" toId="24">
</dataflow>
<dataflow id="154" from="x_in_read" to="gmem_addr" fromId="15" toId="24">
</dataflow>
<dataflow id="155" from="i_V_1" to="icmp_ln14" fromId="22" toId="25">
</dataflow>
<dataflow id="157" from="StgValue_156" to="icmp_ln14" fromId="156" toId="25">
</dataflow>
<dataflow id="159" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="158" toId="26">
</dataflow>
<dataflow id="161" from="StgValue_160" to="empty" fromId="160" toId="26">
</dataflow>
<dataflow id="162" from="StgValue_160" to="empty" fromId="160" toId="26">
</dataflow>
<dataflow id="163" from="StgValue_160" to="empty" fromId="160" toId="26">
</dataflow>
<dataflow id="164" from="i_V_1" to="i" fromId="22" toId="27">
</dataflow>
<dataflow id="166" from="StgValue_165" to="i" fromId="165" toId="27">
</dataflow>
<dataflow id="167" from="icmp_ln14" to="br_ln14" fromId="25" toId="28">
</dataflow>
<dataflow id="168" from="i" to="store_ln14" fromId="27" toId="29">
</dataflow>
<dataflow id="169" from="i_V" to="store_ln14" fromId="10" toId="29">
</dataflow>
<dataflow id="170" from="ret" to="ret_load" fromId="6" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_Read.m_axi.p1i8" to="gmem_addr_read" fromId="171" toId="31">
</dataflow>
<dataflow id="173" from="gmem_addr" to="gmem_addr_read" fromId="24" toId="31">
</dataflow>
<dataflow id="174" from="ret_load" to="trunc_ln1559" fromId="30" toId="32">
</dataflow>
<dataflow id="175" from="trunc_ln1559" to="switch_ln10" fromId="32" toId="33">
</dataflow>
<dataflow id="177" from="StgValue_176" to="switch_ln10" fromId="176" toId="33">
</dataflow>
<dataflow id="179" from="StgValue_178" to="switch_ln10" fromId="178" toId="33">
</dataflow>
<dataflow id="180" from="ret" to="ret_load_1" fromId="6" toId="34">
</dataflow>
<dataflow id="181" from="ret_load_1" to="add_ln14_1" fromId="34" toId="35">
</dataflow>
<dataflow id="182" from="StgValue_165" to="add_ln14_1" fromId="165" toId="35">
</dataflow>
<dataflow id="183" from="add_ln14_1" to="icmp_ln14_1" fromId="35" toId="36">
</dataflow>
<dataflow id="185" from="StgValue_184" to="icmp_ln14_1" fromId="184" toId="36">
</dataflow>
<dataflow id="186" from="icmp_ln14_1" to="select_ln14" fromId="36" toId="37">
</dataflow>
<dataflow id="187" from="add_ln14_1" to="select_ln14" fromId="35" toId="37">
</dataflow>
<dataflow id="188" from="StgValue_137" to="select_ln14" fromId="137" toId="37">
</dataflow>
<dataflow id="189" from="select_ln14" to="store_ln14" fromId="37" toId="38">
</dataflow>
<dataflow id="190" from="ret" to="store_ln14" fromId="6" toId="38">
</dataflow>
<dataflow id="191" from="phi_mul7" to="phi_mul7_load" fromId="7" toId="39">
</dataflow>
<dataflow id="192" from="phi_mul5" to="phi_mul5_load" fromId="8" toId="40">
</dataflow>
<dataflow id="193" from="phi_mul" to="phi_mul_load" fromId="9" toId="41">
</dataflow>
<dataflow id="195" from="_ssdm_op_SpecPipeline" to="specpipeline_ln321" fromId="194" toId="42">
</dataflow>
<dataflow id="196" from="StgValue_84" to="specpipeline_ln321" fromId="84" toId="42">
</dataflow>
<dataflow id="197" from="StgValue_114" to="specpipeline_ln321" fromId="114" toId="42">
</dataflow>
<dataflow id="198" from="StgValue_114" to="specpipeline_ln321" fromId="114" toId="42">
</dataflow>
<dataflow id="199" from="StgValue_114" to="specpipeline_ln321" fromId="114" toId="42">
</dataflow>
<dataflow id="200" from="empty_0" to="specpipeline_ln321" fromId="117" toId="42">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopName" to="specloopname_ln321" fromId="201" toId="43">
</dataflow>
<dataflow id="204" from="empty_12" to="specloopname_ln321" fromId="203" toId="43">
</dataflow>
<dataflow id="205" from="phi_mul_load" to="add_ln10" fromId="41" toId="44">
</dataflow>
<dataflow id="207" from="StgValue_206" to="add_ln10" fromId="206" toId="44">
</dataflow>
<dataflow id="208" from="phi_mul5_load" to="add_ln10_1" fromId="40" toId="45">
</dataflow>
<dataflow id="209" from="StgValue_206" to="add_ln10_1" fromId="206" toId="45">
</dataflow>
<dataflow id="210" from="phi_mul7_load" to="add_ln10_2" fromId="39" toId="46">
</dataflow>
<dataflow id="211" from="StgValue_206" to="add_ln10_2" fromId="206" toId="46">
</dataflow>
<dataflow id="213" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="tmp_2" fromId="212" toId="47">
</dataflow>
<dataflow id="214" from="phi_mul5_load" to="tmp_2" fromId="40" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_215" to="tmp_2" fromId="215" toId="47">
</dataflow>
<dataflow id="218" from="StgValue_217" to="tmp_2" fromId="217" toId="47">
</dataflow>
<dataflow id="219" from="tmp_2" to="zext_ln587_2" fromId="47" toId="48">
</dataflow>
<dataflow id="220" from="x_x1_V" to="x_x1_V_addr" fromId="82" toId="49">
</dataflow>
<dataflow id="222" from="StgValue_221" to="x_x1_V_addr" fromId="221" toId="49">
</dataflow>
<dataflow id="223" from="zext_ln587_2" to="x_x1_V_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="224" from="gmem_addr_read" to="store_ln15" fromId="31" toId="50">
</dataflow>
<dataflow id="225" from="x_x1_V_addr" to="store_ln15" fromId="49" toId="50">
</dataflow>
<dataflow id="226" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="tmp_1" fromId="212" toId="52">
</dataflow>
<dataflow id="227" from="phi_mul7_load" to="tmp_1" fromId="39" toId="52">
</dataflow>
<dataflow id="228" from="StgValue_215" to="tmp_1" fromId="215" toId="52">
</dataflow>
<dataflow id="229" from="StgValue_217" to="tmp_1" fromId="217" toId="52">
</dataflow>
<dataflow id="230" from="tmp_1" to="zext_ln587_1" fromId="52" toId="53">
</dataflow>
<dataflow id="231" from="x_x2_V" to="x_x2_V_addr" fromId="83" toId="54">
</dataflow>
<dataflow id="232" from="StgValue_221" to="x_x2_V_addr" fromId="221" toId="54">
</dataflow>
<dataflow id="233" from="zext_ln587_1" to="x_x2_V_addr" fromId="53" toId="54">
</dataflow>
<dataflow id="234" from="gmem_addr_read" to="store_ln18" fromId="31" toId="55">
</dataflow>
<dataflow id="235" from="x_x2_V_addr" to="store_ln18" fromId="54" toId="55">
</dataflow>
<dataflow id="236" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="tmp" fromId="212" toId="57">
</dataflow>
<dataflow id="237" from="phi_mul_load" to="tmp" fromId="41" toId="57">
</dataflow>
<dataflow id="238" from="StgValue_215" to="tmp" fromId="215" toId="57">
</dataflow>
<dataflow id="239" from="StgValue_217" to="tmp" fromId="217" toId="57">
</dataflow>
<dataflow id="240" from="tmp" to="zext_ln587" fromId="57" toId="58">
</dataflow>
<dataflow id="241" from="x_x0_V" to="x_x0_V_addr" fromId="81" toId="59">
</dataflow>
<dataflow id="242" from="StgValue_221" to="x_x0_V_addr" fromId="221" toId="59">
</dataflow>
<dataflow id="243" from="zext_ln587" to="x_x0_V_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="244" from="gmem_addr_read" to="store_ln12" fromId="31" toId="60">
</dataflow>
<dataflow id="245" from="x_x0_V_addr" to="store_ln12" fromId="59" toId="60">
</dataflow>
<dataflow id="246" from="add_ln10" to="store_ln10" fromId="44" toId="62">
</dataflow>
<dataflow id="247" from="phi_mul" to="store_ln10" fromId="9" toId="62">
</dataflow>
<dataflow id="248" from="add_ln10_1" to="store_ln10" fromId="45" toId="63">
</dataflow>
<dataflow id="249" from="phi_mul5" to="store_ln10" fromId="8" toId="63">
</dataflow>
<dataflow id="250" from="add_ln10_2" to="store_ln10" fromId="46" toId="64">
</dataflow>
<dataflow id="251" from="phi_mul7" to="store_ln10" fromId="7" toId="64">
</dataflow>
<dataflow id="252" from="icmp_ln14" to="StgValue_2" fromId="25" toId="2">
</dataflow>
<dataflow id="253" from="trunc_ln1559" to="StgValue_4" fromId="32" toId="4">
</dataflow>
<dataflow id="254" from="icmp_ln14" to="StgValue_3" fromId="25" toId="3">
</dataflow>
</dataflows>


</stg>
