[ START MERGED ]
n36432 resetn_c
n10565 mode_adj_10297
n3_adj_10084 mode[2]
n10551 piezo_ins_1__u_piezo/mode
n10541 mode[2]_adj_10087
n10537 mode_adj_10298
n10527 mode[2]_adj_10095
n10523 mode_adj_10299
n10513 mode[2]_adj_10132
n10507 mode_adj_10300
n3_adj_9926 mode[2]_adj_10168
n10493 mode_adj_10301
n3_adj_9858 mode[2]_adj_10204
n10479 mode_adj_10302
mcm_top_reveal_coretop_instance/jshift[0] jtaghub16_jshift
jtaghub16_er2_tdo0 mcm_top_reveal_coretop_instance/er2_tdo[0]
mcm_top_reveal_coretop_instance/jtck[0] jtaghub16_jtck
mcm_top_reveal_coretop_instance/jtdi[0] jtaghub16_jtdi
mcm_top_reveal_coretop_instance/jrstn[0] jtaghub16_jrstn
mcm_top_reveal_coretop_instance/jce2[0] jtaghub16_jce2
mcm_top_reveal_coretop_instance/jtck_N_6554 jtaghub16_jtck
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jrstn_N_6552 jtaghub16_jrstn
n3 mode[2]_adj_10239
mcm_top_reveal_coretop_instance/ip_enable[0] jtaghub16_ip_enable0
spi_slave_top_inst/wr_en_N_355 spi_slave_top_inst/wr_en
stepper_ins_5__u_stepper/MA_Temp_N_5616 stepper_ins_5__u_stepper/MA_Temp
stepper_ins_4__u_stepper/MA_Temp_N_5277 stepper_ins_4__u_stepper/MA_Temp
stepper_ins_2__u_stepper/MA_Temp_N_4599 stepper_ins_2__u_stepper/MA_Temp
stepper_ins_1__u_stepper/MA_Temp_N_4244 reveal_ist_179_N
stepper_ins_3__u_stepper/MA_Temp_N_4938 stepper_ins_3__u_stepper/MA_Temp
stepper_ins_6__u_stepper/MA_Temp_N_5955 stepper_ins_6__u_stepper/MA_Temp
stepper_ins_0__u_stepper/MA_Temp_N_3935 stepper_ins_0__u_stepper/MA_Temp
xo2chub/cdn.CN jtaghub16_jtck
xo2chub/jrstn_i jtaghub16_jrstn
[ END MERGED ]
[ START CLIPPED ]
xo2chub/GND
VCC_N
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/scuba_vlo
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/pmi_ram_dpXO2binarynonespeedasyncdisablereg9111204891112048/scuba_vhi
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/scuba_vlo
xo2chub/VCC
xo2chub/bit_count_cry_0_COUT[3]
xo2chub/rom_rd_addr_cry_0_S0[0]
xo2chub/N_2
xo2chub/rom_rd_addr_s_0_S1[7]
xo2chub/rom_rd_addr_s_0_COUT[7]
xo2chub/jtdo2_int_prm_16_0_0_S1
xo2chub/jtdo2_int_prm_16_0_0_S0
xo2chub/N_3
xo2chub/er2_tdo[14]
xo2chub/er2_tdo[15]
xo2chub/jtdo2_int_prm_15_0_0_S1
xo2chub/jtdo2_int_prm_15_0_0_S0
xo2chub/er2_tdo[12]
xo2chub/er2_tdo[13]
xo2chub/jtdo2_int_prm_13_0_0_S1
xo2chub/jtdo2_int_prm_13_0_0_S0
xo2chub/er2_tdo[10]
xo2chub/er2_tdo[11]
xo2chub/jtdo2_int_prm_11_0_0_S1
xo2chub/jtdo2_int_prm_11_0_0_S0
xo2chub/er2_tdo[8]
xo2chub/er2_tdo[9]
xo2chub/jtdo2_int_prm_9_0_0_S1
xo2chub/jtdo2_int_prm_9_0_0_S0
xo2chub/er2_tdo[6]
xo2chub/er2_tdo[7]
xo2chub/jtdo2_int_prm_7_0_0_S1
xo2chub/jtdo2_int_prm_7_0_0_S0
xo2chub/er2_tdo[4]
xo2chub/er2_tdo[5]
xo2chub/jtdo2_int_prm_5_0_0_S1
xo2chub/jtdo2_int_prm_5_0_0_S0
xo2chub/er2_tdo[2]
xo2chub/er2_tdo[3]
xo2chub/jtdo2_int_prm_3_0_0_S1
xo2chub/jtdo2_int_prm_3_0_0_S0
xo2chub/er2_tdo[1]
xo2chub/jtdo2_int_prm_1_0_0_S0
xo2chub/jtdo2_int_prm_1_0_0_COUT
xo2chub/ip_enable[15]
xo2chub/genblk7.un1_jtagf_u_1
xo2chub/genblk7.un1_jtagf_u
xo2chub/tdoa
xo2chub/tdia
xo2chub/tmsa
xo2chub/tcka
xo2chub/cdn
xo2chub/bit_count_cry_0_S0[0]
xo2chub/N_1
quad_ins_3__u_quad_decoder/add_2335_1/S1
quad_ins_3__u_quad_decoder/add_2335_1/S0
quad_ins_3__u_quad_decoder/add_2335_1/CI
quad_ins_3__u_quad_decoder/add_2335_33/CO
stepper_ins_0__u_stepper/add_552_1/S0
stepper_ins_0__u_stepper/add_552_1/CI
stepper_ins_0__u_stepper/add_552_9/S1
stepper_ins_0__u_stepper/add_552_9/CO
stepper_ins_0__u_stepper/add_551_1/S0
stepper_ins_0__u_stepper/add_551_1/CI
stepper_ins_0__u_stepper/add_551_13/S1
stepper_ins_0__u_stepper/add_551_13/CO
stepper_ins_6__u_stepper/add_552_1/S0
stepper_ins_6__u_stepper/add_552_1/CI
stepper_ins_6__u_stepper/add_552_9/S1
stepper_ins_6__u_stepper/add_552_9/CO
stepper_ins_6__u_stepper/add_551_1/S0
stepper_ins_6__u_stepper/add_551_1/CI
stepper_ins_6__u_stepper/add_551_13/S1
stepper_ins_6__u_stepper/add_551_13/CO
quad_ins_1__u_quad_decoder/add_2368_1/S1
quad_ins_1__u_quad_decoder/add_2368_1/S0
quad_ins_1__u_quad_decoder/add_2368_1/CI
quad_ins_1__u_quad_decoder/add_2368_33/CO
stepper_ins_3__u_stepper/add_552_1/S0
stepper_ins_3__u_stepper/add_552_1/CI
stepper_ins_3__u_stepper/add_552_9/S1
stepper_ins_3__u_stepper/add_552_9/CO
stepper_ins_3__u_stepper/add_551_1/S0
stepper_ins_3__u_stepper/add_551_1/CI
stepper_ins_3__u_stepper/add_551_13/S1
stepper_ins_3__u_stepper/add_551_13/CO
quad_ins_2__u_quad_decoder/add_2302_1/S1
quad_ins_2__u_quad_decoder/add_2302_1/S0
quad_ins_2__u_quad_decoder/add_2302_1/CI
quad_ins_2__u_quad_decoder/add_2302_33/CO
stepper_ins_2__u_stepper/add_552_1/S0
stepper_ins_2__u_stepper/add_552_1/CI
stepper_ins_2__u_stepper/add_552_9/S1
stepper_ins_2__u_stepper/add_552_9/CO
stepper_ins_2__u_stepper/add_551_1/S0
stepper_ins_2__u_stepper/add_551_1/CI
stepper_ins_2__u_stepper/add_551_13/S1
stepper_ins_2__u_stepper/add_551_13/CO
stepper_ins_4__u_stepper/add_552_1/S0
stepper_ins_4__u_stepper/add_552_1/CI
stepper_ins_4__u_stepper/add_552_9/S1
stepper_ins_4__u_stepper/add_552_9/CO
stepper_ins_4__u_stepper/add_551_1/S0
stepper_ins_4__u_stepper/add_551_1/CI
stepper_ins_4__u_stepper/add_551_13/S1
stepper_ins_4__u_stepper/add_551_13/CO
stepper_ins_1__u_stepper/add_555_1/S0
stepper_ins_1__u_stepper/add_555_1/CI
stepper_ins_1__u_stepper/add_555_9/S1
stepper_ins_1__u_stepper/add_555_9/CO
stepper_ins_1__u_stepper/add_554_1/S0
stepper_ins_1__u_stepper/add_554_1/CI
stepper_ins_1__u_stepper/SLO_buf[46]
stepper_ins_1__u_stepper/SLO_buf[47]
stepper_ins_1__u_stepper/SLO_buf[48]
stepper_ins_1__u_stepper/SLO_buf[49]
stepper_ins_1__u_stepper/SLO_buf[50]
stepper_ins_1__u_stepper/SLO_buf[51]
stepper_ins_1__u_stepper/add_554_13/S1
stepper_ins_1__u_stepper/add_554_13/CO
stepper_ins_1__u_stepper/SLO[47]
stepper_ins_1__u_stepper/n400
stepper_ins_1__u_stepper/SLO[48]
stepper_ins_1__u_stepper/n399
stepper_ins_1__u_stepper/SLO[49]
stepper_ins_1__u_stepper/n398
stepper_ins_1__u_stepper/SLO[50]
stepper_ins_1__u_stepper/n397
stepper_ins_1__u_stepper/SLO[51]
stepper_ins_1__u_stepper/n396
quad_ins_0__u_quad_decoder/add_2467_1/S1
quad_ins_0__u_quad_decoder/add_2467_1/S0
quad_ins_0__u_quad_decoder/add_2467_1/CI
quad_ins_0__u_quad_decoder/add_2467_33/CO
stepper_ins_5__u_stepper/add_552_1/S0
stepper_ins_5__u_stepper/add_552_1/CI
stepper_ins_5__u_stepper/add_552_9/S1
stepper_ins_5__u_stepper/add_552_9/CO
stepper_ins_5__u_stepper/add_551_1/S0
stepper_ins_5__u_stepper/add_551_1/CI
stepper_ins_5__u_stepper/add_551_13/S1
stepper_ins_5__u_stepper/add_551_13/CO
spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_3090_add_4_9/S1
spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_3090_add_4_9/CO
spi_slave_top_inst/spi_ctrl_inst/mem_addr_3092_add_4_1/S0
spi_slave_top_inst/spi_ctrl_inst/mem_addr_3092_add_4_1/CI
spi_slave_top_inst/spi_ctrl_inst/mem_addr_3092_add_4_9/S1
spi_slave_top_inst/spi_ctrl_inst/mem_addr_3092_add_4_9/CO
spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_3090_add_4_1/S0
spi_slave_top_inst/spi_ctrl_inst/mem_burst_cnt_3090_add_4_1/CI
quad_ins_4__u_quad_decoder/add_2434_1/S1
quad_ins_4__u_quad_decoder/add_2434_1/S0
quad_ins_4__u_quad_decoder/add_2434_1/CI
quad_ins_4__u_quad_decoder/add_2434_33/CO
quad_ins_6__u_quad_decoder/add_2401_1/S1
quad_ins_6__u_quad_decoder/add_2401_1/S0
quad_ins_6__u_quad_decoder/add_2401_1/CI
quad_ins_6__u_quad_decoder/add_2401_33/CO
quad_ins_5__u_quad_decoder/add_2269_1/S1
quad_ins_5__u_quad_decoder/add_2269_1/S0
quad_ins_5__u_quad_decoder/add_2269_1/CI
quad_ins_5__u_quad_decoder/add_2269_33/CO
u_status_led/equal_11_0/S1
u_status_led/equal_11_0/S0
u_status_led/equal_11_0/CI
u_status_led/add_395_1/S0
u_status_led/add_395_1/CI
u_status_led/equal_11_11/S1
u_status_led/equal_11_11/S0
u_status_led/sub_14_add_2_1/S0
u_status_led/sub_14_add_2_1/CI
u_status_led/sub_14_add_2_13/CO
u_status_led/equal_11_13_25331/S1
u_status_led/equal_11_13_25331/S0
u_status_led/equal_11_9/S1
u_status_led/equal_11_9/S0
u_status_led/equal_11_13/S1
u_status_led/equal_11_13/CO
u_status_led/pwm_freq_cntr_3086_add_4_1/S0
u_status_led/pwm_freq_cntr_3086_add_4_1/CI
u_status_led/pwm_freq_cntr_3086_add_4_13/S1
u_status_led/pwm_freq_cntr_3086_add_4_13/CO
u_status_led/add_395_13/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/bit_cnt_3093_add_4_7/S1
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/bit_cnt_3093_add_4_7/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/bit_cnt_3093_add_4_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/bit_cnt_3093_add_4_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/sub_305_add_2_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/sub_305_add_2_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/sub_305_add_2_9/S1
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/jtag_int_u/sub_305_add_2_9/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_309_add_2_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_309_add_2_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_309_add_2_11/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_307_add_2_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_307_add_2_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/sub_307_add_2_11/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_wr_addr_cntr_3096_add_4_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_wr_addr_cntr_3096_add_4_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_wr_addr_cntr_3096_add_4_11/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_rd_addr_cntr_3095_add_4_11/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_rd_addr_cntr_3095_add_4_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/tm_u/tm_rd_addr_cntr_3095_add_4_1/CI
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/te_precnt_3097_add_4_17/S1
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/te_precnt_3097_add_4_17/CO
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/pmi_ram_dpXO2binarynonespeedasyncdisablereg112112/scuba_vhi
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/te_precnt_3097_add_4_1/S0
mcm_top_reveal_coretop_instance/mcm_top_la0_inst_0/trig_u/te_0/te_precnt_3097_add_4_1/CI
mcm_top_reveal_coretop_instance/jupdate[0]
[ END CLIPPED ]
[ START OSC ]
clk 38.00
[ END OSC ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.12.0.240.2 -- WARNING: Map write only section -- Thu Apr 21 17:03:34 2022

SYSCONFIG SDM_PORT=DISABLE SLAVE_SPI_PORT=ENABLE I2C_PORT=DISABLE MASTER_SPI_PORT=DISABLE COMPRESS_CONFIG=ON CONFIGURATION=CFG MY_ASSP=OFF ONE_TIME_PROGRAM=OFF CONFIG_SECURE=OFF MCCLK_FREQ=2.08 JTAG_PORT=ENABLE ENABLE_TRANSFR=DISABLE SHAREDEBRINIT=DISABLE MUX_CONFIGURATION_PORTS=DISABLE BACKGROUND_RECONFIG=OFF INBUF=ON ;
LOCATE COMP "spi_mosi" SITE "71" ;
LOCATE COMP "spi_miso" SITE "45" ;
LOCATE COMP "spi_clk" SITE "44" ;
LOCATE COMP "C_8" SITE "115" ;
LOCATE COMP "UC_TXD0" SITE "85" ;
LOCATE COMP "spi_scsn" SITE "40" ;
LOCATE COMP "CS_READY" SITE "99" ;
LOCATE COMP "cs[0]" SITE "100" ;
LOCATE COMP "cs[1]" SITE "112" ;
LOCATE COMP "cs[2]" SITE "95" ;
LOCATE COMP "cs[3]" SITE "97" ;
LOCATE COMP "cs[4]" SITE "98" ;
LOCATE COMP "resetn" SITE "94" ;
LOCATE COMP "clk_in" SITE "104" ;
LOCATE COMP "C_7" SITE "114" ;
LOCATE COMP "C_5" SITE "111" ;
LOCATE COMP "C_4" SITE "125" ;
LOCATE COMP "C_3" SITE "121" ;
LOCATE COMP "C_2" SITE "122" ;
LOCATE COMP "C_1" SITE "117" ;
LOCATE COMP "pin_io[0]" SITE "67" ;
LOCATE COMP "pin_io[1]" SITE "68" ;
LOCATE COMP "pin_io[7]" SITE "77" ;
LOCATE COMP "pin_io[10]" SITE "65" ;
LOCATE COMP "pin_io[11]" SITE "63" ;
LOCATE COMP "pin_io[17]" SITE "57" ;
LOCATE COMP "pin_io[20]" SITE "54" ;
LOCATE COMP "pin_io[21]" SITE "52" ;
LOCATE COMP "pin_io[27]" SITE "42" ;
LOCATE COMP "pin_io[30]" SITE "38" ;
LOCATE COMP "pin_io[31]" SITE "35" ;
LOCATE COMP "pin_io[37]" SITE "27" ;
LOCATE COMP "pin_io[41]" SITE "142" ;
LOCATE COMP "pin_io[47]" SITE "132" ;
LOCATE COMP "pin_io[50]" SITE "12" ;
LOCATE COMP "pin_io[51]" SITE "11" ;
LOCATE COMP "pin_io[57]" SITE "3" ;
LOCATE COMP "pin_io[60]" SITE "24" ;
LOCATE COMP "pin_io[61]" SITE "23" ;
LOCATE COMP "pin_io[67]" SITE "15" ;
LOCATE COMP "UC_RXD0" SITE "84" ;
LOCATE COMP "MAX3421_CS" SITE "83" ;
LOCATE COMP "FLASH_CS" SITE "106" ;
LOCATE COMP "intrpt_out[0]" SITE "107" ;
LOCATE COMP "intrpt_out[1]" SITE "103" ;
LOCATE COMP "intrpt_out[2]" SITE "86" ;
LOCATE COMP "intrpt_out[3]" SITE "87" ;
LOCATE COMP "intrpt_out[4]" SITE "89" ;
LOCATE COMP "intrpt_out[5]" SITE "91" ;
LOCATE COMP "intrpt_out[6]" SITE "92" ;
LOCATE COMP "led_sw" SITE "126" ;
LOCATE COMP "C_6" SITE "113" ;
LOCATE COMP "pin_io[2]" SITE "69" ;
LOCATE COMP "pin_io[3]" SITE "73" ;
LOCATE COMP "pin_io[4]" SITE "74" ;
LOCATE COMP "pin_io[5]" SITE "75" ;
LOCATE COMP "pin_io[6]" SITE "76" ;
LOCATE COMP "pin_io[8]" SITE "78" ;
LOCATE COMP "pin_io[9]" SITE "81" ;
LOCATE COMP "pin_io[12]" SITE "62" ;
LOCATE COMP "pin_io[13]" SITE "61" ;
LOCATE COMP "pin_io[14]" SITE "60" ;
LOCATE COMP "pin_io[15]" SITE "59" ;
LOCATE COMP "pin_io[16]" SITE "58" ;
LOCATE COMP "pin_io[18]" SITE "56" ;
LOCATE COMP "pin_io[19]" SITE "55" ;
LOCATE COMP "pin_io[22]" SITE "50" ;
LOCATE COMP "pin_io[23]" SITE "49" ;
LOCATE COMP "pin_io[24]" SITE "48" ;
LOCATE COMP "pin_io[25]" SITE "47" ;
LOCATE COMP "pin_io[26]" SITE "43" ;
LOCATE COMP "pin_io[28]" SITE "41" ;
LOCATE COMP "pin_io[29]" SITE "39" ;
LOCATE COMP "pin_io[32]" SITE "34" ;
LOCATE COMP "pin_io[33]" SITE "33" ;
LOCATE COMP "pin_io[34]" SITE "32" ;
LOCATE COMP "pin_io[35]" SITE "31" ;
LOCATE COMP "pin_io[36]" SITE "28" ;
LOCATE COMP "pin_io[38]" SITE "26" ;
LOCATE COMP "pin_io[39]" SITE "25" ;
LOCATE COMP "pin_io[40]" SITE "143" ;
LOCATE COMP "pin_io[42]" SITE "141" ;
LOCATE COMP "pin_io[43]" SITE "140" ;
LOCATE COMP "pin_io[44]" SITE "139" ;
LOCATE COMP "pin_io[45]" SITE "138" ;
LOCATE COMP "pin_io[46]" SITE "133" ;
LOCATE COMP "pin_io[48]" SITE "128" ;
LOCATE COMP "pin_io[49]" SITE "127" ;
LOCATE COMP "pin_io[52]" SITE "10" ;
LOCATE COMP "pin_io[53]" SITE "9" ;
LOCATE COMP "pin_io[54]" SITE "6" ;
LOCATE COMP "pin_io[55]" SITE "5" ;
LOCATE COMP "pin_io[56]" SITE "4" ;
LOCATE COMP "pin_io[58]" SITE "2" ;
LOCATE COMP "pin_io[59]" SITE "1" ;
LOCATE COMP "pin_io[62]" SITE "22" ;
LOCATE COMP "pin_io[63]" SITE "21" ;
LOCATE COMP "pin_io[64]" SITE "20" ;
LOCATE COMP "pin_io[65]" SITE "19" ;
LOCATE COMP "pin_io[66]" SITE "17" ;
LOCATE COMP "pin_io[68]" SITE "14" ;
LOCATE COMP "pin_io[69]" SITE "13" ;
FREQUENCY NET "clk" 38.000000 MHz ;
FREQUENCY NET "clk_in_N" 12.000000 MHz ;
FREQUENCY NET "clk_1MHz" 1.000000 MHz HOLD_MARGIN -2.000000 ns ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
