# 4-Stage-Pipelined-SIMD-Multimedia-Unit
A 4-stage pipelined processor in VHDL with IF, ID, EXE, and WB stages, executing up to 4 instructions per cycle
