
CubeMx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d684  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002bfc  0800d824  0800d824  0000e824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010420  08010420  00012628  2**0
                  CONTENTS
  4 .ARM          00000008  08010420  08010420  00011420  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010428  08010428  00012628  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010428  08010428  00011428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801042c  0801042c  0001142c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000628  20000000  08010430  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000018a4  20000628  08010a58  00012628  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ecc  08010a58  00012ecc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00012628  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f375  00000000  00000000  00012658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d7c  00000000  00000000  000319cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c38  00000000  00000000  00036750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015f1  00000000  00000000  00038388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001dc6e  00000000  00000000  00039979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025aa9  00000000  00000000  000575e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8f0b  00000000  00000000  0007d090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00125f9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ba8  00000000  00000000  00125fe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0012db88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000628 	.word	0x20000628
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d80c 	.word	0x0800d80c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000062c 	.word	0x2000062c
 80001dc:	0800d80c 	.word	0x0800d80c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <HAL_GPIO_EXTI_Callback>:
		{59,1000,2000,100, 3, 2592*11, 7, 4232*13, "FRESH FISH"} ,//FRESH FISH
		{60,1000,2000,100, 3, 2592*12, 7, 4232*14, "CHILDREN'NORM"} //CHILDREN'S NORM
    };


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IRQ_TCH_Pin) {
 800057a:	88fb      	ldrh	r3, [r7, #6]
 800057c:	2b04      	cmp	r3, #4
 800057e:	d102      	bne.n	8000586 <HAL_GPIO_EXTI_Callback+0x16>

		touch_irq = 1;
 8000580:	4b04      	ldr	r3, [pc, #16]	@ (8000594 <HAL_GPIO_EXTI_Callback+0x24>)
 8000582:	2201      	movs	r2, #1
 8000584:	701a      	strb	r2, [r3, #0]
	}
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	20000938 	.word	0x20000938

08000598 <SPI_Flash_to_LCD>:
        Error_Handler();
    }
}
void SPI_Flash_to_LCD(uint16_t block, uint32_t offset, uint16_t w, uint16_t h, uint16_t x, uint16_t y)

{
 8000598:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800059c:	b08b      	sub	sp, #44	@ 0x2c
 800059e:	af02      	add	r7, sp, #8
 80005a0:	60b9      	str	r1, [r7, #8]
 80005a2:	4611      	mov	r1, r2
 80005a4:	461a      	mov	r2, r3
 80005a6:	4603      	mov	r3, r0
 80005a8:	81fb      	strh	r3, [r7, #14]
 80005aa:	460b      	mov	r3, r1
 80005ac:	81bb      	strh	r3, [r7, #12]
 80005ae:	4613      	mov	r3, r2
 80005b0:	80fb      	strh	r3, [r7, #6]
 80005b2:	466b      	mov	r3, sp
 80005b4:	461e      	mov	r6, r3
	uint32_t img_byte_amount = w*h*2;
 80005b6:	89bb      	ldrh	r3, [r7, #12]
 80005b8:	88fa      	ldrh	r2, [r7, #6]
 80005ba:	fb02 f303 	mul.w	r3, r2, r3
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	61fb      	str	r3, [r7, #28]
	uint16_t img_buffer[img_byte_amount/2];
 80005c2:	69fb      	ldr	r3, [r7, #28]
 80005c4:	0859      	lsrs	r1, r3, #1
 80005c6:	460b      	mov	r3, r1
 80005c8:	3b01      	subs	r3, #1
 80005ca:	61bb      	str	r3, [r7, #24]
 80005cc:	2300      	movs	r3, #0
 80005ce:	4688      	mov	r8, r1
 80005d0:	4699      	mov	r9, r3
 80005d2:	f04f 0200 	mov.w	r2, #0
 80005d6:	f04f 0300 	mov.w	r3, #0
 80005da:	ea4f 1309 	mov.w	r3, r9, lsl #4
 80005de:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 80005e2:	ea4f 1208 	mov.w	r2, r8, lsl #4
 80005e6:	2300      	movs	r3, #0
 80005e8:	460c      	mov	r4, r1
 80005ea:	461d      	mov	r5, r3
 80005ec:	f04f 0200 	mov.w	r2, #0
 80005f0:	f04f 0300 	mov.w	r3, #0
 80005f4:	012b      	lsls	r3, r5, #4
 80005f6:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80005fa:	0122      	lsls	r2, r4, #4
 80005fc:	004b      	lsls	r3, r1, #1
 80005fe:	3307      	adds	r3, #7
 8000600:	08db      	lsrs	r3, r3, #3
 8000602:	00db      	lsls	r3, r3, #3
 8000604:	ebad 0d03 	sub.w	sp, sp, r3
 8000608:	ab02      	add	r3, sp, #8
 800060a:	3301      	adds	r3, #1
 800060c:	085b      	lsrs	r3, r3, #1
 800060e:	005b      	lsls	r3, r3, #1
 8000610:	617b      	str	r3, [r7, #20]
	W25qxx_ReadBlock(img_buffer, block, offset, img_byte_amount);
 8000612:	89f9      	ldrh	r1, [r7, #14]
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	68ba      	ldr	r2, [r7, #8]
 8000618:	6978      	ldr	r0, [r7, #20]
 800061a:	f00c fbf5 	bl	800ce08 <W25qxx_ReadBlock>
	ST7735_DrawImage(x, y, w, h, img_buffer);
 800061e:	88fc      	ldrh	r4, [r7, #6]
 8000620:	89ba      	ldrh	r2, [r7, #12]
 8000622:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000626:	f8b7 0040 	ldrh.w	r0, [r7, #64]	@ 0x40
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	9300      	str	r3, [sp, #0]
 800062e:	4623      	mov	r3, r4
 8000630:	f00a ffd9 	bl	800b5e6 <ST7735_DrawImage>
 8000634:	46b5      	mov	sp, r6
}
 8000636:	bf00      	nop
 8000638:	3724      	adds	r7, #36	@ 0x24
 800063a:	46bd      	mov	sp, r7
 800063c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000640 <touch_init>:
	    but_state_right = BUT_RESET;
}


void touch_init()
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	MPR121_setregister(MHD_R,0x01);
 8000644:	2101      	movs	r1, #1
 8000646:	202b      	movs	r0, #43	@ 0x2b
 8000648:	f00c f98e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(NHD_R,0x01);
 800064c:	2101      	movs	r1, #1
 800064e:	202c      	movs	r0, #44	@ 0x2c
 8000650:	f00c f98a 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(NCL_R,0x00);
 8000654:	2100      	movs	r1, #0
 8000656:	202d      	movs	r0, #45	@ 0x2d
 8000658:	f00c f986 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(FDL_R,0x00);
 800065c:	2100      	movs	r1, #0
 800065e:	202e      	movs	r0, #46	@ 0x2e
 8000660:	f00c f982 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(MHD_F,0x01);
 8000664:	2101      	movs	r1, #1
 8000666:	202f      	movs	r0, #47	@ 0x2f
 8000668:	f00c f97e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(NHD_F,0x01);
 800066c:	2101      	movs	r1, #1
 800066e:	2030      	movs	r0, #48	@ 0x30
 8000670:	f00c f97a 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(NCL_F,0xFF);
 8000674:	21ff      	movs	r1, #255	@ 0xff
 8000676:	2031      	movs	r0, #49	@ 0x31
 8000678:	f00c f976 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(FDL_F,0x02);
 800067c:	2102      	movs	r1, #2
 800067e:	2032      	movs	r0, #50	@ 0x32
 8000680:	f00c f972 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE0_T,TOU_THRESH);
 8000684:	2106      	movs	r1, #6
 8000686:	2041      	movs	r0, #65	@ 0x41
 8000688:	f00c f96e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE0_R,TOU_THRESH);
 800068c:	2106      	movs	r1, #6
 800068e:	2042      	movs	r0, #66	@ 0x42
 8000690:	f00c f96a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE1_T,TOU_THRESH);
 8000694:	2106      	movs	r1, #6
 8000696:	2043      	movs	r0, #67	@ 0x43
 8000698:	f00c f966 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE1_R,TOU_THRESH);
 800069c:	2106      	movs	r1, #6
 800069e:	2044      	movs	r0, #68	@ 0x44
 80006a0:	f00c f962 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE2_T,TOU_THRESH);
 80006a4:	2106      	movs	r1, #6
 80006a6:	2045      	movs	r0, #69	@ 0x45
 80006a8:	f00c f95e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE2_R,TOU_THRESH);
 80006ac:	2106      	movs	r1, #6
 80006ae:	2046      	movs	r0, #70	@ 0x46
 80006b0:	f00c f95a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE3_T,TOU_THRESH);
 80006b4:	2106      	movs	r1, #6
 80006b6:	2047      	movs	r0, #71	@ 0x47
 80006b8:	f00c f956 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE3_R,TOU_THRESH);
 80006bc:	2106      	movs	r1, #6
 80006be:	2048      	movs	r0, #72	@ 0x48
 80006c0:	f00c f952 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE4_T,TOU_THRESH);
 80006c4:	2106      	movs	r1, #6
 80006c6:	2049      	movs	r0, #73	@ 0x49
 80006c8:	f00c f94e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE4_R,TOU_THRESH);
 80006cc:	2106      	movs	r1, #6
 80006ce:	204a      	movs	r0, #74	@ 0x4a
 80006d0:	f00c f94a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE5_T,TOU_THRESH);
 80006d4:	2106      	movs	r1, #6
 80006d6:	204b      	movs	r0, #75	@ 0x4b
 80006d8:	f00c f946 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE5_R,TOU_THRESH);
 80006dc:	2106      	movs	r1, #6
 80006de:	204c      	movs	r0, #76	@ 0x4c
 80006e0:	f00c f942 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE6_T,TOU_THRESH);
 80006e4:	2106      	movs	r1, #6
 80006e6:	204d      	movs	r0, #77	@ 0x4d
 80006e8:	f00c f93e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE6_R,TOU_THRESH);
 80006ec:	2106      	movs	r1, #6
 80006ee:	204e      	movs	r0, #78	@ 0x4e
 80006f0:	f00c f93a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE7_T,TOU_THRESH);
 80006f4:	2106      	movs	r1, #6
 80006f6:	204f      	movs	r0, #79	@ 0x4f
 80006f8:	f00c f936 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE7_R,TOU_THRESH);
 80006fc:	2106      	movs	r1, #6
 80006fe:	2050      	movs	r0, #80	@ 0x50
 8000700:	f00c f932 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE8_T,TOU_THRESH);
 8000704:	2106      	movs	r1, #6
 8000706:	2051      	movs	r0, #81	@ 0x51
 8000708:	f00c f92e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE8_R,TOU_THRESH);
 800070c:	2106      	movs	r1, #6
 800070e:	2052      	movs	r0, #82	@ 0x52
 8000710:	f00c f92a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE9_T,TOU_THRESH);
 8000714:	2106      	movs	r1, #6
 8000716:	2053      	movs	r0, #83	@ 0x53
 8000718:	f00c f926 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE9_R,TOU_THRESH);
 800071c:	2106      	movs	r1, #6
 800071e:	2054      	movs	r0, #84	@ 0x54
 8000720:	f00c f922 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE10_T,TOU_THRESH);
 8000724:	2106      	movs	r1, #6
 8000726:	2055      	movs	r0, #85	@ 0x55
 8000728:	f00c f91e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE10_R,TOU_THRESH);
 800072c:	2106      	movs	r1, #6
 800072e:	2056      	movs	r0, #86	@ 0x56
 8000730:	f00c f91a 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(ELE11_T,TOU_THRESH);
 8000734:	2106      	movs	r1, #6
 8000736:	2057      	movs	r0, #87	@ 0x57
 8000738:	f00c f916 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE11_R,TOU_THRESH);
 800073c:	2106      	movs	r1, #6
 800073e:	2058      	movs	r0, #88	@ 0x58
 8000740:	f00c f912 	bl	800c968 <MPR121_setregister>

	MPR121_setregister(FIL_CFG,0x04);
 8000744:	2104      	movs	r1, #4
 8000746:	205d      	movs	r0, #93	@ 0x5d
 8000748:	f00c f90e 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE_CFG,0x0C);
 800074c:	210c      	movs	r1, #12
 800074e:	205e      	movs	r0, #94	@ 0x5e
 8000750:	f00c f90a 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ELE_CFG,0x0C);
 8000754:	210c      	movs	r1, #12
 8000756:	205e      	movs	r0, #94	@ 0x5e
 8000758:	f00c f906 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ATO_CFG0,0x0F);
 800075c:	210f      	movs	r1, #15
 800075e:	207b      	movs	r0, #123	@ 0x7b
 8000760:	f00c f902 	bl	800c968 <MPR121_setregister>
	MPR121_setregister(ATO_CFGU,0xC8);
 8000764:	21c8      	movs	r1, #200	@ 0xc8
 8000766:	207d      	movs	r0, #125	@ 0x7d
 8000768:	f00c f8fe 	bl	800c968 <MPR121_setregister>
}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}

08000770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000776:	f001 f9c3 	bl	8001b00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800077a:	f000 f85d 	bl	8000838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077e:	f000 fbe5 	bl	8000f4c <MX_GPIO_Init>
  MX_DMA_Init();
 8000782:	f000 fbbb 	bl	8000efc <MX_DMA_Init>
  MX_I2C1_Init();
 8000786:	f000 f915 	bl	80009b4 <MX_I2C1_Init>
  MX_RTC_Init();
 800078a:	f000 f941 	bl	8000a10 <MX_RTC_Init>
  MX_SPI1_Init();
 800078e:	f000 f9cd 	bl	8000b2c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000792:	f000 f8bd 	bl	8000910 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000796:	f000 fb15 	bl	8000dc4 <MX_TIM3_Init>
  MX_TIM2_Init();
 800079a:	f000 fa9d 	bl	8000cd8 <MX_TIM2_Init>
  MX_TIM4_Init();
 800079e:	f000 fb5f 	bl	8000e60 <MX_TIM4_Init>
  MX_TIM1_Init();
 80007a2:	f000 f9f9 	bl	8000b98 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 80007a6:	f00a ff81 	bl	800b6ac <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */




  HAL_GPIO_WritePin(V3_PRH_EN_GPIO_Port, V3_PRH_EN_Pin, GPIO_PIN_SET);
 80007aa:	2201      	movs	r2, #1
 80007ac:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007b0:	481d      	ldr	r0, [pc, #116]	@ (8000828 <main+0xb8>)
 80007b2:	f002 fa1d 	bl	8002bf0 <HAL_GPIO_WritePin>
  ST7735_Init();
 80007b6:	f00a fd75 	bl	800b2a4 <ST7735_Init>
  ST7735_InvertColors(0);
 80007ba:	2000      	movs	r0, #0
 80007bc:	f00a ff5f 	bl	800b67e <ST7735_InvertColors>
  ST7735_FillScreen(ST7735_BLACK);
 80007c0:	2000      	movs	r0, #0
 80007c2:	f00a feff 	bl	800b5c4 <ST7735_FillScreen>
  HAL_GPIO_WritePin(DSP_BL_GPIO_Port, DSP_BL_Pin, GPIO_PIN_SET);
 80007c6:	2201      	movs	r2, #1
 80007c8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80007cc:	4816      	ldr	r0, [pc, #88]	@ (8000828 <main+0xb8>)
 80007ce:	f002 fa0f 	bl	8002bf0 <HAL_GPIO_WritePin>

  W25qxx_Init();
 80007d2:	f00c f9b1 	bl	800cb38 <W25qxx_Init>
  MX_I2C1_Init();
 80007d6:	f000 f8ed 	bl	80009b4 <MX_I2C1_Init>
  touch_init();
 80007da:	f7ff ff31 	bl	8000640 <touch_init>

  HAL_TIM_Base_Start_IT(&htim4);
 80007de:	4813      	ldr	r0, [pc, #76]	@ (800082c <main+0xbc>)
 80007e0:	f006 f84c 	bl	800687c <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(OE_GPIO_Port, OE_Pin, GPIO_PIN_RESET); //on mux
 80007e4:	2200      	movs	r2, #0
 80007e6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80007ea:	4811      	ldr	r0, [pc, #68]	@ (8000830 <main+0xc0>)
 80007ec:	f002 fa00 	bl	8002bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(S1_GPIO_Port, S1_Pin, GPIO_PIN_RESET);
 80007f0:	2200      	movs	r2, #0
 80007f2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80007f6:	480e      	ldr	r0, [pc, #56]	@ (8000830 <main+0xc0>)
 80007f8:	f002 f9fa 	bl	8002bf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(S0_GPIO_Port, S0_Pin, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000802:	480b      	ldr	r0, [pc, #44]	@ (8000830 <main+0xc0>)
 8000804:	f002 f9f4 	bl	8002bf0 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim2);
 8000808:	480a      	ldr	r0, [pc, #40]	@ (8000834 <main+0xc4>)
 800080a:	f006 f837 	bl	800687c <HAL_TIM_Base_Start_IT>
//	  	  	  {
//	  		  SPI_Flash_to_LCD(LOADING_2,28,14);
//	  		  SPI_Flash_to_LCD(LOADING_1,80,14);
//	  		  gl_int_5hz_tim2_for_pic = 0;
//	  	  	  }
	  uint16_t measuring_result = 800;
 800080e:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000812:	80fb      	strh	r3, [r7, #6]
	  uint8_t id_product_to_display = 0;
 8000814:	2300      	movs	r3, #0
 8000816:	717b      	strb	r3, [r7, #5]

	  display_all_measuring_process_and_led(measuring_result, id_product_to_display);
 8000818:	797a      	ldrb	r2, [r7, #5]
 800081a:	88fb      	ldrh	r3, [r7, #6]
 800081c:	4611      	mov	r1, r2
 800081e:	4618      	mov	r0, r3
 8000820:	f000 fc82 	bl	8001128 <display_all_measuring_process_and_led>
  {
 8000824:	bf00      	nop
 8000826:	e7f2      	b.n	800080e <main+0x9e>
 8000828:	40020800 	.word	0x40020800
 800082c:	200008f0 	.word	0x200008f0
 8000830:	40020400 	.word	0x40020400
 8000834:	20000860 	.word	0x20000860

08000838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b094      	sub	sp, #80	@ 0x50
 800083c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800083e:	f107 0320 	add.w	r3, r7, #32
 8000842:	2230      	movs	r2, #48	@ 0x30
 8000844:	2100      	movs	r1, #0
 8000846:	4618      	mov	r0, r3
 8000848:	f00c fb60 	bl	800cf0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800084c:	f107 030c 	add.w	r3, r7, #12
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b29      	ldr	r3, [pc, #164]	@ (8000908 <SystemClock_Config+0xd0>)
 8000862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000864:	4a28      	ldr	r2, [pc, #160]	@ (8000908 <SystemClock_Config+0xd0>)
 8000866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800086a:	6413      	str	r3, [r2, #64]	@ 0x40
 800086c:	4b26      	ldr	r3, [pc, #152]	@ (8000908 <SystemClock_Config+0xd0>)
 800086e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000878:	2300      	movs	r3, #0
 800087a:	607b      	str	r3, [r7, #4]
 800087c:	4b23      	ldr	r3, [pc, #140]	@ (800090c <SystemClock_Config+0xd4>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000884:	4a21      	ldr	r2, [pc, #132]	@ (800090c <SystemClock_Config+0xd4>)
 8000886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800088a:	6013      	str	r3, [r2, #0]
 800088c:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <SystemClock_Config+0xd4>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000894:	607b      	str	r3, [r7, #4]
 8000896:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000898:	2305      	movs	r3, #5
 800089a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800089c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008a2:	2301      	movs	r3, #1
 80008a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a6:	2302      	movs	r3, #2
 80008a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008aa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80008b0:	2304      	movs	r3, #4
 80008b2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80008b4:	23a8      	movs	r3, #168	@ 0xa8
 80008b6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80008b8:	2304      	movs	r3, #4
 80008ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008bc:	2307      	movs	r3, #7
 80008be:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c0:	f107 0320 	add.w	r3, r7, #32
 80008c4:	4618      	mov	r0, r3
 80008c6:	f004 f89d 	bl	8004a04 <HAL_RCC_OscConfig>
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80008d0:	f000 fd16 	bl	8001300 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008d4:	230f      	movs	r3, #15
 80008d6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008d8:	2302      	movs	r3, #2
 80008da:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008ea:	f107 030c 	add.w	r3, r7, #12
 80008ee:	2102      	movs	r1, #2
 80008f0:	4618      	mov	r0, r3
 80008f2:	f004 faff 	bl	8004ef4 <HAL_RCC_ClockConfig>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80008fc:	f000 fd00 	bl	8001300 <Error_Handler>
  }
}
 8000900:	bf00      	nop
 8000902:	3750      	adds	r7, #80	@ 0x50
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	40023800 	.word	0x40023800
 800090c:	40007000 	.word	0x40007000

08000910 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b084      	sub	sp, #16
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000916:	463b      	mov	r3, r7
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000922:	4b21      	ldr	r3, [pc, #132]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000924:	4a21      	ldr	r2, [pc, #132]	@ (80009ac <MX_ADC1_Init+0x9c>)
 8000926:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000928:	4b1f      	ldr	r3, [pc, #124]	@ (80009a8 <MX_ADC1_Init+0x98>)
 800092a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800092e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000930:	4b1d      	ldr	r3, [pc, #116]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000932:	2200      	movs	r2, #0
 8000934:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000936:	4b1c      	ldr	r3, [pc, #112]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000938:	2200      	movs	r2, #0
 800093a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800093c:	4b1a      	ldr	r3, [pc, #104]	@ (80009a8 <MX_ADC1_Init+0x98>)
 800093e:	2200      	movs	r2, #0
 8000940:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000942:	4b19      	ldr	r3, [pc, #100]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000944:	2200      	movs	r2, #0
 8000946:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800094a:	4b17      	ldr	r3, [pc, #92]	@ (80009a8 <MX_ADC1_Init+0x98>)
 800094c:	2200      	movs	r2, #0
 800094e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000950:	4b15      	ldr	r3, [pc, #84]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000952:	4a17      	ldr	r2, [pc, #92]	@ (80009b0 <MX_ADC1_Init+0xa0>)
 8000954:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000956:	4b14      	ldr	r3, [pc, #80]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000958:	2200      	movs	r2, #0
 800095a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800095c:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <MX_ADC1_Init+0x98>)
 800095e:	2201      	movs	r2, #1
 8000960:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000962:	4b11      	ldr	r3, [pc, #68]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000964:	2200      	movs	r2, #0
 8000966:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800096a:	4b0f      	ldr	r3, [pc, #60]	@ (80009a8 <MX_ADC1_Init+0x98>)
 800096c:	2201      	movs	r2, #1
 800096e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000970:	480d      	ldr	r0, [pc, #52]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000972:	f001 f95b 	bl	8001c2c <HAL_ADC_Init>
 8000976:	4603      	mov	r3, r0
 8000978:	2b00      	cmp	r3, #0
 800097a:	d001      	beq.n	8000980 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800097c:	f000 fcc0 	bl	8001300 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000980:	2301      	movs	r3, #1
 8000982:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000984:	2301      	movs	r3, #1
 8000986:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_112CYCLES;
 8000988:	2305      	movs	r3, #5
 800098a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800098c:	463b      	mov	r3, r7
 800098e:	4619      	mov	r1, r3
 8000990:	4805      	ldr	r0, [pc, #20]	@ (80009a8 <MX_ADC1_Init+0x98>)
 8000992:	f001 f98f 	bl	8001cb4 <HAL_ADC_ConfigChannel>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800099c:	f000 fcb0 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009a0:	bf00      	nop
 80009a2:	3710      	adds	r7, #16
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20000644 	.word	0x20000644
 80009ac:	40012000 	.word	0x40012000
 80009b0:	0f000001 	.word	0x0f000001

080009b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009b8:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009ba:	4a13      	ldr	r2, [pc, #76]	@ (8000a08 <MX_I2C1_Init+0x54>)
 80009bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009be:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009c0:	4a12      	ldr	r2, [pc, #72]	@ (8000a0c <MX_I2C1_Init+0x58>)
 80009c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80009ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009d2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009d6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009da:	2200      	movs	r2, #0
 80009dc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009e4:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80009f0:	4804      	ldr	r0, [pc, #16]	@ (8000a04 <MX_I2C1_Init+0x50>)
 80009f2:	f002 f92f 	bl	8002c54 <HAL_I2C_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80009fc:	f000 fc80 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2000068c 	.word	0x2000068c
 8000a08:	40005400 	.word	0x40005400
 8000a0c:	000186a0 	.word	0x000186a0

08000a10 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b090      	sub	sp, #64	@ 0x40
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000a16:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
 8000a1e:	605a      	str	r2, [r3, #4]
 8000a20:	609a      	str	r2, [r3, #8]
 8000a22:	60da      	str	r2, [r3, #12]
 8000a24:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000a26:	2300      	movs	r3, #0
 8000a28:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000a2a:	463b      	mov	r3, r7
 8000a2c:	2228      	movs	r2, #40	@ 0x28
 8000a2e:	2100      	movs	r1, #0
 8000a30:	4618      	mov	r0, r3
 8000a32:	f00c fa6b 	bl	800cf0c <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a36:	4b3b      	ldr	r3, [pc, #236]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a38:	4a3b      	ldr	r2, [pc, #236]	@ (8000b28 <MX_RTC_Init+0x118>)
 8000a3a:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a3c:	4b39      	ldr	r3, [pc, #228]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a3e:	2200      	movs	r2, #0
 8000a40:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a42:	4b38      	ldr	r3, [pc, #224]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a44:	227f      	movs	r2, #127	@ 0x7f
 8000a46:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a48:	4b36      	ldr	r3, [pc, #216]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a4a:	22ff      	movs	r2, #255	@ 0xff
 8000a4c:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a4e:	4b35      	ldr	r3, [pc, #212]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a54:	4b33      	ldr	r3, [pc, #204]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a56:	2200      	movs	r2, #0
 8000a58:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a5a:	4b32      	ldr	r3, [pc, #200]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a60:	4830      	ldr	r0, [pc, #192]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a62:	f004 fd41 	bl	80054e8 <HAL_RTC_Init>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d001      	beq.n	8000a70 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000a6c:	f000 fc48 	bl	8001300 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000a70:	2300      	movs	r3, #0
 8000a72:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000a86:	2300      	movs	r3, #0
 8000a88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000a8a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4619      	mov	r1, r3
 8000a92:	4824      	ldr	r0, [pc, #144]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000a94:	f004 fd9e 	bl	80055d4 <HAL_RTC_SetTime>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000a9e:	f000 fc2f 	bl	8001300 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000aba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000abe:	2201      	movs	r2, #1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4818      	ldr	r0, [pc, #96]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000ac4:	f004 fe20 	bl	8005708 <HAL_RTC_SetDate>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000ace:	f000 fc17 	bl	8001300 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 8000aea:	f04f 3380 	mov.w	r3, #2155905152	@ 0x80808080
 8000aee:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000af0:	2300      	movs	r3, #0
 8000af2:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000af4:	2300      	movs	r3, #0
 8000af6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000af8:	2301      	movs	r3, #1
 8000afa:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000afe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b02:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000b04:	463b      	mov	r3, r7
 8000b06:	2201      	movs	r2, #1
 8000b08:	4619      	mov	r1, r3
 8000b0a:	4806      	ldr	r0, [pc, #24]	@ (8000b24 <MX_RTC_Init+0x114>)
 8000b0c:	f004 fe80 	bl	8005810 <HAL_RTC_SetAlarm_IT>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_RTC_Init+0x10a>
  {
    Error_Handler();
 8000b16:	f000 fbf3 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000b1a:	bf00      	nop
 8000b1c:	3740      	adds	r7, #64	@ 0x40
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	200006e0 	.word	0x200006e0
 8000b28:	40002800 	.word	0x40002800

08000b2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b30:	4b17      	ldr	r3, [pc, #92]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b32:	4a18      	ldr	r2, [pc, #96]	@ (8000b94 <MX_SPI1_Init+0x68>)
 8000b34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b36:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b38:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b3e:	4b14      	ldr	r3, [pc, #80]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b44:	4b12      	ldr	r3, [pc, #72]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b5c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b6a:	4b09      	ldr	r3, [pc, #36]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b70:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b78:	220a      	movs	r2, #10
 8000b7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b7c:	4804      	ldr	r0, [pc, #16]	@ (8000b90 <MX_SPI1_Init+0x64>)
 8000b7e:	f005 f884 	bl	8005c8a <HAL_SPI_Init>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b88:	f000 fbba 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b8c:	bf00      	nop
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000700 	.word	0x20000700
 8000b94:	40013000 	.word	0x40013000

08000b98 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b096      	sub	sp, #88	@ 0x58
 8000b9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b9e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	601a      	str	r2, [r3, #0]
 8000ba6:	605a      	str	r2, [r3, #4]
 8000ba8:	609a      	str	r2, [r3, #8]
 8000baa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bac:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bb6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bba:	2200      	movs	r2, #0
 8000bbc:	601a      	str	r2, [r3, #0]
 8000bbe:	605a      	str	r2, [r3, #4]
 8000bc0:	609a      	str	r2, [r3, #8]
 8000bc2:	60da      	str	r2, [r3, #12]
 8000bc4:	611a      	str	r2, [r3, #16]
 8000bc6:	615a      	str	r2, [r3, #20]
 8000bc8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bca:	1d3b      	adds	r3, r7, #4
 8000bcc:	2220      	movs	r2, #32
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f00c f99b 	bl	800cf0c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bd6:	4b3e      	ldr	r3, [pc, #248]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bd8:	4a3e      	ldr	r2, [pc, #248]	@ (8000cd4 <MX_TIM1_Init+0x13c>)
 8000bda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 820-1;
 8000bdc:	4b3c      	ldr	r3, [pc, #240]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bde:	f240 3233 	movw	r2, #819	@ 0x333
 8000be2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be4:	4b3a      	ldr	r3, [pc, #232]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8000bea:	4b39      	ldr	r3, [pc, #228]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bec:	2263      	movs	r2, #99	@ 0x63
 8000bee:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf0:	4b37      	ldr	r3, [pc, #220]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bf6:	4b36      	ldr	r3, [pc, #216]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bfc:	4b34      	ldr	r3, [pc, #208]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c02:	4833      	ldr	r0, [pc, #204]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000c04:	f005 fdea 	bl	80067dc <HAL_TIM_Base_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000c0e:	f000 fb77 	bl	8001300 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c16:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c18:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000c1c:	4619      	mov	r1, r3
 8000c1e:	482c      	ldr	r0, [pc, #176]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000c20:	f006 f9f4 	bl	800700c <HAL_TIM_ConfigClockSource>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000c2a:	f000 fb69 	bl	8001300 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c2e:	4828      	ldr	r0, [pc, #160]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000c30:	f005 feb5 	bl	800699e <HAL_TIM_PWM_Init>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000c3a:	f000 fb61 	bl	8001300 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c46:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4820      	ldr	r0, [pc, #128]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000c4e:	f006 fda3 	bl	8007798 <HAL_TIMEx_MasterConfigSynchronization>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000c58:	f000 fb52 	bl	8001300 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c5c:	2360      	movs	r3, #96	@ 0x60
 8000c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c64:	2300      	movs	r3, #0
 8000c66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c70:	2300      	movs	r3, #0
 8000c72:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c74:	2300      	movs	r3, #0
 8000c76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4813      	ldr	r0, [pc, #76]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000c82:	f006 f901 	bl	8006e88 <HAL_TIM_PWM_ConfigChannel>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000c8c:	f000 fb38 	bl	8001300 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c90:	2300      	movs	r3, #0
 8000c92:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c94:	2300      	movs	r3, #0
 8000c96:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ca4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ca8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000caa:	2300      	movs	r3, #0
 8000cac:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cae:	1d3b      	adds	r3, r7, #4
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000cb4:	f006 fdde 	bl	8007874 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000cbe:	f000 fb1f 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cc2:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <MX_TIM1_Init+0x138>)
 8000cc4:	f000 fd36 	bl	8001734 <HAL_TIM_MspPostInit>

}
 8000cc8:	bf00      	nop
 8000cca:	3758      	adds	r7, #88	@ 0x58
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	20000818 	.word	0x20000818
 8000cd4:	40010000 	.word	0x40010000

08000cd8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b08e      	sub	sp, #56	@ 0x38
 8000cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cde:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	601a      	str	r2, [r3, #0]
 8000ce6:	605a      	str	r2, [r3, #4]
 8000ce8:	609a      	str	r2, [r3, #8]
 8000cea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cec:	f107 0320 	add.w	r3, r7, #32
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]
 8000cf4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
 8000d04:	615a      	str	r2, [r3, #20]
 8000d06:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d08:	4b2d      	ldr	r3, [pc, #180]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d0e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 420-1;
 8000d10:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d12:	f240 12a3 	movw	r2, #419	@ 0x1a3
 8000d16:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d18:	4b29      	ldr	r3, [pc, #164]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8000d1e:	4b28      	ldr	r3, [pc, #160]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d20:	2263      	movs	r2, #99	@ 0x63
 8000d22:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d24:	4b26      	ldr	r3, [pc, #152]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2a:	4b25      	ldr	r3, [pc, #148]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d30:	4823      	ldr	r0, [pc, #140]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d32:	f005 fd53 	bl	80067dc <HAL_TIM_Base_Init>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000d3c:	f000 fae0 	bl	8001300 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d44:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d46:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d4a:	4619      	mov	r1, r3
 8000d4c:	481c      	ldr	r0, [pc, #112]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d4e:	f006 f95d 	bl	800700c <HAL_TIM_ConfigClockSource>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000d58:	f000 fad2 	bl	8001300 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d5c:	4818      	ldr	r0, [pc, #96]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d5e:	f005 fe1e 	bl	800699e <HAL_TIM_PWM_Init>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000d68:	f000 faca 	bl	8001300 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d74:	f107 0320 	add.w	r3, r7, #32
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4811      	ldr	r0, [pc, #68]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000d7c:	f006 fd0c 	bl	8007798 <HAL_TIMEx_MasterConfigSynchronization>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000d86:	f000 fabb 	bl	8001300 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d8a:	2360      	movs	r3, #96	@ 0x60
 8000d8c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d92:	2300      	movs	r3, #0
 8000d94:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	2208      	movs	r2, #8
 8000d9e:	4619      	mov	r1, r3
 8000da0:	4807      	ldr	r0, [pc, #28]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000da2:	f006 f871 	bl	8006e88 <HAL_TIM_PWM_ConfigChannel>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d001      	beq.n	8000db0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000dac:	f000 faa8 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000db0:	4803      	ldr	r0, [pc, #12]	@ (8000dc0 <MX_TIM2_Init+0xe8>)
 8000db2:	f000 fcbf 	bl	8001734 <HAL_TIM_MspPostInit>

}
 8000db6:	bf00      	nop
 8000db8:	3738      	adds	r7, #56	@ 0x38
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20000860 	.word	0x20000860

08000dc4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b086      	sub	sp, #24
 8000dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dca:	f107 0308 	add.w	r3, r7, #8
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dd8:	463b      	mov	r3, r7
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000de0:	4b1d      	ldr	r3, [pc, #116]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000de2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e5c <MX_TIM3_Init+0x98>)
 8000de4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1680-1;
 8000de6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000de8:	f240 628f 	movw	r2, #1679	@ 0x68f
 8000dec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dee:	4b1a      	ldr	r3, [pc, #104]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000df6:	2263      	movs	r2, #99	@ 0x63
 8000df8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dfa:	4b17      	ldr	r3, [pc, #92]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000e00:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000e02:	2280      	movs	r2, #128	@ 0x80
 8000e04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e06:	4814      	ldr	r0, [pc, #80]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000e08:	f005 fce8 	bl	80067dc <HAL_TIM_Base_Init>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e12:	f000 fa75 	bl	8001300 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e1c:	f107 0308 	add.w	r3, r7, #8
 8000e20:	4619      	mov	r1, r3
 8000e22:	480d      	ldr	r0, [pc, #52]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000e24:	f006 f8f2 	bl	800700c <HAL_TIM_ConfigClockSource>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e2e:	f000 fa67 	bl	8001300 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e32:	2300      	movs	r3, #0
 8000e34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4619      	mov	r1, r3
 8000e3e:	4806      	ldr	r0, [pc, #24]	@ (8000e58 <MX_TIM3_Init+0x94>)
 8000e40:	f006 fcaa 	bl	8007798 <HAL_TIMEx_MasterConfigSynchronization>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e4a:	f000 fa59 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	3718      	adds	r7, #24
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	200008a8 	.word	0x200008a8
 8000e5c:	40000400 	.word	0x40000400

08000e60 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e66:	f107 0308 	add.w	r3, r7, #8
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
 8000e6e:	605a      	str	r2, [r3, #4]
 8000e70:	609a      	str	r2, [r3, #8]
 8000e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e74:	463b      	mov	r3, r7
 8000e76:	2200      	movs	r2, #0
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef8 <MX_TIM4_Init+0x98>)
 8000e80:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 42000-1;
 8000e82:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e84:	f24a 420f 	movw	r2, #41999	@ 0xa40f
 8000e88:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 25-1;
 8000e90:	4b18      	ldr	r3, [pc, #96]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e92:	2218      	movs	r2, #24
 8000e94:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e96:	4b17      	ldr	r3, [pc, #92]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e9c:	4b15      	ldr	r3, [pc, #84]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000ea2:	4814      	ldr	r0, [pc, #80]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000ea4:	f005 fc9a 	bl	80067dc <HAL_TIM_Base_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000eae:	f000 fa27 	bl	8001300 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000eb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eb6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000eb8:	f107 0308 	add.w	r3, r7, #8
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480d      	ldr	r0, [pc, #52]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000ec0:	f006 f8a4 	bl	800700c <HAL_TIM_ConfigClockSource>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000eca:	f000 fa19 	bl	8001300 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ed6:	463b      	mov	r3, r7
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4806      	ldr	r0, [pc, #24]	@ (8000ef4 <MX_TIM4_Init+0x94>)
 8000edc:	f006 fc5c 	bl	8007798 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000ee6:	f000 fa0b 	bl	8001300 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200008f0 	.word	0x200008f0
 8000ef8:	40000800 	.word	0x40000800

08000efc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b082      	sub	sp, #8
 8000f00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000f02:	2300      	movs	r3, #0
 8000f04:	607b      	str	r3, [r7, #4]
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <MX_DMA_Init+0x4c>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <MX_DMA_Init+0x4c>)
 8000f0c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000f10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <MX_DMA_Init+0x4c>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f16:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000f1a:	607b      	str	r3, [r7, #4]
 8000f1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	2038      	movs	r0, #56	@ 0x38
 8000f24:	f001 f9bf 	bl	80022a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000f28:	2038      	movs	r0, #56	@ 0x38
 8000f2a:	f001 f9d8 	bl	80022de <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	203b      	movs	r0, #59	@ 0x3b
 8000f34:	f001 f9b7 	bl	80022a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000f38:	203b      	movs	r0, #59	@ 0x3b
 8000f3a:	f001 f9d0 	bl	80022de <HAL_NVIC_EnableIRQ>

}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40023800 	.word	0x40023800

08000f4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	613b      	str	r3, [r7, #16]
 8000f66:	4b6b      	ldr	r3, [pc, #428]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	4a6a      	ldr	r2, [pc, #424]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f6c:	f043 0304 	orr.w	r3, r3, #4
 8000f70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f72:	4b68      	ldr	r3, [pc, #416]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	f003 0304 	and.w	r3, r3, #4
 8000f7a:	613b      	str	r3, [r7, #16]
 8000f7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	4b64      	ldr	r3, [pc, #400]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f86:	4a63      	ldr	r2, [pc, #396]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f8e:	4b61      	ldr	r3, [pc, #388]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000f90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	60bb      	str	r3, [r7, #8]
 8000f9e:	4b5d      	ldr	r3, [pc, #372]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa2:	4a5c      	ldr	r2, [pc, #368]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fa4:	f043 0301 	orr.w	r3, r3, #1
 8000fa8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000faa:	4b5a      	ldr	r3, [pc, #360]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	60bb      	str	r3, [r7, #8]
 8000fb4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b56      	ldr	r3, [pc, #344]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fbe:	4a55      	ldr	r2, [pc, #340]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fc0:	f043 0302 	orr.w	r3, r3, #2
 8000fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fc6:	4b53      	ldr	r3, [pc, #332]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fca:	f003 0302 	and.w	r3, r3, #2
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
 8000fd6:	4b4f      	ldr	r3, [pc, #316]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a4e      	ldr	r2, [pc, #312]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fdc:	f043 0308 	orr.w	r3, r3, #8
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b4c      	ldr	r3, [pc, #304]	@ (8001114 <MX_GPIO_Init+0x1c8>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0308 	and.w	r3, r3, #8
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FLASH_CS_Pin|DSP_BL_Pin|V3_PRH_EN_Pin, GPIO_PIN_RESET);
 8000fee:	2200      	movs	r2, #0
 8000ff0:	f44f 5160 	mov.w	r1, #14336	@ 0x3800
 8000ff4:	4848      	ldr	r0, [pc, #288]	@ (8001118 <MX_GPIO_Init+0x1cc>)
 8000ff6:	f001 fdfb 	bl	8002bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_RED_2_Pin|LED_GREEN_2_Pin|LED_BLUE_2_Pin|LED_RED_3_Pin
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f240 71f3 	movw	r1, #2035	@ 0x7f3
 8001000:	4845      	ldr	r0, [pc, #276]	@ (8001118 <MX_GPIO_Init+0x1cc>)
 8001002:	f001 fdf5 	bl	8002bf0 <HAL_GPIO_WritePin>
                          |LED_GREEN_3_Pin|LED_BLUE_3_Pin|LED_RED_4_Pin|LED_GREEN_4_Pin
                          |LED_BLUE_4_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ST7735_DC_Pin|ST7735_CS_Pin|ST7735_RES_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 800100c:	4843      	ldr	r0, [pc, #268]	@ (800111c <MX_GPIO_Init+0x1d0>)
 800100e:	f001 fdef 	bl	8002bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_GREEN_0_Pin|LED_BLUE_0_Pin|LED_RED_1_Pin|LED_GREEN_1_Pin
 8001012:	2201      	movs	r2, #1
 8001014:	f44f 719f 	mov.w	r1, #318	@ 0x13e
 8001018:	4841      	ldr	r0, [pc, #260]	@ (8001120 <MX_GPIO_Init+0x1d4>)
 800101a:	f001 fde9 	bl	8002bf0 <HAL_GPIO_WritePin>
                          |LED_BLUE_1_Pin|LED_RED_0_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S1_Pin|OE_Pin|DFU_FORCE_Pin|S0_Pin, GPIO_PIN_RESET);
 800101e:	2200      	movs	r2, #0
 8001020:	f44f 4152 	mov.w	r1, #53760	@ 0xd200
 8001024:	483e      	ldr	r0, [pc, #248]	@ (8001120 <MX_GPIO_Init+0x1d4>)
 8001026:	f001 fde3 	bl	8002bf0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : FLASH_CS_Pin LED_RED_2_Pin LED_GREEN_2_Pin LED_BLUE_2_Pin
                           LED_RED_3_Pin LED_GREEN_3_Pin LED_BLUE_3_Pin LED_RED_4_Pin
                           LED_GREEN_4_Pin LED_BLUE_4_Pin DSP_BL_Pin V3_PRH_EN_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin|LED_RED_2_Pin|LED_GREEN_2_Pin|LED_BLUE_2_Pin
 800102a:	f643 73f3 	movw	r3, #16371	@ 0x3ff3
 800102e:	617b      	str	r3, [r7, #20]
                          |LED_RED_3_Pin|LED_GREEN_3_Pin|LED_BLUE_3_Pin|LED_RED_4_Pin
                          |LED_GREEN_4_Pin|LED_BLUE_4_Pin|DSP_BL_Pin|V3_PRH_EN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	4835      	ldr	r0, [pc, #212]	@ (8001118 <MX_GPIO_Init+0x1cc>)
 8001044:	f001 fc50 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUT_1_Pin BUT_0_Pin */
  GPIO_InitStruct.Pin = BUT_1_Pin|BUT_0_Pin;
 8001048:	230c      	movs	r3, #12
 800104a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104c:	2300      	movs	r3, #0
 800104e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001050:	2300      	movs	r3, #0
 8001052:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001054:	f107 0314 	add.w	r3, r7, #20
 8001058:	4619      	mov	r1, r3
 800105a:	482f      	ldr	r0, [pc, #188]	@ (8001118 <MX_GPIO_Init+0x1cc>)
 800105c:	f001 fc44 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : ST7735_DC_Pin ST7735_CS_Pin ST7735_RES_Pin */
  GPIO_InitStruct.Pin = ST7735_DC_Pin|ST7735_CS_Pin|ST7735_RES_Pin;
 8001060:	f44f 63c2 	mov.w	r3, #1552	@ 0x610
 8001064:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001066:	2301      	movs	r3, #1
 8001068:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001072:	f107 0314 	add.w	r3, r7, #20
 8001076:	4619      	mov	r1, r3
 8001078:	4828      	ldr	r0, [pc, #160]	@ (800111c <MX_GPIO_Init+0x1d0>)
 800107a:	f001 fc35 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_0_Pin LED_BLUE_0_Pin S1_Pin OE_Pin
                           DFU_FORCE_Pin LED_RED_1_Pin LED_GREEN_1_Pin LED_BLUE_1_Pin
                           LED_RED_0_Pin S0_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_0_Pin|LED_BLUE_0_Pin|S1_Pin|OE_Pin
 800107e:	f24d 333e 	movw	r3, #54078	@ 0xd33e
 8001082:	617b      	str	r3, [r7, #20]
                          |DFU_FORCE_Pin|LED_RED_1_Pin|LED_GREEN_1_Pin|LED_BLUE_1_Pin
                          |LED_RED_0_Pin|S0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	4822      	ldr	r0, [pc, #136]	@ (8001120 <MX_GPIO_Init+0x1d4>)
 8001098:	f001 fc26 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_DET_Pin */
  GPIO_InitStruct.Pin = VBUS_DET_Pin;
 800109c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80010a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010a2:	2300      	movs	r3, #0
 80010a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VBUS_DET_GPIO_Port, &GPIO_InitStruct);
 80010aa:	f107 0314 	add.w	r3, r7, #20
 80010ae:	4619      	mov	r1, r3
 80010b0:	481b      	ldr	r0, [pc, #108]	@ (8001120 <MX_GPIO_Init+0x1d4>)
 80010b2:	f001 fc19 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : INT_GYRO_Pin */
  GPIO_InitStruct.Pin = INT_GYRO_Pin;
 80010b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c2:	2300      	movs	r3, #0
 80010c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INT_GYRO_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0314 	add.w	r3, r7, #20
 80010ca:	4619      	mov	r1, r3
 80010cc:	4813      	ldr	r0, [pc, #76]	@ (800111c <MX_GPIO_Init+0x1d0>)
 80010ce:	f001 fc0b 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IRQ_TCH_Pin */
  GPIO_InitStruct.Pin = IRQ_TCH_Pin;
 80010d2:	2304      	movs	r3, #4
 80010d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010d6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRQ_TCH_GPIO_Port, &GPIO_InitStruct);
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	4619      	mov	r1, r3
 80010e6:	480f      	ldr	r0, [pc, #60]	@ (8001124 <MX_GPIO_Init+0x1d8>)
 80010e8:	f001 fbfe 	bl	80028e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2100      	movs	r1, #0
 80010f0:	2008      	movs	r0, #8
 80010f2:	f001 f8d8 	bl	80022a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80010f6:	2008      	movs	r0, #8
 80010f8:	f001 f8f1 	bl	80022de <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	2100      	movs	r1, #0
 8001100:	2028      	movs	r0, #40	@ 0x28
 8001102:	f001 f8d0 	bl	80022a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001106:	2028      	movs	r0, #40	@ 0x28
 8001108:	f001 f8e9 	bl	80022de <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800110c:	bf00      	nop
 800110e:	3728      	adds	r7, #40	@ 0x28
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40023800 	.word	0x40023800
 8001118:	40020800 	.word	0x40020800
 800111c:	40020000 	.word	0x40020000
 8001120:	40020400 	.word	0x40020400
 8001124:	40020c00 	.word	0x40020c00

08001128 <display_all_measuring_process_and_led>:

/* USER CODE BEGIN 4 */
void display_all_measuring_process_and_led(uint16_t measured_value, uint8_t id)
{
 8001128:	b590      	push	{r4, r7, lr}
 800112a:	b087      	sub	sp, #28
 800112c:	af02      	add	r7, sp, #8
 800112e:	4603      	mov	r3, r0
 8001130:	460a      	mov	r2, r1
 8001132:	80fb      	strh	r3, [r7, #6]
 8001134:	4613      	mov	r3, r2
 8001136:	717b      	strb	r3, [r7, #5]

	  if(gl_led_pwm_state==LED_PWM_CCR_STABLE)
 8001138:	4b6b      	ldr	r3, [pc, #428]	@ (80012e8 <display_all_measuring_process_and_led+0x1c0>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b01      	cmp	r3, #1
 800113e:	d13f      	bne.n	80011c0 <display_all_measuring_process_and_led+0x98>
	  {
		  SPI_Flash_to_LCD(LOADING_1,28,14);
 8001140:	230e      	movs	r3, #14
 8001142:	9301      	str	r3, [sp, #4]
 8001144:	231c      	movs	r3, #28
 8001146:	9300      	str	r3, [sp, #0]
 8001148:	2334      	movs	r3, #52	@ 0x34
 800114a:	2234      	movs	r2, #52	@ 0x34
 800114c:	2100      	movs	r1, #0
 800114e:	2008      	movs	r0, #8
 8001150:	f7ff fa22 	bl	8000598 <SPI_Flash_to_LCD>
		  SPI_Flash_to_LCD(LOADING_2,80,14);
 8001154:	230e      	movs	r3, #14
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	2350      	movs	r3, #80	@ 0x50
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2334      	movs	r3, #52	@ 0x34
 800115e:	2234      	movs	r2, #52	@ 0x34
 8001160:	f44f 51a9 	mov.w	r1, #5408	@ 0x1520
 8001164:	2008      	movs	r0, #8
 8001166:	f7ff fa17 	bl	8000598 <SPI_Flash_to_LCD>
		  SPI_Flash_to_LCD(LOADING_3,28,14);
 800116a:	230e      	movs	r3, #14
 800116c:	9301      	str	r3, [sp, #4]
 800116e:	231c      	movs	r3, #28
 8001170:	9300      	str	r3, [sp, #0]
 8001172:	2334      	movs	r3, #52	@ 0x34
 8001174:	2234      	movs	r2, #52	@ 0x34
 8001176:	f44f 5129 	mov.w	r1, #10816	@ 0x2a40
 800117a:	2008      	movs	r0, #8
 800117c:	f7ff fa0c 	bl	8000598 <SPI_Flash_to_LCD>
		  SPI_Flash_to_LCD(LOADING_2,28,14);
 8001180:	230e      	movs	r3, #14
 8001182:	9301      	str	r3, [sp, #4]
 8001184:	231c      	movs	r3, #28
 8001186:	9300      	str	r3, [sp, #0]
 8001188:	2334      	movs	r3, #52	@ 0x34
 800118a:	2234      	movs	r2, #52	@ 0x34
 800118c:	f44f 51a9 	mov.w	r1, #5408	@ 0x1520
 8001190:	2008      	movs	r0, #8
 8001192:	f7ff fa01 	bl	8000598 <SPI_Flash_to_LCD>
		  SPI_Flash_to_LCD(LOADING_1,80,14);
 8001196:	230e      	movs	r3, #14
 8001198:	9301      	str	r3, [sp, #4]
 800119a:	2350      	movs	r3, #80	@ 0x50
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2334      	movs	r3, #52	@ 0x34
 80011a0:	2234      	movs	r2, #52	@ 0x34
 80011a2:	2100      	movs	r1, #0
 80011a4:	2008      	movs	r0, #8
 80011a6:	f7ff f9f7 	bl	8000598 <SPI_Flash_to_LCD>
		  SPI_Flash_to_LCD(LOADING_3,80,14);
 80011aa:	230e      	movs	r3, #14
 80011ac:	9301      	str	r3, [sp, #4]
 80011ae:	2350      	movs	r3, #80	@ 0x50
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	2334      	movs	r3, #52	@ 0x34
 80011b4:	2234      	movs	r2, #52	@ 0x34
 80011b6:	f44f 5129 	mov.w	r1, #10816	@ 0x2a40
 80011ba:	2008      	movs	r0, #8
 80011bc:	f7ff f9ec 	bl	8000598 <SPI_Flash_to_LCD>
	  }
	  if(gl_led_pwm_state ==  LED_PWM_CCR_STABLE)
 80011c0:	4b49      	ldr	r3, [pc, #292]	@ (80012e8 <display_all_measuring_process_and_led+0x1c0>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d102      	bne.n	80011ce <display_all_measuring_process_and_led+0xa6>
	  {
		  led_accumulation();
 80011c8:	f00b f836 	bl	800c238 <led_accumulation>
		  HAL_TIM_Base_Stop_IT(&htim2);
		  led_off();
		  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
		  TIM2->CCR3 = 0;
	  }
}
 80011cc:	e088      	b.n	80012e0 <display_all_measuring_process_and_led+0x1b8>
	  else if(gl_led_pwm_state ==  LED_PWM_CCR_CHANGEBALE && led_1hz_counter && gl_led_color_result_blink_counter <= 3 && !gl_loading_bar_stop_flag )
 80011ce:	4b46      	ldr	r3, [pc, #280]	@ (80012e8 <display_all_measuring_process_and_led+0x1c0>)
 80011d0:	781b      	ldrb	r3, [r3, #0]
 80011d2:	2b02      	cmp	r3, #2
 80011d4:	d173      	bne.n	80012be <display_all_measuring_process_and_led+0x196>
 80011d6:	4b45      	ldr	r3, [pc, #276]	@ (80012ec <display_all_measuring_process_and_led+0x1c4>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d06f      	beq.n	80012be <display_all_measuring_process_and_led+0x196>
 80011de:	4b44      	ldr	r3, [pc, #272]	@ (80012f0 <display_all_measuring_process_and_led+0x1c8>)
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	2b03      	cmp	r3, #3
 80011e4:	d86b      	bhi.n	80012be <display_all_measuring_process_and_led+0x196>
 80011e6:	4b43      	ldr	r3, [pc, #268]	@ (80012f4 <display_all_measuring_process_and_led+0x1cc>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d167      	bne.n	80012be <display_all_measuring_process_and_led+0x196>
		  ST7735_FillScreen(ST7735_BLACK);
 80011ee:	2000      	movs	r0, #0
 80011f0:	f00a f9e8 	bl	800b5c4 <ST7735_FillScreen>
		  HAL_TIM_Base_Start_IT(&htim2);
 80011f4:	4840      	ldr	r0, [pc, #256]	@ (80012f8 <display_all_measuring_process_and_led+0x1d0>)
 80011f6:	f005 fb41 	bl	800687c <HAL_TIM_Base_Start_IT>
		  uint8_t load_bar_index = (conduct_acidity_loading_bar_calculation(product_array[id].conductivity, product_array[id].temperature_coeff, measured_value));
 80011fa:	797a      	ldrb	r2, [r7, #5]
 80011fc:	493f      	ldr	r1, [pc, #252]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 80011fe:	4613      	mov	r3, r2
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	4413      	add	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	440b      	add	r3, r1
 8001208:	3302      	adds	r3, #2
 800120a:	8818      	ldrh	r0, [r3, #0]
 800120c:	797a      	ldrb	r2, [r7, #5]
 800120e:	493b      	ldr	r1, [pc, #236]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 8001210:	4613      	mov	r3, r2
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	440b      	add	r3, r1
 800121a:	3306      	adds	r3, #6
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	88fa      	ldrh	r2, [r7, #6]
 8001220:	4619      	mov	r1, r3
 8001222:	f00b fa2f 	bl	800c684 <conduct_acidity_loading_bar_calculation>
 8001226:	4603      	mov	r3, r0
 8001228:	73fb      	strb	r3, [r7, #15]
		  uint8_t result_status = display_loading_status(load_bar_index, product_array[id].id);
 800122a:	797a      	ldrb	r2, [r7, #5]
 800122c:	4933      	ldr	r1, [pc, #204]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 800122e:	4613      	mov	r3, r2
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	4413      	add	r3, r2
 8001234:	009b      	lsls	r3, r3, #2
 8001236:	440b      	add	r3, r1
 8001238:	781a      	ldrb	r2, [r3, #0]
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	4611      	mov	r1, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f00b fa72 	bl	800c728 <display_loading_status>
 8001244:	4603      	mov	r3, r0
 8001246:	73bb      	strb	r3, [r7, #14]
		  display_measuring_product(product_array[id].addr_block_S, product_array[id].addr_offset_S, HORIZ_AFTER_MEASURING);
 8001248:	797a      	ldrb	r2, [r7, #5]
 800124a:	492c      	ldr	r1, [pc, #176]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 800124c:	4613      	mov	r3, r2
 800124e:	009b      	lsls	r3, r3, #2
 8001250:	4413      	add	r3, r2
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	440b      	add	r3, r1
 8001256:	3307      	adds	r3, #7
 8001258:	7818      	ldrb	r0, [r3, #0]
 800125a:	797a      	ldrb	r2, [r7, #5]
 800125c:	4927      	ldr	r1, [pc, #156]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 800125e:	4613      	mov	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4413      	add	r3, r2
 8001264:	009b      	lsls	r3, r3, #2
 8001266:	440b      	add	r3, r1
 8001268:	3308      	adds	r3, #8
 800126a:	8819      	ldrh	r1, [r3, #0]
 800126c:	2303      	movs	r3, #3
 800126e:	9301      	str	r3, [sp, #4]
 8001270:	2307      	movs	r3, #7
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	2324      	movs	r3, #36	@ 0x24
 8001276:	2224      	movs	r2, #36	@ 0x24
 8001278:	f00b fab4 	bl	800c7e4 <display_measuring_product>
		  display_measuring_text(product_array[id].name , product_array[id].conductivity, measured_value, result_status, ENGLISH);
 800127c:	797a      	ldrb	r2, [r7, #5]
 800127e:	491f      	ldr	r1, [pc, #124]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 8001280:	4613      	mov	r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	4413      	add	r3, r2
 8001286:	009b      	lsls	r3, r3, #2
 8001288:	440b      	add	r3, r1
 800128a:	3310      	adds	r3, #16
 800128c:	6818      	ldr	r0, [r3, #0]
 800128e:	797a      	ldrb	r2, [r7, #5]
 8001290:	491a      	ldr	r1, [pc, #104]	@ (80012fc <display_all_measuring_process_and_led+0x1d4>)
 8001292:	4613      	mov	r3, r2
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	440b      	add	r3, r1
 800129c:	3302      	adds	r3, #2
 800129e:	8819      	ldrh	r1, [r3, #0]
 80012a0:	7bbb      	ldrb	r3, [r7, #14]
 80012a2:	88fa      	ldrh	r2, [r7, #6]
 80012a4:	2401      	movs	r4, #1
 80012a6:	9400      	str	r4, [sp, #0]
 80012a8:	f00b fac6 	bl	800c838 <display_measuring_text>
		  led_measuring_results_reflection(result_status);
 80012ac:	7bbb      	ldrb	r3, [r7, #14]
 80012ae:	4618      	mov	r0, r3
 80012b0:	f00a ff3e 	bl	800c130 <led_measuring_results_reflection>
		  gl_loading_bar_stop_flag = 1;
 80012b4:	4b0f      	ldr	r3, [pc, #60]	@ (80012f4 <display_all_measuring_process_and_led+0x1cc>)
 80012b6:	2201      	movs	r2, #1
 80012b8:	701a      	strb	r2, [r3, #0]
	  {
 80012ba:	bf00      	nop
}
 80012bc:	e010      	b.n	80012e0 <display_all_measuring_process_and_led+0x1b8>
	  else if (gl_led_color_result_blink_counter > 3)
 80012be:	4b0c      	ldr	r3, [pc, #48]	@ (80012f0 <display_all_measuring_process_and_led+0x1c8>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	d90c      	bls.n	80012e0 <display_all_measuring_process_and_led+0x1b8>
		  HAL_TIM_Base_Stop_IT(&htim2);
 80012c6:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <display_all_measuring_process_and_led+0x1d0>)
 80012c8:	f005 fb3a 	bl	8006940 <HAL_TIM_Base_Stop_IT>
		  led_off();
 80012cc:	f00a fed8 	bl	800c080 <led_off>
		  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80012d0:	2108      	movs	r1, #8
 80012d2:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <display_all_measuring_process_and_led+0x1d0>)
 80012d4:	f005 fc6c 	bl	8006bb0 <HAL_TIM_PWM_Stop>
		  TIM2->CCR3 = 0;
 80012d8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012dc:	2200      	movs	r2, #0
 80012de:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80012e0:	bf00      	nop
 80012e2:	3714      	adds	r7, #20
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd90      	pop	{r4, r7, pc}
 80012e8:	200005d6 	.word	0x200005d6
 80012ec:	20000942 	.word	0x20000942
 80012f0:	20000943 	.word	0x20000943
 80012f4:	20001d59 	.word	0x20001d59
 80012f8:	20000860 	.word	0x20000860
 80012fc:	20000000 	.word	0x20000000

08001300 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001304:	b672      	cpsid	i
}
 8001306:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <Error_Handler+0x8>

0800130c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800130c:	b480      	push	{r7}
 800130e:	b083      	sub	sp, #12
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	607b      	str	r3, [r7, #4]
 8001316:	4b10      	ldr	r3, [pc, #64]	@ (8001358 <HAL_MspInit+0x4c>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800131a:	4a0f      	ldr	r2, [pc, #60]	@ (8001358 <HAL_MspInit+0x4c>)
 800131c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001320:	6453      	str	r3, [r2, #68]	@ 0x44
 8001322:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <HAL_MspInit+0x4c>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001326:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800132a:	607b      	str	r3, [r7, #4]
 800132c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	603b      	str	r3, [r7, #0]
 8001332:	4b09      	ldr	r3, [pc, #36]	@ (8001358 <HAL_MspInit+0x4c>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001336:	4a08      	ldr	r2, [pc, #32]	@ (8001358 <HAL_MspInit+0x4c>)
 8001338:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800133c:	6413      	str	r3, [r2, #64]	@ 0x40
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_MspInit+0x4c>)
 8001340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001342:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001346:	603b      	str	r3, [r7, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800134a:	bf00      	nop
 800134c:	370c      	adds	r7, #12
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40023800 	.word	0x40023800

0800135c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b08a      	sub	sp, #40	@ 0x28
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001364:	f107 0314 	add.w	r3, r7, #20
 8001368:	2200      	movs	r2, #0
 800136a:	601a      	str	r2, [r3, #0]
 800136c:	605a      	str	r2, [r3, #4]
 800136e:	609a      	str	r2, [r3, #8]
 8001370:	60da      	str	r2, [r3, #12]
 8001372:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a17      	ldr	r2, [pc, #92]	@ (80013d8 <HAL_ADC_MspInit+0x7c>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d127      	bne.n	80013ce <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 8001384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001386:	4a15      	ldr	r2, [pc, #84]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 8001388:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800138c:	6453      	str	r3, [r2, #68]	@ 0x44
 800138e:	4b13      	ldr	r3, [pc, #76]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 8001390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001392:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001396:	613b      	str	r3, [r7, #16]
 8001398:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
 800139e:	4b0f      	ldr	r3, [pc, #60]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013a2:	4a0e      	ldr	r2, [pc, #56]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013aa:	4b0c      	ldr	r3, [pc, #48]	@ (80013dc <HAL_ADC_MspInit+0x80>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = ADC_IN_PROBE_Pin|ADC_IN2_TEMP_Pin|ADC_IN3_VBAT_Pin;
 80013b6:	230e      	movs	r3, #14
 80013b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ba:	2303      	movs	r3, #3
 80013bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013be:	2300      	movs	r3, #0
 80013c0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013c2:	f107 0314 	add.w	r3, r7, #20
 80013c6:	4619      	mov	r1, r3
 80013c8:	4805      	ldr	r0, [pc, #20]	@ (80013e0 <HAL_ADC_MspInit+0x84>)
 80013ca:	f001 fa8d 	bl	80028e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80013ce:	bf00      	nop
 80013d0:	3728      	adds	r7, #40	@ 0x28
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	40012000 	.word	0x40012000
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020000 	.word	0x40020000

080013e4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	@ 0x28
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2200      	movs	r2, #0
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	605a      	str	r2, [r3, #4]
 80013f6:	609a      	str	r2, [r3, #8]
 80013f8:	60da      	str	r2, [r3, #12]
 80013fa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a19      	ldr	r2, [pc, #100]	@ (8001468 <HAL_I2C_MspInit+0x84>)
 8001402:	4293      	cmp	r3, r2
 8001404:	d12b      	bne.n	800145e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001406:	2300      	movs	r3, #0
 8001408:	613b      	str	r3, [r7, #16]
 800140a:	4b18      	ldr	r3, [pc, #96]	@ (800146c <HAL_I2C_MspInit+0x88>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	4a17      	ldr	r2, [pc, #92]	@ (800146c <HAL_I2C_MspInit+0x88>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	6313      	str	r3, [r2, #48]	@ 0x30
 8001416:	4b15      	ldr	r3, [pc, #84]	@ (800146c <HAL_I2C_MspInit+0x88>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001422:	23c0      	movs	r3, #192	@ 0xc0
 8001424:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001426:	2312      	movs	r3, #18
 8001428:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800142a:	2300      	movs	r3, #0
 800142c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800142e:	2303      	movs	r3, #3
 8001430:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001432:	2304      	movs	r3, #4
 8001434:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001436:	f107 0314 	add.w	r3, r7, #20
 800143a:	4619      	mov	r1, r3
 800143c:	480c      	ldr	r0, [pc, #48]	@ (8001470 <HAL_I2C_MspInit+0x8c>)
 800143e:	f001 fa53 	bl	80028e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	4b09      	ldr	r3, [pc, #36]	@ (800146c <HAL_I2C_MspInit+0x88>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800144a:	4a08      	ldr	r2, [pc, #32]	@ (800146c <HAL_I2C_MspInit+0x88>)
 800144c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001450:	6413      	str	r3, [r2, #64]	@ 0x40
 8001452:	4b06      	ldr	r3, [pc, #24]	@ (800146c <HAL_I2C_MspInit+0x88>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001456:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800145a:	60fb      	str	r3, [r7, #12]
 800145c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800145e:	bf00      	nop
 8001460:	3728      	adds	r7, #40	@ 0x28
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	40005400 	.word	0x40005400
 800146c:	40023800 	.word	0x40023800
 8001470:	40020400 	.word	0x40020400

08001474 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800147c:	f107 030c 	add.w	r3, r7, #12
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a10      	ldr	r2, [pc, #64]	@ (80014d4 <HAL_RTC_MspInit+0x60>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d119      	bne.n	80014ca <HAL_RTC_MspInit+0x56>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001496:	2302      	movs	r3, #2
 8001498:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800149a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800149e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014a0:	f107 030c 	add.w	r3, r7, #12
 80014a4:	4618      	mov	r0, r3
 80014a6:	f003 ff31 	bl	800530c <HAL_RCCEx_PeriphCLKConfig>
 80014aa:	4603      	mov	r3, r0
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d001      	beq.n	80014b4 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80014b0:	f7ff ff26 	bl	8001300 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80014b4:	4b08      	ldr	r3, [pc, #32]	@ (80014d8 <HAL_RTC_MspInit+0x64>)
 80014b6:	2201      	movs	r2, #1
 80014b8:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80014ba:	2200      	movs	r2, #0
 80014bc:	2100      	movs	r1, #0
 80014be:	2029      	movs	r0, #41	@ 0x29
 80014c0:	f000 fef1 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80014c4:	2029      	movs	r0, #41	@ 0x29
 80014c6:	f000 ff0a 	bl	80022de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80014ca:	bf00      	nop
 80014cc:	3720      	adds	r7, #32
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40002800 	.word	0x40002800
 80014d8:	42470e3c 	.word	0x42470e3c

080014dc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	@ 0x28
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e4:	f107 0314 	add.w	r3, r7, #20
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
 80014ec:	605a      	str	r2, [r3, #4]
 80014ee:	609a      	str	r2, [r3, #8]
 80014f0:	60da      	str	r2, [r3, #12]
 80014f2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4a47      	ldr	r2, [pc, #284]	@ (8001618 <HAL_SPI_MspInit+0x13c>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	f040 8088 	bne.w	8001610 <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001500:	2300      	movs	r3, #0
 8001502:	613b      	str	r3, [r7, #16]
 8001504:	4b45      	ldr	r3, [pc, #276]	@ (800161c <HAL_SPI_MspInit+0x140>)
 8001506:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001508:	4a44      	ldr	r2, [pc, #272]	@ (800161c <HAL_SPI_MspInit+0x140>)
 800150a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800150e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001510:	4b42      	ldr	r3, [pc, #264]	@ (800161c <HAL_SPI_MspInit+0x140>)
 8001512:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001514:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001518:	613b      	str	r3, [r7, #16]
 800151a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800151c:	2300      	movs	r3, #0
 800151e:	60fb      	str	r3, [r7, #12]
 8001520:	4b3e      	ldr	r3, [pc, #248]	@ (800161c <HAL_SPI_MspInit+0x140>)
 8001522:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001524:	4a3d      	ldr	r2, [pc, #244]	@ (800161c <HAL_SPI_MspInit+0x140>)
 8001526:	f043 0301 	orr.w	r3, r3, #1
 800152a:	6313      	str	r3, [r2, #48]	@ 0x30
 800152c:	4b3b      	ldr	r3, [pc, #236]	@ (800161c <HAL_SPI_MspInit+0x140>)
 800152e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001530:	f003 0301 	and.w	r3, r3, #1
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001538:	23e0      	movs	r3, #224	@ 0xe0
 800153a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800153c:	2302      	movs	r3, #2
 800153e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001544:	2303      	movs	r3, #3
 8001546:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001548:	2305      	movs	r3, #5
 800154a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154c:	f107 0314 	add.w	r3, r7, #20
 8001550:	4619      	mov	r1, r3
 8001552:	4833      	ldr	r0, [pc, #204]	@ (8001620 <HAL_SPI_MspInit+0x144>)
 8001554:	f001 f9c8 	bl	80028e8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8001558:	4b32      	ldr	r3, [pc, #200]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 800155a:	4a33      	ldr	r2, [pc, #204]	@ (8001628 <HAL_SPI_MspInit+0x14c>)
 800155c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 800155e:	4b31      	ldr	r3, [pc, #196]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001560:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001564:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001566:	4b2f      	ldr	r3, [pc, #188]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800156c:	4b2d      	ldr	r3, [pc, #180]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001572:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001574:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001578:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800157a:	4b2a      	ldr	r3, [pc, #168]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 800157c:	2200      	movs	r2, #0
 800157e:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001580:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001582:	2200      	movs	r2, #0
 8001584:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001586:	4b27      	ldr	r3, [pc, #156]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001588:	2200      	movs	r2, #0
 800158a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800158c:	4b25      	ldr	r3, [pc, #148]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 800158e:	2200      	movs	r2, #0
 8001590:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001592:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 8001594:	2200      	movs	r2, #0
 8001596:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001598:	4822      	ldr	r0, [pc, #136]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 800159a:	f000 febb 	bl	8002314 <HAL_DMA_Init>
 800159e:	4603      	mov	r3, r0
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d001      	beq.n	80015a8 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 80015a4:	f7ff feac 	bl	8001300 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a1e      	ldr	r2, [pc, #120]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 80015ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80015ae:	4a1d      	ldr	r2, [pc, #116]	@ (8001624 <HAL_SPI_MspInit+0x148>)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80015b4:	4b1d      	ldr	r3, [pc, #116]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015b6:	4a1e      	ldr	r2, [pc, #120]	@ (8001630 <HAL_SPI_MspInit+0x154>)
 80015b8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80015ba:	4b1c      	ldr	r3, [pc, #112]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015bc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80015c0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015c2:	4b1a      	ldr	r3, [pc, #104]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015c4:	2240      	movs	r2, #64	@ 0x40
 80015c6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015c8:	4b18      	ldr	r3, [pc, #96]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015ce:	4b17      	ldr	r3, [pc, #92]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015d0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80015d4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015d8:	2200      	movs	r2, #0
 80015da:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015dc:	4b13      	ldr	r3, [pc, #76]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015de:	2200      	movs	r2, #0
 80015e0:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80015e2:	4b12      	ldr	r3, [pc, #72]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80015e8:	4b10      	ldr	r3, [pc, #64]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015ee:	4b0f      	ldr	r3, [pc, #60]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80015f4:	480d      	ldr	r0, [pc, #52]	@ (800162c <HAL_SPI_MspInit+0x150>)
 80015f6:	f000 fe8d 	bl	8002314 <HAL_DMA_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8001600:	f7ff fe7e 	bl	8001300 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	4a09      	ldr	r2, [pc, #36]	@ (800162c <HAL_SPI_MspInit+0x150>)
 8001608:	649a      	str	r2, [r3, #72]	@ 0x48
 800160a:	4a08      	ldr	r2, [pc, #32]	@ (800162c <HAL_SPI_MspInit+0x150>)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001610:	bf00      	nop
 8001612:	3728      	adds	r7, #40	@ 0x28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	40013000 	.word	0x40013000
 800161c:	40023800 	.word	0x40023800
 8001620:	40020000 	.word	0x40020000
 8001624:	20000758 	.word	0x20000758
 8001628:	40026410 	.word	0x40026410
 800162c:	200007b8 	.word	0x200007b8
 8001630:	40026458 	.word	0x40026458

08001634 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a38      	ldr	r2, [pc, #224]	@ (8001724 <HAL_TIM_Base_MspInit+0xf0>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d11e      	bne.n	8001684 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	4b37      	ldr	r3, [pc, #220]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 800164c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800164e:	4a36      	ldr	r2, [pc, #216]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6453      	str	r3, [r2, #68]	@ 0x44
 8001656:	4b34      	ldr	r3, [pc, #208]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 8001658:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	617b      	str	r3, [r7, #20]
 8001660:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8001662:	2200      	movs	r2, #0
 8001664:	2100      	movs	r1, #0
 8001666:	2019      	movs	r0, #25
 8001668:	f000 fe1d 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800166c:	2019      	movs	r0, #25
 800166e:	f000 fe36 	bl	80022de <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001672:	2200      	movs	r2, #0
 8001674:	2100      	movs	r1, #0
 8001676:	201a      	movs	r0, #26
 8001678:	f000 fe15 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 800167c:	201a      	movs	r0, #26
 800167e:	f000 fe2e 	bl	80022de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001682:	e04a      	b.n	800171a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM2)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800168c:	d116      	bne.n	80016bc <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800168e:	2300      	movs	r3, #0
 8001690:	613b      	str	r3, [r7, #16]
 8001692:	4b25      	ldr	r3, [pc, #148]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 8001694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001696:	4a24      	ldr	r2, [pc, #144]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6413      	str	r3, [r2, #64]	@ 0x40
 800169e:	4b22      	ldr	r3, [pc, #136]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f003 0301 	and.w	r3, r3, #1
 80016a6:	613b      	str	r3, [r7, #16]
 80016a8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80016aa:	2200      	movs	r2, #0
 80016ac:	2100      	movs	r1, #0
 80016ae:	201c      	movs	r0, #28
 80016b0:	f000 fdf9 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80016b4:	201c      	movs	r0, #28
 80016b6:	f000 fe12 	bl	80022de <HAL_NVIC_EnableIRQ>
}
 80016ba:	e02e      	b.n	800171a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM3)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a1a      	ldr	r2, [pc, #104]	@ (800172c <HAL_TIM_Base_MspInit+0xf8>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d10e      	bne.n	80016e4 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016c6:	2300      	movs	r3, #0
 80016c8:	60fb      	str	r3, [r7, #12]
 80016ca:	4b17      	ldr	r3, [pc, #92]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	4a16      	ldr	r2, [pc, #88]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016d0:	f043 0302 	orr.w	r3, r3, #2
 80016d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80016d6:	4b14      	ldr	r3, [pc, #80]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016da:	f003 0302 	and.w	r3, r3, #2
 80016de:	60fb      	str	r3, [r7, #12]
 80016e0:	68fb      	ldr	r3, [r7, #12]
}
 80016e2:	e01a      	b.n	800171a <HAL_TIM_Base_MspInit+0xe6>
  else if(htim_base->Instance==TIM4)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a11      	ldr	r2, [pc, #68]	@ (8001730 <HAL_TIM_Base_MspInit+0xfc>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d115      	bne.n	800171a <HAL_TIM_Base_MspInit+0xe6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80016ee:	2300      	movs	r3, #0
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	4b0d      	ldr	r3, [pc, #52]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	4a0c      	ldr	r2, [pc, #48]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 80016f8:	f043 0304 	orr.w	r3, r3, #4
 80016fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80016fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <HAL_TIM_Base_MspInit+0xf4>)
 8001700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001702:	f003 0304 	and.w	r3, r3, #4
 8001706:	60bb      	str	r3, [r7, #8]
 8001708:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 800170a:	2200      	movs	r2, #0
 800170c:	2101      	movs	r1, #1
 800170e:	201e      	movs	r0, #30
 8001710:	f000 fdc9 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001714:	201e      	movs	r0, #30
 8001716:	f000 fde2 	bl	80022de <HAL_NVIC_EnableIRQ>
}
 800171a:	bf00      	nop
 800171c:	3718      	adds	r7, #24
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	40010000 	.word	0x40010000
 8001728:	40023800 	.word	0x40023800
 800172c:	40000400 	.word	0x40000400
 8001730:	40000800 	.word	0x40000800

08001734 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b08a      	sub	sp, #40	@ 0x28
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0314 	add.w	r3, r7, #20
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
 800174a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a25      	ldr	r2, [pc, #148]	@ (80017e8 <HAL_TIM_MspPostInit+0xb4>)
 8001752:	4293      	cmp	r3, r2
 8001754:	d11f      	bne.n	8001796 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
 800175a:	4b24      	ldr	r3, [pc, #144]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	4a23      	ldr	r2, [pc, #140]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 8001760:	f043 0301 	orr.w	r3, r3, #1
 8001764:	6313      	str	r3, [r2, #48]	@ 0x30
 8001766:	4b21      	ldr	r3, [pc, #132]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 8001768:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	613b      	str	r3, [r7, #16]
 8001770:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001772:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001778:	2302      	movs	r3, #2
 800177a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177c:	2300      	movs	r3, #0
 800177e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001780:	2300      	movs	r3, #0
 8001782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001784:	2301      	movs	r3, #1
 8001786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001788:	f107 0314 	add.w	r3, r7, #20
 800178c:	4619      	mov	r1, r3
 800178e:	4818      	ldr	r0, [pc, #96]	@ (80017f0 <HAL_TIM_MspPostInit+0xbc>)
 8001790:	f001 f8aa 	bl	80028e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001794:	e023      	b.n	80017de <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800179e:	d11e      	bne.n	80017de <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a0:	2300      	movs	r3, #0
 80017a2:	60fb      	str	r3, [r7, #12]
 80017a4:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 80017a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a8:	4a10      	ldr	r2, [pc, #64]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 80017aa:	f043 0302 	orr.w	r3, r3, #2
 80017ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b0:	4b0e      	ldr	r3, [pc, #56]	@ (80017ec <HAL_TIM_MspPostInit+0xb8>)
 80017b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b4:	f003 0302 	and.w	r3, r3, #2
 80017b8:	60fb      	str	r3, [r7, #12]
 80017ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80017bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80017c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017c2:	2302      	movs	r3, #2
 80017c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ca:	2300      	movs	r3, #0
 80017cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80017ce:	2301      	movs	r3, #1
 80017d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d2:	f107 0314 	add.w	r3, r7, #20
 80017d6:	4619      	mov	r1, r3
 80017d8:	4806      	ldr	r0, [pc, #24]	@ (80017f4 <HAL_TIM_MspPostInit+0xc0>)
 80017da:	f001 f885 	bl	80028e8 <HAL_GPIO_Init>
}
 80017de:	bf00      	nop
 80017e0:	3728      	adds	r7, #40	@ 0x28
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd80      	pop	{r7, pc}
 80017e6:	bf00      	nop
 80017e8:	40010000 	.word	0x40010000
 80017ec:	40023800 	.word	0x40023800
 80017f0:	40020000 	.word	0x40020000
 80017f4:	40020400 	.word	0x40020400

080017f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f8:	b480      	push	{r7}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017fc:	bf00      	nop
 80017fe:	e7fd      	b.n	80017fc <NMI_Handler+0x4>

08001800 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001804:	bf00      	nop
 8001806:	e7fd      	b.n	8001804 <HardFault_Handler+0x4>

08001808 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800180c:	bf00      	nop
 800180e:	e7fd      	b.n	800180c <MemManage_Handler+0x4>

08001810 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001810:	b480      	push	{r7}
 8001812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001814:	bf00      	nop
 8001816:	e7fd      	b.n	8001814 <BusFault_Handler+0x4>

08001818 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001818:	b480      	push	{r7}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800181c:	bf00      	nop
 800181e:	e7fd      	b.n	800181c <UsageFault_Handler+0x4>

08001820 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800182e:	b480      	push	{r7}
 8001830:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001832:	bf00      	nop
 8001834:	46bd      	mov	sp, r7
 8001836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183a:	4770      	bx	lr

0800183c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr

0800184a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800184e:	f000 f9a9 	bl	8001ba4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001852:	bf00      	nop
 8001854:	bd80      	pop	{r7, pc}

08001856 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001856:	b580      	push	{r7, lr}
 8001858:	af00      	add	r7, sp, #0
//		__HAL_GPIO_EXTI_CLEAR_IT(IRQ_TCH_Pin);
//		HAL_GPIO_EXTI_Callback(IRQ_TCH_Pin);
//	}

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IRQ_TCH_Pin);
 800185a:	2004      	movs	r0, #4
 800185c:	f001 f9e2 	bl	8002c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}

08001864 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001868:	4802      	ldr	r0, [pc, #8]	@ (8001874 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800186a:	f005 fa05 	bl	8006c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	20000818 	.word	0x20000818

08001878 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800187c:	4802      	ldr	r0, [pc, #8]	@ (8001888 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800187e:	f005 f9fb 	bl	8006c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	20000818 	.word	0x20000818

0800188c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	gl_counter_1000hz_tim2++;
 8001890:	4b37      	ldr	r3, [pc, #220]	@ (8001970 <TIM2_IRQHandler+0xe4>)
 8001892:	881b      	ldrh	r3, [r3, #0]
 8001894:	3301      	adds	r3, #1
 8001896:	b29a      	uxth	r2, r3
 8001898:	4b35      	ldr	r3, [pc, #212]	@ (8001970 <TIM2_IRQHandler+0xe4>)
 800189a:	801a      	strh	r2, [r3, #0]

	if(gl_counter_1000hz_tim2 % 500 == 0)
 800189c:	4b34      	ldr	r3, [pc, #208]	@ (8001970 <TIM2_IRQHandler+0xe4>)
 800189e:	881b      	ldrh	r3, [r3, #0]
 80018a0:	4a34      	ldr	r2, [pc, #208]	@ (8001974 <TIM2_IRQHandler+0xe8>)
 80018a2:	fba2 1203 	umull	r1, r2, r2, r3
 80018a6:	0952      	lsrs	r2, r2, #5
 80018a8:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80018ac:	fb01 f202 	mul.w	r2, r1, r2
 80018b0:	1a9b      	subs	r3, r3, r2
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d108      	bne.n	80018ca <TIM2_IRQHandler+0x3e>
	{
		gl_int_5hz_tim2 = 1;
 80018b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001978 <TIM2_IRQHandler+0xec>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	701a      	strb	r2, [r3, #0]
		gl_int_5hz_tim2_for_pic ++;
 80018be:	4b2f      	ldr	r3, [pc, #188]	@ (800197c <TIM2_IRQHandler+0xf0>)
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	3301      	adds	r3, #1
 80018c4:	b2da      	uxtb	r2, r3
 80018c6:	4b2d      	ldr	r3, [pc, #180]	@ (800197c <TIM2_IRQHandler+0xf0>)
 80018c8:	701a      	strb	r2, [r3, #0]
	}

	if(gl_counter_1000hz_tim2 % 50 == 0 && gl_led_pwm_state == LED_PWM_CCR_CHANGEBALE )
 80018ca:	4b29      	ldr	r3, [pc, #164]	@ (8001970 <TIM2_IRQHandler+0xe4>)
 80018cc:	881b      	ldrh	r3, [r3, #0]
 80018ce:	4a2c      	ldr	r2, [pc, #176]	@ (8001980 <TIM2_IRQHandler+0xf4>)
 80018d0:	fba2 1203 	umull	r1, r2, r2, r3
 80018d4:	0912      	lsrs	r2, r2, #4
 80018d6:	2132      	movs	r1, #50	@ 0x32
 80018d8:	fb01 f202 	mul.w	r2, r1, r2
 80018dc:	1a9b      	subs	r3, r3, r2
 80018de:	b29b      	uxth	r3, r3
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d13f      	bne.n	8001964 <TIM2_IRQHandler+0xd8>
 80018e4:	4b27      	ldr	r3, [pc, #156]	@ (8001984 <TIM2_IRQHandler+0xf8>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d13b      	bne.n	8001964 <TIM2_IRQHandler+0xd8>
	{
		ch3_counter += 3;
 80018ec:	4b26      	ldr	r3, [pc, #152]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 80018ee:	881b      	ldrh	r3, [r3, #0]
 80018f0:	3303      	adds	r3, #3
 80018f2:	b29a      	uxth	r2, r3
 80018f4:	4b24      	ldr	r3, [pc, #144]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 80018f6:	801a      	strh	r2, [r3, #0]
		if(ch3_counter < 300)
 80018f8:	4b23      	ldr	r3, [pc, #140]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 80018fa:	881b      	ldrh	r3, [r3, #0]
 80018fc:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001900:	d20b      	bcs.n	800191a <TIM2_IRQHandler+0x8e>
		{
			CH3_DC = ch3_counter;
 8001902:	4b21      	ldr	r3, [pc, #132]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	b21a      	sxth	r2, r3
 8001908:	4b20      	ldr	r3, [pc, #128]	@ (800198c <TIM2_IRQHandler+0x100>)
 800190a:	801a      	strh	r2, [r3, #0]
			TIM2->CCR3 = CH3_DC;
 800190c:	4b1f      	ldr	r3, [pc, #124]	@ (800198c <TIM2_IRQHandler+0x100>)
 800190e:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001912:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001916:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001918:	e024      	b.n	8001964 <TIM2_IRQHandler+0xd8>
		}
		else if(ch3_counter >= 300)
 800191a:	4b1b      	ldr	r3, [pc, #108]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 800191c:	881b      	ldrh	r3, [r3, #0]
 800191e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001922:	d31f      	bcc.n	8001964 <TIM2_IRQHandler+0xd8>
		{
			TIM2->CCR3 = CH3_DC;
 8001924:	4b19      	ldr	r3, [pc, #100]	@ (800198c <TIM2_IRQHandler+0x100>)
 8001926:	f9b3 2000 	ldrsh.w	r2, [r3]
 800192a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800192e:	63da      	str	r2, [r3, #60]	@ 0x3c
			CH3_DC -= 3;
 8001930:	4b16      	ldr	r3, [pc, #88]	@ (800198c <TIM2_IRQHandler+0x100>)
 8001932:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001936:	b29b      	uxth	r3, r3
 8001938:	3b03      	subs	r3, #3
 800193a:	b29b      	uxth	r3, r3
 800193c:	b21a      	sxth	r2, r3
 800193e:	4b13      	ldr	r3, [pc, #76]	@ (800198c <TIM2_IRQHandler+0x100>)
 8001940:	801a      	strh	r2, [r3, #0]
			if(CH3_DC <=0)
 8001942:	4b12      	ldr	r3, [pc, #72]	@ (800198c <TIM2_IRQHandler+0x100>)
 8001944:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001948:	2b00      	cmp	r3, #0
 800194a:	dc0b      	bgt.n	8001964 <TIM2_IRQHandler+0xd8>
			{
				CH3_DC = 0;
 800194c:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <TIM2_IRQHandler+0x100>)
 800194e:	2200      	movs	r2, #0
 8001950:	801a      	strh	r2, [r3, #0]
				ch3_counter = 0;
 8001952:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <TIM2_IRQHandler+0xfc>)
 8001954:	2200      	movs	r2, #0
 8001956:	801a      	strh	r2, [r3, #0]
				gl_led_color_result_blink_counter++;
 8001958:	4b0d      	ldr	r3, [pc, #52]	@ (8001990 <TIM2_IRQHandler+0x104>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	3301      	adds	r3, #1
 800195e:	b2da      	uxtb	r2, r3
 8001960:	4b0b      	ldr	r3, [pc, #44]	@ (8001990 <TIM2_IRQHandler+0x104>)
 8001962:	701a      	strb	r2, [r3, #0]
		}


	}
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001964:	480b      	ldr	r0, [pc, #44]	@ (8001994 <TIM2_IRQHandler+0x108>)
 8001966:	f005 f987 	bl	8006c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	2000093e 	.word	0x2000093e
 8001974:	10624dd3 	.word	0x10624dd3
 8001978:	20000940 	.word	0x20000940
 800197c:	20000941 	.word	0x20000941
 8001980:	51eb851f 	.word	0x51eb851f
 8001984:	200005d6 	.word	0x200005d6
 8001988:	2000093c 	.word	0x2000093c
 800198c:	2000093a 	.word	0x2000093a
 8001990:	20000943 	.word	0x20000943
 8001994:	20000860 	.word	0x20000860

08001998 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */


  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800199c:	4802      	ldr	r0, [pc, #8]	@ (80019a8 <TIM4_IRQHandler+0x10>)
 800199e:	f005 f96b 	bl	8006c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */


  /* USER CODE END TIM4_IRQn 1 */
}
 80019a2:	bf00      	nop
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	200008f0 	.word	0x200008f0

080019ac <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_GYRO_Pin);
 80019b0:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80019b4:	f001 f936 	bl	8002c24 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019b8:	bf00      	nop
 80019ba:	bd80      	pop	{r7, pc}

080019bc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */
	led_1hz_counter++;
 80019c0:	4b05      	ldr	r3, [pc, #20]	@ (80019d8 <RTC_Alarm_IRQHandler+0x1c>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	4b03      	ldr	r3, [pc, #12]	@ (80019d8 <RTC_Alarm_IRQHandler+0x1c>)
 80019ca:	701a      	strb	r2, [r3, #0]
  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80019cc:	4803      	ldr	r0, [pc, #12]	@ (80019dc <RTC_Alarm_IRQHandler+0x20>)
 80019ce:	f004 f861 	bl	8005a94 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000942 	.word	0x20000942
 80019dc:	200006e0 	.word	0x200006e0

080019e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 80019e4:	4802      	ldr	r0, [pc, #8]	@ (80019f0 <DMA2_Stream0_IRQHandler+0x10>)
 80019e6:	f000 fd43 	bl	8002470 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80019ea:	bf00      	nop
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	20000758 	.word	0x20000758

080019f4 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 80019f8:	4802      	ldr	r0, [pc, #8]	@ (8001a04 <DMA2_Stream3_IRQHandler+0x10>)
 80019fa:	f000 fd39 	bl	8002470 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80019fe:	bf00      	nop
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	200007b8 	.word	0x200007b8

08001a08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001a0c:	4802      	ldr	r0, [pc, #8]	@ (8001a18 <OTG_FS_IRQHandler+0x10>)
 8001a0e:	f001 fecc 	bl	80037aa <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	2000162c 	.word	0x2000162c

08001a1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b086      	sub	sp, #24
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a24:	4a14      	ldr	r2, [pc, #80]	@ (8001a78 <_sbrk+0x5c>)
 8001a26:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <_sbrk+0x60>)
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a30:	4b13      	ldr	r3, [pc, #76]	@ (8001a80 <_sbrk+0x64>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d102      	bne.n	8001a3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a38:	4b11      	ldr	r3, [pc, #68]	@ (8001a80 <_sbrk+0x64>)
 8001a3a:	4a12      	ldr	r2, [pc, #72]	@ (8001a84 <_sbrk+0x68>)
 8001a3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a3e:	4b10      	ldr	r3, [pc, #64]	@ (8001a80 <_sbrk+0x64>)
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4413      	add	r3, r2
 8001a46:	693a      	ldr	r2, [r7, #16]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d207      	bcs.n	8001a5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a4c:	f00b fa66 	bl	800cf1c <__errno>
 8001a50:	4603      	mov	r3, r0
 8001a52:	220c      	movs	r2, #12
 8001a54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a56:	f04f 33ff 	mov.w	r3, #4294967295
 8001a5a:	e009      	b.n	8001a70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a5c:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <_sbrk+0x64>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a62:	4b07      	ldr	r3, [pc, #28]	@ (8001a80 <_sbrk+0x64>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	4413      	add	r3, r2
 8001a6a:	4a05      	ldr	r2, [pc, #20]	@ (8001a80 <_sbrk+0x64>)
 8001a6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3718      	adds	r7, #24
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	20010000 	.word	0x20010000
 8001a7c:	00000400 	.word	0x00000400
 8001a80:	20000944 	.word	0x20000944
 8001a84:	20001ed0 	.word	0x20001ed0

08001a88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a8c:	4b06      	ldr	r3, [pc, #24]	@ (8001aa8 <SystemInit+0x20>)
 8001a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a92:	4a05      	ldr	r2, [pc, #20]	@ (8001aa8 <SystemInit+0x20>)
 8001a94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a9c:	bf00      	nop
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
 8001aa6:	bf00      	nop
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001aac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ae4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ab0:	480d      	ldr	r0, [pc, #52]	@ (8001ae8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ab2:	490e      	ldr	r1, [pc, #56]	@ (8001aec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ab4:	4a0e      	ldr	r2, [pc, #56]	@ (8001af0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ab6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ab8:	e002      	b.n	8001ac0 <LoopCopyDataInit>

08001aba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001abc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001abe:	3304      	adds	r3, #4

08001ac0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ac0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ac2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ac4:	d3f9      	bcc.n	8001aba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8001af4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ac8:	4c0b      	ldr	r4, [pc, #44]	@ (8001af8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001aca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001acc:	e001      	b.n	8001ad2 <LoopFillZerobss>

08001ace <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ace:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ad0:	3204      	adds	r2, #4

08001ad2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ad2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ad4:	d3fb      	bcc.n	8001ace <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ad6:	f7ff ffd7 	bl	8001a88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ada:	f00b fa25 	bl	800cf28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ade:	f7fe fe47 	bl	8000770 <main>
  bx  lr    
 8001ae2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ae4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001ae8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001aec:	20000628 	.word	0x20000628
  ldr r2, =_sidata
 8001af0:	08010430 	.word	0x08010430
  ldr r2, =_sbss
 8001af4:	20000628 	.word	0x20000628
  ldr r4, =_ebss
 8001af8:	20001ecc 	.word	0x20001ecc

08001afc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001afc:	e7fe      	b.n	8001afc <ADC_IRQHandler>
	...

08001b00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b04:	4b0e      	ldr	r3, [pc, #56]	@ (8001b40 <HAL_Init+0x40>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a0d      	ldr	r2, [pc, #52]	@ (8001b40 <HAL_Init+0x40>)
 8001b0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001b0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b10:	4b0b      	ldr	r3, [pc, #44]	@ (8001b40 <HAL_Init+0x40>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	4a0a      	ldr	r2, [pc, #40]	@ (8001b40 <HAL_Init+0x40>)
 8001b16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001b1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b1c:	4b08      	ldr	r3, [pc, #32]	@ (8001b40 <HAL_Init+0x40>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <HAL_Init+0x40>)
 8001b22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b28:	2003      	movs	r0, #3
 8001b2a:	f000 fbb1 	bl	8002290 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b2e:	200f      	movs	r0, #15
 8001b30:	f000 f808 	bl	8001b44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b34:	f7ff fbea 	bl	800130c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b38:	2300      	movs	r3, #0
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40023c00 	.word	0x40023c00

08001b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b082      	sub	sp, #8
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b4c:	4b12      	ldr	r3, [pc, #72]	@ (8001b98 <HAL_InitTick+0x54>)
 8001b4e:	681a      	ldr	r2, [r3, #0]
 8001b50:	4b12      	ldr	r3, [pc, #72]	@ (8001b9c <HAL_InitTick+0x58>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b62:	4618      	mov	r0, r3
 8001b64:	f000 fbc9 	bl	80022fa <HAL_SYSTICK_Config>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d001      	beq.n	8001b72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e00e      	b.n	8001b90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b0f      	cmp	r3, #15
 8001b76:	d80a      	bhi.n	8001b8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	6879      	ldr	r1, [r7, #4]
 8001b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b80:	f000 fb91 	bl	80022a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b84:	4a06      	ldr	r2, [pc, #24]	@ (8001ba0 <HAL_InitTick+0x5c>)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e000      	b.n	8001b90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b8e:	2301      	movs	r3, #1
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	200004c4 	.word	0x200004c4
 8001b9c:	200004cc 	.word	0x200004cc
 8001ba0:	200004c8 	.word	0x200004c8

08001ba4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <HAL_IncTick+0x20>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	461a      	mov	r2, r3
 8001bae:	4b06      	ldr	r3, [pc, #24]	@ (8001bc8 <HAL_IncTick+0x24>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	4a04      	ldr	r2, [pc, #16]	@ (8001bc8 <HAL_IncTick+0x24>)
 8001bb6:	6013      	str	r3, [r2, #0]
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	200004cc 	.word	0x200004cc
 8001bc8:	20000948 	.word	0x20000948

08001bcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
  return uwTick;
 8001bd0:	4b03      	ldr	r3, [pc, #12]	@ (8001be0 <HAL_GetTick+0x14>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
}
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	20000948 	.word	0x20000948

08001be4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bec:	f7ff ffee 	bl	8001bcc <HAL_GetTick>
 8001bf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bfc:	d005      	beq.n	8001c0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001c28 <HAL_Delay+0x44>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	461a      	mov	r2, r3
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	4413      	add	r3, r2
 8001c08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c0a:	bf00      	nop
 8001c0c:	f7ff ffde 	bl	8001bcc <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d8f7      	bhi.n	8001c0c <HAL_Delay+0x28>
  {
  }
}
 8001c1c:	bf00      	nop
 8001c1e:	bf00      	nop
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200004cc 	.word	0x200004cc

08001c2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d101      	bne.n	8001c42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e033      	b.n	8001caa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d109      	bne.n	8001c5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff fb86 	bl	800135c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c62:	f003 0310 	and.w	r3, r3, #16
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d118      	bne.n	8001c9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c6e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001c72:	f023 0302 	bic.w	r3, r3, #2
 8001c76:	f043 0202 	orr.w	r2, r3, #2
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001c7e:	6878      	ldr	r0, [r7, #4]
 8001c80:	f000 f93a 	bl	8001ef8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2200      	movs	r2, #0
 8001c88:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c8e:	f023 0303 	bic.w	r3, r3, #3
 8001c92:	f043 0201 	orr.w	r2, r3, #1
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	641a      	str	r2, [r3, #64]	@ 0x40
 8001c9a:	e001      	b.n	8001ca0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
	...

08001cb4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b085      	sub	sp, #20
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d101      	bne.n	8001cd0 <HAL_ADC_ConfigChannel+0x1c>
 8001ccc:	2302      	movs	r3, #2
 8001cce:	e105      	b.n	8001edc <HAL_ADC_ConfigChannel+0x228>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001cd8:	683b      	ldr	r3, [r7, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2b09      	cmp	r3, #9
 8001cde:	d925      	bls.n	8001d2c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	68d9      	ldr	r1, [r3, #12]
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	461a      	mov	r2, r3
 8001cee:	4613      	mov	r3, r2
 8001cf0:	005b      	lsls	r3, r3, #1
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3b1e      	subs	r3, #30
 8001cf6:	2207      	movs	r2, #7
 8001cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfc:	43da      	mvns	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	400a      	ands	r2, r1
 8001d04:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	68d9      	ldr	r1, [r3, #12]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	4618      	mov	r0, r3
 8001d18:	4603      	mov	r3, r0
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	4403      	add	r3, r0
 8001d1e:	3b1e      	subs	r3, #30
 8001d20:	409a      	lsls	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	430a      	orrs	r2, r1
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	e022      	b.n	8001d72 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6919      	ldr	r1, [r3, #16]
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	b29b      	uxth	r3, r3
 8001d38:	461a      	mov	r2, r3
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	4413      	add	r3, r2
 8001d40:	2207      	movs	r2, #7
 8001d42:	fa02 f303 	lsl.w	r3, r2, r3
 8001d46:	43da      	mvns	r2, r3
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	400a      	ands	r2, r1
 8001d4e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	6919      	ldr	r1, [r3, #16]
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	689a      	ldr	r2, [r3, #8]
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	b29b      	uxth	r3, r3
 8001d60:	4618      	mov	r0, r3
 8001d62:	4603      	mov	r3, r0
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	4403      	add	r3, r0
 8001d68:	409a      	lsls	r2, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685b      	ldr	r3, [r3, #4]
 8001d76:	2b06      	cmp	r3, #6
 8001d78:	d824      	bhi.n	8001dc4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	4413      	add	r3, r2
 8001d8a:	3b05      	subs	r3, #5
 8001d8c:	221f      	movs	r2, #31
 8001d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d92:	43da      	mvns	r2, r3
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	400a      	ands	r2, r1
 8001d9a:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	4618      	mov	r0, r3
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	4613      	mov	r3, r2
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	3b05      	subs	r3, #5
 8001db6:	fa00 f203 	lsl.w	r2, r0, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dc2:	e04c      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b0c      	cmp	r3, #12
 8001dca:	d824      	bhi.n	8001e16 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	4413      	add	r3, r2
 8001ddc:	3b23      	subs	r3, #35	@ 0x23
 8001dde:	221f      	movs	r2, #31
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	43da      	mvns	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	400a      	ands	r2, r1
 8001dec:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	b29b      	uxth	r3, r3
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685a      	ldr	r2, [r3, #4]
 8001e00:	4613      	mov	r3, r2
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	3b23      	subs	r3, #35	@ 0x23
 8001e08:	fa00 f203 	lsl.w	r2, r0, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	430a      	orrs	r2, r1
 8001e12:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e14:	e023      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685a      	ldr	r2, [r3, #4]
 8001e20:	4613      	mov	r3, r2
 8001e22:	009b      	lsls	r3, r3, #2
 8001e24:	4413      	add	r3, r2
 8001e26:	3b41      	subs	r3, #65	@ 0x41
 8001e28:	221f      	movs	r2, #31
 8001e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2e:	43da      	mvns	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	400a      	ands	r2, r1
 8001e36:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	4618      	mov	r0, r3
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b41      	subs	r3, #65	@ 0x41
 8001e52:	fa00 f203 	lsl.w	r2, r0, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	430a      	orrs	r2, r1
 8001e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e5e:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <HAL_ADC_ConfigChannel+0x234>)
 8001e60:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a21      	ldr	r2, [pc, #132]	@ (8001eec <HAL_ADC_ConfigChannel+0x238>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d109      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x1cc>
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2b12      	cmp	r3, #18
 8001e72:	d105      	bne.n	8001e80 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	685b      	ldr	r3, [r3, #4]
 8001e78:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	4a19      	ldr	r2, [pc, #100]	@ (8001eec <HAL_ADC_ConfigChannel+0x238>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d123      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	2b10      	cmp	r3, #16
 8001e90:	d003      	beq.n	8001e9a <HAL_ADC_ConfigChannel+0x1e6>
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b11      	cmp	r3, #17
 8001e98:	d11b      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2b10      	cmp	r3, #16
 8001eac:	d111      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <HAL_ADC_ConfigChannel+0x23c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a10      	ldr	r2, [pc, #64]	@ (8001ef4 <HAL_ADC_ConfigChannel+0x240>)
 8001eb4:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb8:	0c9a      	lsrs	r2, r3, #18
 8001eba:	4613      	mov	r3, r2
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	4413      	add	r3, r2
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ec4:	e002      	b.n	8001ecc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001ec6:	68bb      	ldr	r3, [r7, #8]
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001ecc:	68bb      	ldr	r3, [r7, #8]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d1f9      	bne.n	8001ec6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	40012300 	.word	0x40012300
 8001eec:	40012000 	.word	0x40012000
 8001ef0:	200004c4 	.word	0x200004c4
 8001ef4:	431bde83 	.word	0x431bde83

08001ef8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b085      	sub	sp, #20
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f00:	4b79      	ldr	r3, [pc, #484]	@ (80020e8 <ADC_Init+0x1f0>)
 8001f02:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	685a      	ldr	r2, [r3, #4]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f2c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	6859      	ldr	r1, [r3, #4]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	021a      	lsls	r2, r3, #8
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	430a      	orrs	r2, r1
 8001f40:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001f50:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	6859      	ldr	r1, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	430a      	orrs	r2, r1
 8001f62:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6899      	ldr	r1, [r3, #8]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	68da      	ldr	r2, [r3, #12]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f8a:	4a58      	ldr	r2, [pc, #352]	@ (80020ec <ADC_Init+0x1f4>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d022      	beq.n	8001fd6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	689a      	ldr	r2, [r3, #8]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f9e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	6899      	ldr	r1, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	689a      	ldr	r2, [r3, #8]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001fc0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	6899      	ldr	r1, [r3, #8]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	430a      	orrs	r2, r1
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	e00f      	b.n	8001ff6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	689a      	ldr	r2, [r3, #8]
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001fe4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	689a      	ldr	r2, [r3, #8]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ff4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0202 	bic.w	r2, r2, #2
 8002004:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	6899      	ldr	r1, [r3, #8]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	7e1b      	ldrb	r3, [r3, #24]
 8002010:	005a      	lsls	r2, r3, #1
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	430a      	orrs	r2, r1
 8002018:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d01b      	beq.n	800205c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	685a      	ldr	r2, [r3, #4]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002032:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	685a      	ldr	r2, [r3, #4]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002042:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	6859      	ldr	r1, [r3, #4]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204e:	3b01      	subs	r3, #1
 8002050:	035a      	lsls	r2, r3, #13
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	430a      	orrs	r2, r1
 8002058:	605a      	str	r2, [r3, #4]
 800205a:	e007      	b.n	800206c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	685a      	ldr	r2, [r3, #4]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800206a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800207a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	69db      	ldr	r3, [r3, #28]
 8002086:	3b01      	subs	r3, #1
 8002088:	051a      	lsls	r2, r3, #20
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	430a      	orrs	r2, r1
 8002090:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80020a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6899      	ldr	r1, [r3, #8]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80020ae:	025a      	lsls	r2, r3, #9
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	430a      	orrs	r2, r1
 80020b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689a      	ldr	r2, [r3, #8]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80020c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6899      	ldr	r1, [r3, #8]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	695b      	ldr	r3, [r3, #20]
 80020d2:	029a      	lsls	r2, r3, #10
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	430a      	orrs	r2, r1
 80020da:	609a      	str	r2, [r3, #8]
}
 80020dc:	bf00      	nop
 80020de:	3714      	adds	r7, #20
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	40012300 	.word	0x40012300
 80020ec:	0f000001 	.word	0x0f000001

080020f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	f003 0307 	and.w	r3, r3, #7
 80020fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002100:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002102:	68db      	ldr	r3, [r3, #12]
 8002104:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002106:	68ba      	ldr	r2, [r7, #8]
 8002108:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800210c:	4013      	ands	r3, r2
 800210e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002118:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800211c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002120:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002122:	4a04      	ldr	r2, [pc, #16]	@ (8002134 <__NVIC_SetPriorityGrouping+0x44>)
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	60d3      	str	r3, [r2, #12]
}
 8002128:	bf00      	nop
 800212a:	3714      	adds	r7, #20
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	e000ed00 	.word	0xe000ed00

08002138 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800213c:	4b04      	ldr	r3, [pc, #16]	@ (8002150 <__NVIC_GetPriorityGrouping+0x18>)
 800213e:	68db      	ldr	r3, [r3, #12]
 8002140:	0a1b      	lsrs	r3, r3, #8
 8002142:	f003 0307 	and.w	r3, r3, #7
}
 8002146:	4618      	mov	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800215e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002162:	2b00      	cmp	r3, #0
 8002164:	db0b      	blt.n	800217e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	f003 021f 	and.w	r2, r3, #31
 800216c:	4907      	ldr	r1, [pc, #28]	@ (800218c <__NVIC_EnableIRQ+0x38>)
 800216e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002172:	095b      	lsrs	r3, r3, #5
 8002174:	2001      	movs	r0, #1
 8002176:	fa00 f202 	lsl.w	r2, r0, r2
 800217a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
 800218a:	bf00      	nop
 800218c:	e000e100 	.word	0xe000e100

08002190 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	6039      	str	r1, [r7, #0]
 800219a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800219c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	db0a      	blt.n	80021ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	490c      	ldr	r1, [pc, #48]	@ (80021dc <__NVIC_SetPriority+0x4c>)
 80021aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ae:	0112      	lsls	r2, r2, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	440b      	add	r3, r1
 80021b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80021b8:	e00a      	b.n	80021d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	b2da      	uxtb	r2, r3
 80021be:	4908      	ldr	r1, [pc, #32]	@ (80021e0 <__NVIC_SetPriority+0x50>)
 80021c0:	79fb      	ldrb	r3, [r7, #7]
 80021c2:	f003 030f 	and.w	r3, r3, #15
 80021c6:	3b04      	subs	r3, #4
 80021c8:	0112      	lsls	r2, r2, #4
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	440b      	add	r3, r1
 80021ce:	761a      	strb	r2, [r3, #24]
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	e000e100 	.word	0xe000e100
 80021e0:	e000ed00 	.word	0xe000ed00

080021e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b089      	sub	sp, #36	@ 0x24
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	f003 0307 	and.w	r3, r3, #7
 80021f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021f8:	69fb      	ldr	r3, [r7, #28]
 80021fa:	f1c3 0307 	rsb	r3, r3, #7
 80021fe:	2b04      	cmp	r3, #4
 8002200:	bf28      	it	cs
 8002202:	2304      	movcs	r3, #4
 8002204:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	3304      	adds	r3, #4
 800220a:	2b06      	cmp	r3, #6
 800220c:	d902      	bls.n	8002214 <NVIC_EncodePriority+0x30>
 800220e:	69fb      	ldr	r3, [r7, #28]
 8002210:	3b03      	subs	r3, #3
 8002212:	e000      	b.n	8002216 <NVIC_EncodePriority+0x32>
 8002214:	2300      	movs	r3, #0
 8002216:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002218:	f04f 32ff 	mov.w	r2, #4294967295
 800221c:	69bb      	ldr	r3, [r7, #24]
 800221e:	fa02 f303 	lsl.w	r3, r2, r3
 8002222:	43da      	mvns	r2, r3
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	401a      	ands	r2, r3
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800222c:	f04f 31ff 	mov.w	r1, #4294967295
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	fa01 f303 	lsl.w	r3, r1, r3
 8002236:	43d9      	mvns	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800223c:	4313      	orrs	r3, r2
         );
}
 800223e:	4618      	mov	r0, r3
 8002240:	3724      	adds	r7, #36	@ 0x24
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b082      	sub	sp, #8
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	3b01      	subs	r3, #1
 8002258:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800225c:	d301      	bcc.n	8002262 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800225e:	2301      	movs	r3, #1
 8002260:	e00f      	b.n	8002282 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002262:	4a0a      	ldr	r2, [pc, #40]	@ (800228c <SysTick_Config+0x40>)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	3b01      	subs	r3, #1
 8002268:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800226a:	210f      	movs	r1, #15
 800226c:	f04f 30ff 	mov.w	r0, #4294967295
 8002270:	f7ff ff8e 	bl	8002190 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002274:	4b05      	ldr	r3, [pc, #20]	@ (800228c <SysTick_Config+0x40>)
 8002276:	2200      	movs	r2, #0
 8002278:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800227a:	4b04      	ldr	r3, [pc, #16]	@ (800228c <SysTick_Config+0x40>)
 800227c:	2207      	movs	r2, #7
 800227e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002280:	2300      	movs	r3, #0
}
 8002282:	4618      	mov	r0, r3
 8002284:	3708      	adds	r7, #8
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	e000e010 	.word	0xe000e010

08002290 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b082      	sub	sp, #8
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f7ff ff29 	bl	80020f0 <__NVIC_SetPriorityGrouping>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}

080022a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	4603      	mov	r3, r0
 80022ae:	60b9      	str	r1, [r7, #8]
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80022b8:	f7ff ff3e 	bl	8002138 <__NVIC_GetPriorityGrouping>
 80022bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	6978      	ldr	r0, [r7, #20]
 80022c4:	f7ff ff8e 	bl	80021e4 <NVIC_EncodePriority>
 80022c8:	4602      	mov	r2, r0
 80022ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80022ce:	4611      	mov	r1, r2
 80022d0:	4618      	mov	r0, r3
 80022d2:	f7ff ff5d 	bl	8002190 <__NVIC_SetPriority>
}
 80022d6:	bf00      	nop
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	4603      	mov	r3, r0
 80022e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80022e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7ff ff31 	bl	8002154 <__NVIC_EnableIRQ>
}
 80022f2:	bf00      	nop
 80022f4:	3708      	adds	r7, #8
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}

080022fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80022fa:	b580      	push	{r7, lr}
 80022fc:	b082      	sub	sp, #8
 80022fe:	af00      	add	r7, sp, #0
 8002300:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f7ff ffa2 	bl	800224c <SysTick_Config>
 8002308:	4603      	mov	r3, r0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800231c:	2300      	movs	r3, #0
 800231e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002320:	f7ff fc54 	bl	8001bcc <HAL_GetTick>
 8002324:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800232c:	2301      	movs	r3, #1
 800232e:	e099      	b.n	8002464 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2202      	movs	r2, #2
 8002334:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 0201 	bic.w	r2, r2, #1
 800234e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002350:	e00f      	b.n	8002372 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002352:	f7ff fc3b 	bl	8001bcc <HAL_GetTick>
 8002356:	4602      	mov	r2, r0
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	2b05      	cmp	r3, #5
 800235e:	d908      	bls.n	8002372 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2220      	movs	r2, #32
 8002364:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2203      	movs	r2, #3
 800236a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e078      	b.n	8002464 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f003 0301 	and.w	r3, r3, #1
 800237c:	2b00      	cmp	r3, #0
 800237e:	d1e8      	bne.n	8002352 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	4b38      	ldr	r3, [pc, #224]	@ (800246c <HAL_DMA_Init+0x158>)
 800238c:	4013      	ands	r3, r2
 800238e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	689b      	ldr	r3, [r3, #8]
 8002398:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800239e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	691b      	ldr	r3, [r3, #16]
 80023a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6a1b      	ldr	r3, [r3, #32]
 80023bc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023be:	697a      	ldr	r2, [r7, #20]
 80023c0:	4313      	orrs	r3, r2
 80023c2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	d107      	bne.n	80023dc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d4:	4313      	orrs	r3, r2
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	4313      	orrs	r3, r2
 80023da:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	f023 0307 	bic.w	r3, r3, #7
 80023f2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f8:	697a      	ldr	r2, [r7, #20]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002402:	2b04      	cmp	r3, #4
 8002404:	d117      	bne.n	8002436 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	4313      	orrs	r3, r2
 800240e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00e      	beq.n	8002436 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f9e9 	bl	80027f0 <DMA_CheckFifoParam>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d008      	beq.n	8002436 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2240      	movs	r2, #64	@ 0x40
 8002428:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2201      	movs	r2, #1
 800242e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002432:	2301      	movs	r3, #1
 8002434:	e016      	b.n	8002464 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	697a      	ldr	r2, [r7, #20]
 800243c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 f9a0 	bl	8002784 <DMA_CalcBaseAndBitshift>
 8002444:	4603      	mov	r3, r0
 8002446:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800244c:	223f      	movs	r2, #63	@ 0x3f
 800244e:	409a      	lsls	r2, r3
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2201      	movs	r2, #1
 800245e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002462:	2300      	movs	r3, #0
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	f010803f 	.word	0xf010803f

08002470 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b086      	sub	sp, #24
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800247c:	4b8e      	ldr	r3, [pc, #568]	@ (80026b8 <HAL_DMA_IRQHandler+0x248>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	4a8e      	ldr	r2, [pc, #568]	@ (80026bc <HAL_DMA_IRQHandler+0x24c>)
 8002482:	fba2 2303 	umull	r2, r3, r2, r3
 8002486:	0a9b      	lsrs	r3, r3, #10
 8002488:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002490:	693b      	ldr	r3, [r7, #16]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249a:	2208      	movs	r2, #8
 800249c:	409a      	lsls	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	4013      	ands	r3, r2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d01a      	beq.n	80024dc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 0304 	and.w	r3, r3, #4
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d013      	beq.n	80024dc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681a      	ldr	r2, [r3, #0]
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f022 0204 	bic.w	r2, r2, #4
 80024c2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024c8:	2208      	movs	r2, #8
 80024ca:	409a      	lsls	r2, r3
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d4:	f043 0201 	orr.w	r2, r3, #1
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024e0:	2201      	movs	r2, #1
 80024e2:	409a      	lsls	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	4013      	ands	r3, r2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d012      	beq.n	8002512 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	695b      	ldr	r3, [r3, #20]
 80024f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d00b      	beq.n	8002512 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024fe:	2201      	movs	r2, #1
 8002500:	409a      	lsls	r2, r3
 8002502:	693b      	ldr	r3, [r7, #16]
 8002504:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250a:	f043 0202 	orr.w	r2, r3, #2
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002516:	2204      	movs	r2, #4
 8002518:	409a      	lsls	r2, r3
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	4013      	ands	r3, r2
 800251e:	2b00      	cmp	r3, #0
 8002520:	d012      	beq.n	8002548 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d00b      	beq.n	8002548 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002534:	2204      	movs	r2, #4
 8002536:	409a      	lsls	r2, r3
 8002538:	693b      	ldr	r3, [r7, #16]
 800253a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002540:	f043 0204 	orr.w	r2, r3, #4
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254c:	2210      	movs	r2, #16
 800254e:	409a      	lsls	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	4013      	ands	r3, r2
 8002554:	2b00      	cmp	r3, #0
 8002556:	d043      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f003 0308 	and.w	r3, r3, #8
 8002562:	2b00      	cmp	r3, #0
 8002564:	d03c      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800256a:	2210      	movs	r2, #16
 800256c:	409a      	lsls	r2, r3
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800257c:	2b00      	cmp	r3, #0
 800257e:	d018      	beq.n	80025b2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d108      	bne.n	80025a0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002592:	2b00      	cmp	r3, #0
 8002594:	d024      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	4798      	blx	r3
 800259e:	e01f      	b.n	80025e0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d01b      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025ac:	6878      	ldr	r0, [r7, #4]
 80025ae:	4798      	blx	r3
 80025b0:	e016      	b.n	80025e0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d107      	bne.n	80025d0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f022 0208 	bic.w	r2, r2, #8
 80025ce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d003      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025e4:	2220      	movs	r2, #32
 80025e6:	409a      	lsls	r2, r3
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	4013      	ands	r3, r2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	f000 808f 	beq.w	8002710 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0310 	and.w	r3, r3, #16
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8087 	beq.w	8002710 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002606:	2220      	movs	r2, #32
 8002608:	409a      	lsls	r2, r3
 800260a:	693b      	ldr	r3, [r7, #16]
 800260c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b05      	cmp	r3, #5
 8002618:	d136      	bne.n	8002688 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0216 	bic.w	r2, r2, #22
 8002628:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	695a      	ldr	r2, [r3, #20]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002638:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	2b00      	cmp	r3, #0
 8002640:	d103      	bne.n	800264a <HAL_DMA_IRQHandler+0x1da>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002646:	2b00      	cmp	r3, #0
 8002648:	d007      	beq.n	800265a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f022 0208 	bic.w	r2, r2, #8
 8002658:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800265e:	223f      	movs	r2, #63	@ 0x3f
 8002660:	409a      	lsls	r2, r3
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2201      	movs	r2, #1
 800266a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800267a:	2b00      	cmp	r3, #0
 800267c:	d07e      	beq.n	800277c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002682:	6878      	ldr	r0, [r7, #4]
 8002684:	4798      	blx	r3
        }
        return;
 8002686:	e079      	b.n	800277c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002692:	2b00      	cmp	r3, #0
 8002694:	d01d      	beq.n	80026d2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d10d      	bne.n	80026c0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d031      	beq.n	8002710 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	4798      	blx	r3
 80026b4:	e02c      	b.n	8002710 <HAL_DMA_IRQHandler+0x2a0>
 80026b6:	bf00      	nop
 80026b8:	200004c4 	.word	0x200004c4
 80026bc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d023      	beq.n	8002710 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	4798      	blx	r3
 80026d0:	e01e      	b.n	8002710 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d10f      	bne.n	8002700 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f022 0210 	bic.w	r2, r2, #16
 80026ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2201      	movs	r2, #1
 80026f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2200      	movs	r2, #0
 80026fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002704:	2b00      	cmp	r3, #0
 8002706:	d003      	beq.n	8002710 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800270c:	6878      	ldr	r0, [r7, #4]
 800270e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002714:	2b00      	cmp	r3, #0
 8002716:	d032      	beq.n	800277e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800271c:	f003 0301 	and.w	r3, r3, #1
 8002720:	2b00      	cmp	r3, #0
 8002722:	d022      	beq.n	800276a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2205      	movs	r2, #5
 8002728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f022 0201 	bic.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	3301      	adds	r3, #1
 8002740:	60bb      	str	r3, [r7, #8]
 8002742:	697a      	ldr	r2, [r7, #20]
 8002744:	429a      	cmp	r2, r3
 8002746:	d307      	bcc.n	8002758 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	2b00      	cmp	r3, #0
 8002754:	d1f2      	bne.n	800273c <HAL_DMA_IRQHandler+0x2cc>
 8002756:	e000      	b.n	800275a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002758:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2201      	movs	r2, #1
 800275e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800276e:	2b00      	cmp	r3, #0
 8002770:	d005      	beq.n	800277e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002776:	6878      	ldr	r0, [r7, #4]
 8002778:	4798      	blx	r3
 800277a:	e000      	b.n	800277e <HAL_DMA_IRQHandler+0x30e>
        return;
 800277c:	bf00      	nop
    }
  }
}
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	b2db      	uxtb	r3, r3
 8002792:	3b10      	subs	r3, #16
 8002794:	4a14      	ldr	r2, [pc, #80]	@ (80027e8 <DMA_CalcBaseAndBitshift+0x64>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	091b      	lsrs	r3, r3, #4
 800279c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800279e:	4a13      	ldr	r2, [pc, #76]	@ (80027ec <DMA_CalcBaseAndBitshift+0x68>)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4413      	add	r3, r2
 80027a4:	781b      	ldrb	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	2b03      	cmp	r3, #3
 80027b0:	d909      	bls.n	80027c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80027ba:	f023 0303 	bic.w	r3, r3, #3
 80027be:	1d1a      	adds	r2, r3, #4
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80027c4:	e007      	b.n	80027d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80027ce:	f023 0303 	bic.w	r3, r3, #3
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	aaaaaaab 	.word	0xaaaaaaab
 80027ec:	0800db58 	.word	0x0800db58

080027f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027f8:	2300      	movs	r3, #0
 80027fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	2b00      	cmp	r3, #0
 8002808:	d11f      	bne.n	800284a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	2b03      	cmp	r3, #3
 800280e:	d856      	bhi.n	80028be <DMA_CheckFifoParam+0xce>
 8002810:	a201      	add	r2, pc, #4	@ (adr r2, 8002818 <DMA_CheckFifoParam+0x28>)
 8002812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002816:	bf00      	nop
 8002818:	08002829 	.word	0x08002829
 800281c:	0800283b 	.word	0x0800283b
 8002820:	08002829 	.word	0x08002829
 8002824:	080028bf 	.word	0x080028bf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d046      	beq.n	80028c2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002838:	e043      	b.n	80028c2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800283e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002842:	d140      	bne.n	80028c6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002848:	e03d      	b.n	80028c6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002852:	d121      	bne.n	8002898 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002854:	68bb      	ldr	r3, [r7, #8]
 8002856:	2b03      	cmp	r3, #3
 8002858:	d837      	bhi.n	80028ca <DMA_CheckFifoParam+0xda>
 800285a:	a201      	add	r2, pc, #4	@ (adr r2, 8002860 <DMA_CheckFifoParam+0x70>)
 800285c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002860:	08002871 	.word	0x08002871
 8002864:	08002877 	.word	0x08002877
 8002868:	08002871 	.word	0x08002871
 800286c:	08002889 	.word	0x08002889
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
      break;
 8002874:	e030      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d025      	beq.n	80028ce <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002886:	e022      	b.n	80028ce <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800288c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002890:	d11f      	bne.n	80028d2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002896:	e01c      	b.n	80028d2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	2b02      	cmp	r3, #2
 800289c:	d903      	bls.n	80028a6 <DMA_CheckFifoParam+0xb6>
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	2b03      	cmp	r3, #3
 80028a2:	d003      	beq.n	80028ac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028a4:	e018      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	73fb      	strb	r3, [r7, #15]
      break;
 80028aa:	e015      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00e      	beq.n	80028d6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	73fb      	strb	r3, [r7, #15]
      break;
 80028bc:	e00b      	b.n	80028d6 <DMA_CheckFifoParam+0xe6>
      break;
 80028be:	bf00      	nop
 80028c0:	e00a      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;
 80028c2:	bf00      	nop
 80028c4:	e008      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;
 80028c6:	bf00      	nop
 80028c8:	e006      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;
 80028ca:	bf00      	nop
 80028cc:	e004      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;
 80028ce:	bf00      	nop
 80028d0:	e002      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;   
 80028d2:	bf00      	nop
 80028d4:	e000      	b.n	80028d8 <DMA_CheckFifoParam+0xe8>
      break;
 80028d6:	bf00      	nop
    }
  } 
  
  return status; 
 80028d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e4:	4770      	bx	lr
 80028e6:	bf00      	nop

080028e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b089      	sub	sp, #36	@ 0x24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028f6:	2300      	movs	r3, #0
 80028f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028fa:	2300      	movs	r3, #0
 80028fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028fe:	2300      	movs	r3, #0
 8002900:	61fb      	str	r3, [r7, #28]
 8002902:	e159      	b.n	8002bb8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002904:	2201      	movs	r2, #1
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	4013      	ands	r3, r2
 8002916:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	429a      	cmp	r2, r3
 800291e:	f040 8148 	bne.w	8002bb2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002922:	683b      	ldr	r3, [r7, #0]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	f003 0303 	and.w	r3, r3, #3
 800292a:	2b01      	cmp	r3, #1
 800292c:	d005      	beq.n	800293a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002936:	2b02      	cmp	r3, #2
 8002938:	d130      	bne.n	800299c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	689b      	ldr	r3, [r3, #8]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002940:	69fb      	ldr	r3, [r7, #28]
 8002942:	005b      	lsls	r3, r3, #1
 8002944:	2203      	movs	r2, #3
 8002946:	fa02 f303 	lsl.w	r3, r2, r3
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	68da      	ldr	r2, [r3, #12]
 8002956:	69fb      	ldr	r3, [r7, #28]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	fa02 f303 	lsl.w	r3, r2, r3
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002970:	2201      	movs	r2, #1
 8002972:	69fb      	ldr	r3, [r7, #28]
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	091b      	lsrs	r3, r3, #4
 8002986:	f003 0201 	and.w	r2, r3, #1
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4313      	orrs	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	69ba      	ldr	r2, [r7, #24]
 800299a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f003 0303 	and.w	r3, r3, #3
 80029a4:	2b03      	cmp	r3, #3
 80029a6:	d017      	beq.n	80029d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	2203      	movs	r2, #3
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	4013      	ands	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	69fb      	ldr	r3, [r7, #28]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	69ba      	ldr	r2, [r7, #24]
 80029d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d123      	bne.n	8002a2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	08da      	lsrs	r2, r3, #3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	3208      	adds	r2, #8
 80029ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f003 0307 	and.w	r3, r3, #7
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	220f      	movs	r2, #15
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	43db      	mvns	r3, r3
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	4013      	ands	r3, r2
 8002a06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	691a      	ldr	r2, [r3, #16]
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	f003 0307 	and.w	r3, r3, #7
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	fa02 f303 	lsl.w	r3, r2, r3
 8002a18:	69ba      	ldr	r2, [r7, #24]
 8002a1a:	4313      	orrs	r3, r2
 8002a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	08da      	lsrs	r2, r3, #3
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	3208      	adds	r2, #8
 8002a26:	69b9      	ldr	r1, [r7, #24]
 8002a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	005b      	lsls	r3, r3, #1
 8002a36:	2203      	movs	r2, #3
 8002a38:	fa02 f303 	lsl.w	r3, r2, r3
 8002a3c:	43db      	mvns	r3, r3
 8002a3e:	69ba      	ldr	r2, [r7, #24]
 8002a40:	4013      	ands	r3, r2
 8002a42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f003 0203 	and.w	r2, r3, #3
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	005b      	lsls	r3, r3, #1
 8002a50:	fa02 f303 	lsl.w	r3, r2, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	69ba      	ldr	r2, [r7, #24]
 8002a5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	f000 80a2 	beq.w	8002bb2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a6e:	2300      	movs	r3, #0
 8002a70:	60fb      	str	r3, [r7, #12]
 8002a72:	4b57      	ldr	r3, [pc, #348]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a76:	4a56      	ldr	r2, [pc, #344]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a7e:	4b54      	ldr	r3, [pc, #336]	@ (8002bd0 <HAL_GPIO_Init+0x2e8>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a8a:	4a52      	ldr	r2, [pc, #328]	@ (8002bd4 <HAL_GPIO_Init+0x2ec>)
 8002a8c:	69fb      	ldr	r3, [r7, #28]
 8002a8e:	089b      	lsrs	r3, r3, #2
 8002a90:	3302      	adds	r3, #2
 8002a92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a98:	69fb      	ldr	r3, [r7, #28]
 8002a9a:	f003 0303 	and.w	r3, r3, #3
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	220f      	movs	r2, #15
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	69ba      	ldr	r2, [r7, #24]
 8002aaa:	4013      	ands	r3, r2
 8002aac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a49      	ldr	r2, [pc, #292]	@ (8002bd8 <HAL_GPIO_Init+0x2f0>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_GPIO_Init+0x202>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a48      	ldr	r2, [pc, #288]	@ (8002bdc <HAL_GPIO_Init+0x2f4>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_GPIO_Init+0x1fe>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a47      	ldr	r2, [pc, #284]	@ (8002be0 <HAL_GPIO_Init+0x2f8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_GPIO_Init+0x1fa>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a46      	ldr	r2, [pc, #280]	@ (8002be4 <HAL_GPIO_Init+0x2fc>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <HAL_GPIO_Init+0x1f6>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a45      	ldr	r2, [pc, #276]	@ (8002be8 <HAL_GPIO_Init+0x300>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_GPIO_Init+0x1f2>
 8002ad6:	2304      	movs	r3, #4
 8002ad8:	e008      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ada:	2307      	movs	r3, #7
 8002adc:	e006      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ade:	2303      	movs	r3, #3
 8002ae0:	e004      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ae2:	2302      	movs	r3, #2
 8002ae4:	e002      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e000      	b.n	8002aec <HAL_GPIO_Init+0x204>
 8002aea:	2300      	movs	r3, #0
 8002aec:	69fa      	ldr	r2, [r7, #28]
 8002aee:	f002 0203 	and.w	r2, r2, #3
 8002af2:	0092      	lsls	r2, r2, #2
 8002af4:	4093      	lsls	r3, r2
 8002af6:	69ba      	ldr	r2, [r7, #24]
 8002af8:	4313      	orrs	r3, r2
 8002afa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002afc:	4935      	ldr	r1, [pc, #212]	@ (8002bd4 <HAL_GPIO_Init+0x2ec>)
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	089b      	lsrs	r3, r3, #2
 8002b02:	3302      	adds	r3, #2
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b0a:	4b38      	ldr	r3, [pc, #224]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	43db      	mvns	r3, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4013      	ands	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d003      	beq.n	8002b2e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b26:	69ba      	ldr	r2, [r7, #24]
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b2e:	4a2f      	ldr	r2, [pc, #188]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b30:	69bb      	ldr	r3, [r7, #24]
 8002b32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b34:	4b2d      	ldr	r3, [pc, #180]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b36:	68db      	ldr	r3, [r3, #12]
 8002b38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4013      	ands	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d003      	beq.n	8002b58 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002b50:	69ba      	ldr	r2, [r7, #24]
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b58:	4a24      	ldr	r2, [pc, #144]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b5e:	4b23      	ldr	r3, [pc, #140]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d003      	beq.n	8002b82 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	693b      	ldr	r3, [r7, #16]
 8002b7e:	4313      	orrs	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b82:	4a1a      	ldr	r2, [pc, #104]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b84:	69bb      	ldr	r3, [r7, #24]
 8002b86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b88:	4b18      	ldr	r3, [pc, #96]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	43db      	mvns	r3, r3
 8002b92:	69ba      	ldr	r2, [r7, #24]
 8002b94:	4013      	ands	r3, r2
 8002b96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d003      	beq.n	8002bac <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002ba4:	69ba      	ldr	r2, [r7, #24]
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bac:	4a0f      	ldr	r2, [pc, #60]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	3301      	adds	r3, #1
 8002bb6:	61fb      	str	r3, [r7, #28]
 8002bb8:	69fb      	ldr	r3, [r7, #28]
 8002bba:	2b0f      	cmp	r3, #15
 8002bbc:	f67f aea2 	bls.w	8002904 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	3724      	adds	r7, #36	@ 0x24
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40023800 	.word	0x40023800
 8002bd4:	40013800 	.word	0x40013800
 8002bd8:	40020000 	.word	0x40020000
 8002bdc:	40020400 	.word	0x40020400
 8002be0:	40020800 	.word	0x40020800
 8002be4:	40020c00 	.word	0x40020c00
 8002be8:	40021000 	.word	0x40021000
 8002bec:	40013c00 	.word	0x40013c00

08002bf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b083      	sub	sp, #12
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	807b      	strh	r3, [r7, #2]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c00:	787b      	ldrb	r3, [r7, #1]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d003      	beq.n	8002c0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c06:	887a      	ldrh	r2, [r7, #2]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c0c:	e003      	b.n	8002c16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c0e:	887b      	ldrh	r3, [r7, #2]
 8002c10:	041a      	lsls	r2, r3, #16
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	619a      	str	r2, [r3, #24]
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
	...

08002c24 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b082      	sub	sp, #8
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002c2e:	4b08      	ldr	r3, [pc, #32]	@ (8002c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c30:	695a      	ldr	r2, [r3, #20]
 8002c32:	88fb      	ldrh	r3, [r7, #6]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d006      	beq.n	8002c48 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c3a:	4a05      	ldr	r2, [pc, #20]	@ (8002c50 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c3c:	88fb      	ldrh	r3, [r7, #6]
 8002c3e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c40:	88fb      	ldrh	r3, [r7, #6]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7fd fc94 	bl	8000570 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c48:	bf00      	nop
 8002c4a:	3708      	adds	r7, #8
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40013c00 	.word	0x40013c00

08002c54 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e12b      	b.n	8002ebe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d106      	bne.n	8002c80 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f7fe fbb2 	bl	80013e4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2224      	movs	r2, #36	@ 0x24
 8002c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f022 0201 	bic.w	r2, r2, #1
 8002c96:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ca6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cb6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cb8:	f002 fb14 	bl	80052e4 <HAL_RCC_GetPCLK1Freq>
 8002cbc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	4a81      	ldr	r2, [pc, #516]	@ (8002ec8 <HAL_I2C_Init+0x274>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d807      	bhi.n	8002cd8 <HAL_I2C_Init+0x84>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	4a80      	ldr	r2, [pc, #512]	@ (8002ecc <HAL_I2C_Init+0x278>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	bf94      	ite	ls
 8002cd0:	2301      	movls	r3, #1
 8002cd2:	2300      	movhi	r3, #0
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	e006      	b.n	8002ce6 <HAL_I2C_Init+0x92>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	4a7d      	ldr	r2, [pc, #500]	@ (8002ed0 <HAL_I2C_Init+0x27c>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	bf94      	ite	ls
 8002ce0:	2301      	movls	r3, #1
 8002ce2:	2300      	movhi	r3, #0
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e0e7      	b.n	8002ebe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	4a78      	ldr	r2, [pc, #480]	@ (8002ed4 <HAL_I2C_Init+0x280>)
 8002cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8002cf6:	0c9b      	lsrs	r3, r3, #18
 8002cf8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	68ba      	ldr	r2, [r7, #8]
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ec8 <HAL_I2C_Init+0x274>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d802      	bhi.n	8002d28 <HAL_I2C_Init+0xd4>
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	3301      	adds	r3, #1
 8002d26:	e009      	b.n	8002d3c <HAL_I2C_Init+0xe8>
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d2e:	fb02 f303 	mul.w	r3, r2, r3
 8002d32:	4a69      	ldr	r2, [pc, #420]	@ (8002ed8 <HAL_I2C_Init+0x284>)
 8002d34:	fba2 2303 	umull	r2, r3, r2, r3
 8002d38:	099b      	lsrs	r3, r3, #6
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	687a      	ldr	r2, [r7, #4]
 8002d3e:	6812      	ldr	r2, [r2, #0]
 8002d40:	430b      	orrs	r3, r1
 8002d42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d4e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	495c      	ldr	r1, [pc, #368]	@ (8002ec8 <HAL_I2C_Init+0x274>)
 8002d58:	428b      	cmp	r3, r1
 8002d5a:	d819      	bhi.n	8002d90 <HAL_I2C_Init+0x13c>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	1e59      	subs	r1, r3, #1
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	005b      	lsls	r3, r3, #1
 8002d66:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d6a:	1c59      	adds	r1, r3, #1
 8002d6c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d70:	400b      	ands	r3, r1
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d00a      	beq.n	8002d8c <HAL_I2C_Init+0x138>
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	1e59      	subs	r1, r3, #1
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d84:	3301      	adds	r3, #1
 8002d86:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8a:	e051      	b.n	8002e30 <HAL_I2C_Init+0x1dc>
 8002d8c:	2304      	movs	r3, #4
 8002d8e:	e04f      	b.n	8002e30 <HAL_I2C_Init+0x1dc>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	689b      	ldr	r3, [r3, #8]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d111      	bne.n	8002dbc <HAL_I2C_Init+0x168>
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	1e58      	subs	r0, r3, #1
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6859      	ldr	r1, [r3, #4]
 8002da0:	460b      	mov	r3, r1
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	440b      	add	r3, r1
 8002da6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002daa:	3301      	adds	r3, #1
 8002dac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	bf0c      	ite	eq
 8002db4:	2301      	moveq	r3, #1
 8002db6:	2300      	movne	r3, #0
 8002db8:	b2db      	uxtb	r3, r3
 8002dba:	e012      	b.n	8002de2 <HAL_I2C_Init+0x18e>
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	1e58      	subs	r0, r3, #1
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6859      	ldr	r1, [r3, #4]
 8002dc4:	460b      	mov	r3, r1
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	0099      	lsls	r1, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	bf0c      	ite	eq
 8002ddc:	2301      	moveq	r3, #1
 8002dde:	2300      	movne	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <HAL_I2C_Init+0x196>
 8002de6:	2301      	movs	r3, #1
 8002de8:	e022      	b.n	8002e30 <HAL_I2C_Init+0x1dc>
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	689b      	ldr	r3, [r3, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d10e      	bne.n	8002e10 <HAL_I2C_Init+0x1bc>
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	1e58      	subs	r0, r3, #1
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6859      	ldr	r1, [r3, #4]
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	005b      	lsls	r3, r3, #1
 8002dfe:	440b      	add	r3, r1
 8002e00:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e04:	3301      	adds	r3, #1
 8002e06:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e0a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e0e:	e00f      	b.n	8002e30 <HAL_I2C_Init+0x1dc>
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	1e58      	subs	r0, r3, #1
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6859      	ldr	r1, [r3, #4]
 8002e18:	460b      	mov	r3, r1
 8002e1a:	009b      	lsls	r3, r3, #2
 8002e1c:	440b      	add	r3, r1
 8002e1e:	0099      	lsls	r1, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e26:	3301      	adds	r3, #1
 8002e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e30:	6879      	ldr	r1, [r7, #4]
 8002e32:	6809      	ldr	r1, [r1, #0]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	69da      	ldr	r2, [r3, #28]
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	6a1b      	ldr	r3, [r3, #32]
 8002e4a:	431a      	orrs	r2, r3
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	430a      	orrs	r2, r1
 8002e52:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e5e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e62:	687a      	ldr	r2, [r7, #4]
 8002e64:	6911      	ldr	r1, [r2, #16]
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	68d2      	ldr	r2, [r2, #12]
 8002e6a:	4311      	orrs	r1, r2
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	6812      	ldr	r2, [r2, #0]
 8002e70:	430b      	orrs	r3, r1
 8002e72:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	68db      	ldr	r3, [r3, #12]
 8002e7a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	695a      	ldr	r2, [r3, #20]
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	699b      	ldr	r3, [r3, #24]
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3710      	adds	r7, #16
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
 8002ec6:	bf00      	nop
 8002ec8:	000186a0 	.word	0x000186a0
 8002ecc:	001e847f 	.word	0x001e847f
 8002ed0:	003d08ff 	.word	0x003d08ff
 8002ed4:	431bde83 	.word	0x431bde83
 8002ed8:	10624dd3 	.word	0x10624dd3

08002edc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b088      	sub	sp, #32
 8002ee0:	af02      	add	r7, sp, #8
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	4608      	mov	r0, r1
 8002ee6:	4611      	mov	r1, r2
 8002ee8:	461a      	mov	r2, r3
 8002eea:	4603      	mov	r3, r0
 8002eec:	817b      	strh	r3, [r7, #10]
 8002eee:	460b      	mov	r3, r1
 8002ef0:	813b      	strh	r3, [r7, #8]
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ef6:	f7fe fe69 	bl	8001bcc <HAL_GetTick>
 8002efa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	f040 80d9 	bne.w	80030bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	2319      	movs	r3, #25
 8002f10:	2201      	movs	r2, #1
 8002f12:	496d      	ldr	r1, [pc, #436]	@ (80030c8 <HAL_I2C_Mem_Write+0x1ec>)
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f971 	bl	80031fc <I2C_WaitOnFlagUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f20:	2302      	movs	r3, #2
 8002f22:	e0cc      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f2a:	2b01      	cmp	r3, #1
 8002f2c:	d101      	bne.n	8002f32 <HAL_I2C_Mem_Write+0x56>
 8002f2e:	2302      	movs	r3, #2
 8002f30:	e0c5      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f003 0301 	and.w	r3, r3, #1
 8002f44:	2b01      	cmp	r3, #1
 8002f46:	d007      	beq.n	8002f58 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f042 0201 	orr.w	r2, r2, #1
 8002f56:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f66:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2221      	movs	r2, #33	@ 0x21
 8002f6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2240      	movs	r2, #64	@ 0x40
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	6a3a      	ldr	r2, [r7, #32]
 8002f82:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002f88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	4a4d      	ldr	r2, [pc, #308]	@ (80030cc <HAL_I2C_Mem_Write+0x1f0>)
 8002f98:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f9a:	88f8      	ldrh	r0, [r7, #6]
 8002f9c:	893a      	ldrh	r2, [r7, #8]
 8002f9e:	8979      	ldrh	r1, [r7, #10]
 8002fa0:	697b      	ldr	r3, [r7, #20]
 8002fa2:	9301      	str	r3, [sp, #4]
 8002fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	4603      	mov	r3, r0
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 f890 	bl	80030d0 <I2C_RequestMemoryWrite>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d052      	beq.n	800305c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e081      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fbe:	68f8      	ldr	r0, [r7, #12]
 8002fc0:	f000 f9f2 	bl	80033a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00d      	beq.n	8002fe6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d107      	bne.n	8002fe2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fe0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e06b      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fea:	781a      	ldrb	r2, [r3, #0]
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff6:	1c5a      	adds	r2, r3, #1
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003000:	3b01      	subs	r3, #1
 8003002:	b29a      	uxth	r2, r3
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800300c:	b29b      	uxth	r3, r3
 800300e:	3b01      	subs	r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b04      	cmp	r3, #4
 8003022:	d11b      	bne.n	800305c <HAL_I2C_Mem_Write+0x180>
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003028:	2b00      	cmp	r3, #0
 800302a:	d017      	beq.n	800305c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003030:	781a      	ldrb	r2, [r3, #0]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800303c:	1c5a      	adds	r2, r3, #1
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003046:	3b01      	subs	r3, #1
 8003048:	b29a      	uxth	r2, r3
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003052:	b29b      	uxth	r3, r3
 8003054:	3b01      	subs	r3, #1
 8003056:	b29a      	uxth	r2, r3
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003060:	2b00      	cmp	r3, #0
 8003062:	d1aa      	bne.n	8002fba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003064:	697a      	ldr	r2, [r7, #20]
 8003066:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 f9de 	bl	800342a <I2C_WaitOnBTFFlagUntilTimeout>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d00d      	beq.n	8003090 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003078:	2b04      	cmp	r3, #4
 800307a:	d107      	bne.n	800308c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800308a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800308c:	2301      	movs	r3, #1
 800308e:	e016      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800309e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2220      	movs	r2, #32
 80030a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	2200      	movs	r2, #0
 80030ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030b8:	2300      	movs	r3, #0
 80030ba:	e000      	b.n	80030be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80030bc:	2302      	movs	r3, #2
  }
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3718      	adds	r7, #24
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	00100002 	.word	0x00100002
 80030cc:	ffff0000 	.word	0xffff0000

080030d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b088      	sub	sp, #32
 80030d4:	af02      	add	r7, sp, #8
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	4608      	mov	r0, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	461a      	mov	r2, r3
 80030de:	4603      	mov	r3, r0
 80030e0:	817b      	strh	r3, [r7, #10]
 80030e2:	460b      	mov	r3, r1
 80030e4:	813b      	strh	r3, [r7, #8]
 80030e6:	4613      	mov	r3, r2
 80030e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fc:	9300      	str	r3, [sp, #0]
 80030fe:	6a3b      	ldr	r3, [r7, #32]
 8003100:	2200      	movs	r2, #0
 8003102:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f878 	bl	80031fc <I2C_WaitOnFlagUntilTimeout>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00d      	beq.n	800312e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800311c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003120:	d103      	bne.n	800312a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003128:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800312a:	2303      	movs	r3, #3
 800312c:	e05f      	b.n	80031ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800312e:	897b      	ldrh	r3, [r7, #10]
 8003130:	b2db      	uxtb	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800313c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800313e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003140:	6a3a      	ldr	r2, [r7, #32]
 8003142:	492d      	ldr	r1, [pc, #180]	@ (80031f8 <I2C_RequestMemoryWrite+0x128>)
 8003144:	68f8      	ldr	r0, [r7, #12]
 8003146:	f000 f8b0 	bl	80032aa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800314a:	4603      	mov	r3, r0
 800314c:	2b00      	cmp	r3, #0
 800314e:	d001      	beq.n	8003154 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003150:	2301      	movs	r3, #1
 8003152:	e04c      	b.n	80031ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003154:	2300      	movs	r3, #0
 8003156:	617b      	str	r3, [r7, #20]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	695b      	ldr	r3, [r3, #20]
 800315e:	617b      	str	r3, [r7, #20]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	699b      	ldr	r3, [r3, #24]
 8003166:	617b      	str	r3, [r7, #20]
 8003168:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800316a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800316c:	6a39      	ldr	r1, [r7, #32]
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f91a 	bl	80033a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d00d      	beq.n	8003196 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b04      	cmp	r3, #4
 8003180:	d107      	bne.n	8003192 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003190:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e02b      	b.n	80031ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003196:	88fb      	ldrh	r3, [r7, #6]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d105      	bne.n	80031a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800319c:	893b      	ldrh	r3, [r7, #8]
 800319e:	b2da      	uxtb	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	611a      	str	r2, [r3, #16]
 80031a6:	e021      	b.n	80031ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80031a8:	893b      	ldrh	r3, [r7, #8]
 80031aa:	0a1b      	lsrs	r3, r3, #8
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80031b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80031b8:	6a39      	ldr	r1, [r7, #32]
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 f8f4 	bl	80033a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d00d      	beq.n	80031e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d107      	bne.n	80031de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e005      	b.n	80031ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80031e2:	893b      	ldrh	r3, [r7, #8]
 80031e4:	b2da      	uxtb	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80031ec:	2300      	movs	r3, #0
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	00010002 	.word	0x00010002

080031fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	603b      	str	r3, [r7, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800320c:	e025      	b.n	800325a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003214:	d021      	beq.n	800325a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003216:	f7fe fcd9 	bl	8001bcc <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	429a      	cmp	r2, r3
 8003224:	d302      	bcc.n	800322c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d116      	bne.n	800325a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	2200      	movs	r2, #0
 8003230:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2220      	movs	r2, #32
 8003236:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f043 0220 	orr.w	r2, r3, #32
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e023      	b.n	80032a2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	0c1b      	lsrs	r3, r3, #16
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b01      	cmp	r3, #1
 8003262:	d10d      	bne.n	8003280 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	695b      	ldr	r3, [r3, #20]
 800326a:	43da      	mvns	r2, r3
 800326c:	68bb      	ldr	r3, [r7, #8]
 800326e:	4013      	ands	r3, r2
 8003270:	b29b      	uxth	r3, r3
 8003272:	2b00      	cmp	r3, #0
 8003274:	bf0c      	ite	eq
 8003276:	2301      	moveq	r3, #1
 8003278:	2300      	movne	r3, #0
 800327a:	b2db      	uxtb	r3, r3
 800327c:	461a      	mov	r2, r3
 800327e:	e00c      	b.n	800329a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	699b      	ldr	r3, [r3, #24]
 8003286:	43da      	mvns	r2, r3
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	4013      	ands	r3, r2
 800328c:	b29b      	uxth	r3, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	bf0c      	ite	eq
 8003292:	2301      	moveq	r3, #1
 8003294:	2300      	movne	r3, #0
 8003296:	b2db      	uxtb	r3, r3
 8003298:	461a      	mov	r2, r3
 800329a:	79fb      	ldrb	r3, [r7, #7]
 800329c:	429a      	cmp	r2, r3
 800329e:	d0b6      	beq.n	800320e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80032a0:	2300      	movs	r3, #0
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b084      	sub	sp, #16
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	60f8      	str	r0, [r7, #12]
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	607a      	str	r2, [r7, #4]
 80032b6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80032b8:	e051      	b.n	800335e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80032c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032c8:	d123      	bne.n	8003312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	681a      	ldr	r2, [r3, #0]
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032d8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80032e2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	2220      	movs	r2, #32
 80032ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	2200      	movs	r2, #0
 80032f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032fe:	f043 0204 	orr.w	r2, r3, #4
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e046      	b.n	80033a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003318:	d021      	beq.n	800335e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800331a:	f7fe fc57 	bl	8001bcc <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	687a      	ldr	r2, [r7, #4]
 8003326:	429a      	cmp	r2, r3
 8003328:	d302      	bcc.n	8003330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d116      	bne.n	800335e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	2200      	movs	r2, #0
 8003334:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2220      	movs	r2, #32
 800333a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	2200      	movs	r2, #0
 8003342:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800334a:	f043 0220 	orr.w	r2, r3, #32
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800335a:	2301      	movs	r3, #1
 800335c:	e020      	b.n	80033a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800335e:	68bb      	ldr	r3, [r7, #8]
 8003360:	0c1b      	lsrs	r3, r3, #16
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b01      	cmp	r3, #1
 8003366:	d10c      	bne.n	8003382 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	695b      	ldr	r3, [r3, #20]
 800336e:	43da      	mvns	r2, r3
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	4013      	ands	r3, r2
 8003374:	b29b      	uxth	r3, r3
 8003376:	2b00      	cmp	r3, #0
 8003378:	bf14      	ite	ne
 800337a:	2301      	movne	r3, #1
 800337c:	2300      	moveq	r3, #0
 800337e:	b2db      	uxtb	r3, r3
 8003380:	e00b      	b.n	800339a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	43da      	mvns	r2, r3
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	4013      	ands	r3, r2
 800338e:	b29b      	uxth	r3, r3
 8003390:	2b00      	cmp	r3, #0
 8003392:	bf14      	ite	ne
 8003394:	2301      	movne	r3, #1
 8003396:	2300      	moveq	r3, #0
 8003398:	b2db      	uxtb	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d18d      	bne.n	80032ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3710      	adds	r7, #16
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80033b4:	e02d      	b.n	8003412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 f878 	bl	80034ac <I2C_IsAcknowledgeFailed>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e02d      	b.n	8003422 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033c6:	68bb      	ldr	r3, [r7, #8]
 80033c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033cc:	d021      	beq.n	8003412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ce:	f7fe fbfd 	bl	8001bcc <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	68ba      	ldr	r2, [r7, #8]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d302      	bcc.n	80033e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80033de:	68bb      	ldr	r3, [r7, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d116      	bne.n	8003412 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	2220      	movs	r2, #32
 80033ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	2200      	movs	r2, #0
 80033f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fe:	f043 0220 	orr.w	r2, r3, #32
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e007      	b.n	8003422 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	695b      	ldr	r3, [r3, #20]
 8003418:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800341c:	2b80      	cmp	r3, #128	@ 0x80
 800341e:	d1ca      	bne.n	80033b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003420:	2300      	movs	r3, #0
}
 8003422:	4618      	mov	r0, r3
 8003424:	3710      	adds	r7, #16
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}

0800342a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800342a:	b580      	push	{r7, lr}
 800342c:	b084      	sub	sp, #16
 800342e:	af00      	add	r7, sp, #0
 8003430:	60f8      	str	r0, [r7, #12]
 8003432:	60b9      	str	r1, [r7, #8]
 8003434:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003436:	e02d      	b.n	8003494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003438:	68f8      	ldr	r0, [r7, #12]
 800343a:	f000 f837 	bl	80034ac <I2C_IsAcknowledgeFailed>
 800343e:	4603      	mov	r3, r0
 8003440:	2b00      	cmp	r3, #0
 8003442:	d001      	beq.n	8003448 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e02d      	b.n	80034a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800344e:	d021      	beq.n	8003494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003450:	f7fe fbbc 	bl	8001bcc <HAL_GetTick>
 8003454:	4602      	mov	r2, r0
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	1ad3      	subs	r3, r2, r3
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	429a      	cmp	r2, r3
 800345e:	d302      	bcc.n	8003466 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d116      	bne.n	8003494 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	2200      	movs	r2, #0
 800346a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	2220      	movs	r2, #32
 8003470:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2200      	movs	r2, #0
 8003478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003480:	f043 0220 	orr.w	r2, r3, #32
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	e007      	b.n	80034a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d1ca      	bne.n	8003438 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80034a2:	2300      	movs	r3, #0
}
 80034a4:	4618      	mov	r0, r3
 80034a6:	3710      	adds	r7, #16
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	695b      	ldr	r3, [r3, #20]
 80034ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034c2:	d11b      	bne.n	80034fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80034cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2220      	movs	r2, #32
 80034d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	2200      	movs	r2, #0
 80034e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	f043 0204 	orr.w	r2, r3, #4
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e000      	b.n	80034fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80034fc:	2300      	movs	r3, #0
}
 80034fe:	4618      	mov	r0, r3
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800350a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800350c:	b08f      	sub	sp, #60	@ 0x3c
 800350e:	af0a      	add	r7, sp, #40	@ 0x28
 8003510:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d101      	bne.n	800351c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e10f      	b.n	800373c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003528:	b2db      	uxtb	r3, r3
 800352a:	2b00      	cmp	r3, #0
 800352c:	d106      	bne.n	800353c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003536:	6878      	ldr	r0, [r7, #4]
 8003538:	f008 fa98 	bl	800ba6c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2203      	movs	r2, #3
 8003540:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800354c:	2b00      	cmp	r3, #0
 800354e:	d102      	bne.n	8003556 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	4618      	mov	r0, r3
 800355c:	f004 fb05 	bl	8007b6a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	603b      	str	r3, [r7, #0]
 8003566:	687e      	ldr	r6, [r7, #4]
 8003568:	466d      	mov	r5, sp
 800356a:	f106 0410 	add.w	r4, r6, #16
 800356e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003570:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003572:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003574:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003576:	e894 0003 	ldmia.w	r4, {r0, r1}
 800357a:	e885 0003 	stmia.w	r5, {r0, r1}
 800357e:	1d33      	adds	r3, r6, #4
 8003580:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003582:	6838      	ldr	r0, [r7, #0]
 8003584:	f004 f9dc 	bl	8007940 <USB_CoreInit>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2202      	movs	r2, #2
 8003592:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e0d0      	b.n	800373c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2100      	movs	r1, #0
 80035a0:	4618      	mov	r0, r3
 80035a2:	f004 faf3 	bl	8007b8c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035a6:	2300      	movs	r3, #0
 80035a8:	73fb      	strb	r3, [r7, #15]
 80035aa:	e04a      	b.n	8003642 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80035ac:	7bfa      	ldrb	r2, [r7, #15]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	333d      	adds	r3, #61	@ 0x3d
 80035bc:	2201      	movs	r2, #1
 80035be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80035c0:	7bfa      	ldrb	r2, [r7, #15]
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	4413      	add	r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	333c      	adds	r3, #60	@ 0x3c
 80035d0:	7bfa      	ldrb	r2, [r7, #15]
 80035d2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80035d4:	7bfa      	ldrb	r2, [r7, #15]
 80035d6:	7bfb      	ldrb	r3, [r7, #15]
 80035d8:	b298      	uxth	r0, r3
 80035da:	6879      	ldr	r1, [r7, #4]
 80035dc:	4613      	mov	r3, r2
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	4413      	add	r3, r2
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	440b      	add	r3, r1
 80035e6:	3344      	adds	r3, #68	@ 0x44
 80035e8:	4602      	mov	r2, r0
 80035ea:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80035ec:	7bfa      	ldrb	r2, [r7, #15]
 80035ee:	6879      	ldr	r1, [r7, #4]
 80035f0:	4613      	mov	r3, r2
 80035f2:	00db      	lsls	r3, r3, #3
 80035f4:	4413      	add	r3, r2
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	440b      	add	r3, r1
 80035fa:	3340      	adds	r3, #64	@ 0x40
 80035fc:	2200      	movs	r2, #0
 80035fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003600:	7bfa      	ldrb	r2, [r7, #15]
 8003602:	6879      	ldr	r1, [r7, #4]
 8003604:	4613      	mov	r3, r2
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	4413      	add	r3, r2
 800360a:	009b      	lsls	r3, r3, #2
 800360c:	440b      	add	r3, r1
 800360e:	3348      	adds	r3, #72	@ 0x48
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003614:	7bfa      	ldrb	r2, [r7, #15]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	334c      	adds	r3, #76	@ 0x4c
 8003624:	2200      	movs	r2, #0
 8003626:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003628:	7bfa      	ldrb	r2, [r7, #15]
 800362a:	6879      	ldr	r1, [r7, #4]
 800362c:	4613      	mov	r3, r2
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	4413      	add	r3, r2
 8003632:	009b      	lsls	r3, r3, #2
 8003634:	440b      	add	r3, r1
 8003636:	3354      	adds	r3, #84	@ 0x54
 8003638:	2200      	movs	r2, #0
 800363a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800363c:	7bfb      	ldrb	r3, [r7, #15]
 800363e:	3301      	adds	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
 8003642:	7bfa      	ldrb	r2, [r7, #15]
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	429a      	cmp	r2, r3
 800364a:	d3af      	bcc.n	80035ac <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800364c:	2300      	movs	r3, #0
 800364e:	73fb      	strb	r3, [r7, #15]
 8003650:	e044      	b.n	80036dc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003652:	7bfa      	ldrb	r2, [r7, #15]
 8003654:	6879      	ldr	r1, [r7, #4]
 8003656:	4613      	mov	r3, r2
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	4413      	add	r3, r2
 800365c:	009b      	lsls	r3, r3, #2
 800365e:	440b      	add	r3, r1
 8003660:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003664:	2200      	movs	r2, #0
 8003666:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003668:	7bfa      	ldrb	r2, [r7, #15]
 800366a:	6879      	ldr	r1, [r7, #4]
 800366c:	4613      	mov	r3, r2
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4413      	add	r3, r2
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	440b      	add	r3, r1
 8003676:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 800367a:	7bfa      	ldrb	r2, [r7, #15]
 800367c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800367e:	7bfa      	ldrb	r2, [r7, #15]
 8003680:	6879      	ldr	r1, [r7, #4]
 8003682:	4613      	mov	r3, r2
 8003684:	00db      	lsls	r3, r3, #3
 8003686:	4413      	add	r3, r2
 8003688:	009b      	lsls	r3, r3, #2
 800368a:	440b      	add	r3, r1
 800368c:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003690:	2200      	movs	r2, #0
 8003692:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003694:	7bfa      	ldrb	r2, [r7, #15]
 8003696:	6879      	ldr	r1, [r7, #4]
 8003698:	4613      	mov	r3, r2
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	4413      	add	r3, r2
 800369e:	009b      	lsls	r3, r3, #2
 80036a0:	440b      	add	r3, r1
 80036a2:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 80036a6:	2200      	movs	r2, #0
 80036a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80036aa:	7bfa      	ldrb	r2, [r7, #15]
 80036ac:	6879      	ldr	r1, [r7, #4]
 80036ae:	4613      	mov	r3, r2
 80036b0:	00db      	lsls	r3, r3, #3
 80036b2:	4413      	add	r3, r2
 80036b4:	009b      	lsls	r3, r3, #2
 80036b6:	440b      	add	r3, r1
 80036b8:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 80036bc:	2200      	movs	r2, #0
 80036be:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80036c0:	7bfa      	ldrb	r2, [r7, #15]
 80036c2:	6879      	ldr	r1, [r7, #4]
 80036c4:	4613      	mov	r3, r2
 80036c6:	00db      	lsls	r3, r3, #3
 80036c8:	4413      	add	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	440b      	add	r3, r1
 80036ce:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036d6:	7bfb      	ldrb	r3, [r7, #15]
 80036d8:	3301      	adds	r3, #1
 80036da:	73fb      	strb	r3, [r7, #15]
 80036dc:	7bfa      	ldrb	r2, [r7, #15]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d3b5      	bcc.n	8003652 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	603b      	str	r3, [r7, #0]
 80036ec:	687e      	ldr	r6, [r7, #4]
 80036ee:	466d      	mov	r5, sp
 80036f0:	f106 0410 	add.w	r4, r6, #16
 80036f4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036f8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80036fa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80036fc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003700:	e885 0003 	stmia.w	r5, {r0, r1}
 8003704:	1d33      	adds	r3, r6, #4
 8003706:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003708:	6838      	ldr	r0, [r7, #0]
 800370a:	f004 fa8b 	bl	8007c24 <USB_DevInit>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d005      	beq.n	8003720 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2202      	movs	r2, #2
 8003718:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 800371c:	2301      	movs	r3, #1
 800371e:	e00d      	b.n	800373c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4618      	mov	r0, r3
 8003736:	f005 fbda 	bl	8008eee <USB_DevDisconnect>

  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3714      	adds	r7, #20
 8003740:	46bd      	mov	sp, r7
 8003742:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003744 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003758:	2b01      	cmp	r3, #1
 800375a:	d101      	bne.n	8003760 <HAL_PCD_Start+0x1c>
 800375c:	2302      	movs	r3, #2
 800375e:	e020      	b.n	80037a2 <HAL_PCD_Start+0x5e>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376c:	2b01      	cmp	r3, #1
 800376e:	d109      	bne.n	8003784 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003774:	2b01      	cmp	r3, #1
 8003776:	d005      	beq.n	8003784 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800377c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f004 f9dd 	bl	8007b48 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4618      	mov	r0, r3
 8003794:	f005 fb8a 	bl	8008eac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80037a0:	2300      	movs	r3, #0
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3710      	adds	r7, #16
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}

080037aa <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80037aa:	b590      	push	{r4, r7, lr}
 80037ac:	b08d      	sub	sp, #52	@ 0x34
 80037ae:	af00      	add	r7, sp, #0
 80037b0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4618      	mov	r0, r3
 80037c2:	f005 fc48 	bl	8009056 <USB_GetMode>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	f040 848a 	bne.w	80040e2 <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f005 fbac 	bl	8008f30 <USB_ReadInterrupts>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f000 8480 	beq.w	80040e0 <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80037e0:	69fb      	ldr	r3, [r7, #28]
 80037e2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	0a1b      	lsrs	r3, r3, #8
 80037ea:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f005 fb99 	bl	8008f30 <USB_ReadInterrupts>
 80037fe:	4603      	mov	r3, r0
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b02      	cmp	r3, #2
 8003806:	d107      	bne.n	8003818 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695a      	ldr	r2, [r3, #20]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f002 0202 	and.w	r2, r2, #2
 8003816:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f005 fb87 	bl	8008f30 <USB_ReadInterrupts>
 8003822:	4603      	mov	r3, r0
 8003824:	f003 0310 	and.w	r3, r3, #16
 8003828:	2b10      	cmp	r3, #16
 800382a:	d161      	bne.n	80038f0 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	699a      	ldr	r2, [r3, #24]
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f022 0210 	bic.w	r2, r2, #16
 800383a:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	6a1b      	ldr	r3, [r3, #32]
 8003840:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003842:	69bb      	ldr	r3, [r7, #24]
 8003844:	f003 020f 	and.w	r2, r3, #15
 8003848:	4613      	mov	r3, r2
 800384a:	00db      	lsls	r3, r3, #3
 800384c:	4413      	add	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003854:	687a      	ldr	r2, [r7, #4]
 8003856:	4413      	add	r3, r2
 8003858:	3304      	adds	r3, #4
 800385a:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800385c:	69bb      	ldr	r3, [r7, #24]
 800385e:	0c5b      	lsrs	r3, r3, #17
 8003860:	f003 030f 	and.w	r3, r3, #15
 8003864:	2b02      	cmp	r3, #2
 8003866:	d124      	bne.n	80038b2 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800386e:	4013      	ands	r3, r2
 8003870:	2b00      	cmp	r3, #0
 8003872:	d035      	beq.n	80038e0 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	091b      	lsrs	r3, r3, #4
 800387c:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800387e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003882:	b29b      	uxth	r3, r3
 8003884:	461a      	mov	r2, r3
 8003886:	6a38      	ldr	r0, [r7, #32]
 8003888:	f005 f9be 	bl	8008c08 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800388c:	697b      	ldr	r3, [r7, #20]
 800388e:	691a      	ldr	r2, [r3, #16]
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	091b      	lsrs	r3, r3, #4
 8003894:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003898:	441a      	add	r2, r3
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	6a1a      	ldr	r2, [r3, #32]
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	091b      	lsrs	r3, r3, #4
 80038a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038aa:	441a      	add	r2, r3
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	621a      	str	r2, [r3, #32]
 80038b0:	e016      	b.n	80038e0 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	0c5b      	lsrs	r3, r3, #17
 80038b6:	f003 030f 	and.w	r3, r3, #15
 80038ba:	2b06      	cmp	r3, #6
 80038bc:	d110      	bne.n	80038e0 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80038c4:	2208      	movs	r2, #8
 80038c6:	4619      	mov	r1, r3
 80038c8:	6a38      	ldr	r0, [r7, #32]
 80038ca:	f005 f99d 	bl	8008c08 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	6a1a      	ldr	r2, [r3, #32]
 80038d2:	69bb      	ldr	r3, [r7, #24]
 80038d4:	091b      	lsrs	r3, r3, #4
 80038d6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038da:	441a      	add	r2, r3
 80038dc:	697b      	ldr	r3, [r7, #20]
 80038de:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	699a      	ldr	r2, [r3, #24]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f042 0210 	orr.w	r2, r2, #16
 80038ee:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f005 fb1b 	bl	8008f30 <USB_ReadInterrupts>
 80038fa:	4603      	mov	r3, r0
 80038fc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003900:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003904:	f040 80a7 	bne.w	8003a56 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003908:	2300      	movs	r3, #0
 800390a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4618      	mov	r0, r3
 8003912:	f005 fb20 	bl	8008f56 <USB_ReadDevAllOutEpInterrupt>
 8003916:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003918:	e099      	b.n	8003a4e <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800391a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391c:	f003 0301 	and.w	r3, r3, #1
 8003920:	2b00      	cmp	r3, #0
 8003922:	f000 808e 	beq.w	8003a42 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	4611      	mov	r1, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f005 fb44 	bl	8008fbe <USB_ReadDevOutEPInterrupt>
 8003936:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	f003 0301 	and.w	r3, r3, #1
 800393e:	2b00      	cmp	r3, #0
 8003940:	d00c      	beq.n	800395c <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003944:	015a      	lsls	r2, r3, #5
 8003946:	69fb      	ldr	r3, [r7, #28]
 8003948:	4413      	add	r3, r2
 800394a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800394e:	461a      	mov	r2, r3
 8003950:	2301      	movs	r3, #1
 8003952:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003954:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f000 fec2 	bl	80046e0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00c      	beq.n	8003980 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003968:	015a      	lsls	r2, r3, #5
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	4413      	add	r3, r2
 800396e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003972:	461a      	mov	r2, r3
 8003974:	2308      	movs	r3, #8
 8003976:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003978:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800397a:	6878      	ldr	r0, [r7, #4]
 800397c:	f000 ff98 	bl	80048b0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	f003 0310 	and.w	r3, r3, #16
 8003986:	2b00      	cmp	r3, #0
 8003988:	d008      	beq.n	800399c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800398a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398c:	015a      	lsls	r2, r3, #5
 800398e:	69fb      	ldr	r3, [r7, #28]
 8003990:	4413      	add	r3, r2
 8003992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003996:	461a      	mov	r2, r3
 8003998:	2310      	movs	r3, #16
 800399a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	f003 0302 	and.w	r3, r3, #2
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d030      	beq.n	8003a08 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80039a6:	6a3b      	ldr	r3, [r7, #32]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ae:	2b80      	cmp	r3, #128	@ 0x80
 80039b0:	d109      	bne.n	80039c6 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	69fa      	ldr	r2, [r7, #28]
 80039bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039c0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80039c4:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80039c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039c8:	4613      	mov	r3, r2
 80039ca:	00db      	lsls	r3, r3, #3
 80039cc:	4413      	add	r3, r2
 80039ce:	009b      	lsls	r3, r3, #2
 80039d0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	4413      	add	r3, r2
 80039d8:	3304      	adds	r3, #4
 80039da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	78db      	ldrb	r3, [r3, #3]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d108      	bne.n	80039f6 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	2200      	movs	r2, #0
 80039e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	4619      	mov	r1, r3
 80039f0:	6878      	ldr	r0, [r7, #4]
 80039f2:	f008 f937 	bl	800bc64 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	015a      	lsls	r2, r3, #5
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	4413      	add	r3, r2
 80039fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a02:	461a      	mov	r2, r3
 8003a04:	2302      	movs	r3, #2
 8003a06:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	f003 0320 	and.w	r3, r3, #32
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d008      	beq.n	8003a24 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a14:	015a      	lsls	r2, r3, #5
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	4413      	add	r3, r2
 8003a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a1e:	461a      	mov	r2, r3
 8003a20:	2320      	movs	r3, #32
 8003a22:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003a24:	693b      	ldr	r3, [r7, #16]
 8003a26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d009      	beq.n	8003a42 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	015a      	lsls	r2, r3, #5
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003a40:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a44:	3301      	adds	r3, #1
 8003a46:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a4a:	085b      	lsrs	r3, r3, #1
 8003a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	f47f af62 	bne.w	800391a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f005 fa68 	bl	8008f30 <USB_ReadInterrupts>
 8003a60:	4603      	mov	r3, r0
 8003a62:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a6a:	f040 80db 	bne.w	8003c24 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	4618      	mov	r0, r3
 8003a74:	f005 fa89 	bl	8008f8a <USB_ReadDevAllInEpInterrupt>
 8003a78:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003a7e:	e0cd      	b.n	8003c1c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	f000 80c2 	beq.w	8003c10 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a92:	b2d2      	uxtb	r2, r2
 8003a94:	4611      	mov	r1, r2
 8003a96:	4618      	mov	r0, r3
 8003a98:	f005 faaf 	bl	8008ffa <USB_ReadDevInEPInterrupt>
 8003a9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	f003 0301 	and.w	r3, r3, #1
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d057      	beq.n	8003b58 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	2201      	movs	r2, #1
 8003ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ab4:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003ab6:	69fb      	ldr	r3, [r7, #28]
 8003ab8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003abc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69f9      	ldr	r1, [r7, #28]
 8003ac4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003ac8:	4013      	ands	r3, r2
 8003aca:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	015a      	lsls	r2, r3, #5
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ad8:	461a      	mov	r2, r3
 8003ada:	2301      	movs	r3, #1
 8003adc:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	691b      	ldr	r3, [r3, #16]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d132      	bne.n	8003b4c <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003ae6:	6879      	ldr	r1, [r7, #4]
 8003ae8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aea:	4613      	mov	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	4413      	add	r3, r2
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	440b      	add	r3, r1
 8003af4:	334c      	adds	r3, #76	@ 0x4c
 8003af6:	6819      	ldr	r1, [r3, #0]
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003afc:	4613      	mov	r3, r2
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4413      	add	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4403      	add	r3, r0
 8003b06:	3348      	adds	r3, #72	@ 0x48
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4419      	add	r1, r3
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b10:	4613      	mov	r3, r2
 8003b12:	00db      	lsls	r3, r3, #3
 8003b14:	4413      	add	r3, r2
 8003b16:	009b      	lsls	r3, r3, #2
 8003b18:	4403      	add	r3, r0
 8003b1a:	334c      	adds	r3, #76	@ 0x4c
 8003b1c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d113      	bne.n	8003b4c <HAL_PCD_IRQHandler+0x3a2>
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b28:	4613      	mov	r3, r2
 8003b2a:	00db      	lsls	r3, r3, #3
 8003b2c:	4413      	add	r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	3354      	adds	r3, #84	@ 0x54
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d108      	bne.n	8003b4c <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6818      	ldr	r0, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8003b44:	461a      	mov	r2, r3
 8003b46:	2101      	movs	r1, #1
 8003b48:	f005 fab6 	bl	80090b8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	4619      	mov	r1, r3
 8003b52:	6878      	ldr	r0, [r7, #4]
 8003b54:	f008 f80b 	bl	800bb6e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d008      	beq.n	8003b74 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003b62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b64:	015a      	lsls	r2, r3, #5
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	4413      	add	r3, r2
 8003b6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b6e:	461a      	mov	r2, r3
 8003b70:	2308      	movs	r3, #8
 8003b72:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d008      	beq.n	8003b90 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	015a      	lsls	r2, r3, #5
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	4413      	add	r3, r2
 8003b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	2310      	movs	r3, #16
 8003b8e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d008      	beq.n	8003bac <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9c:	015a      	lsls	r2, r3, #5
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	2340      	movs	r3, #64	@ 0x40
 8003baa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d023      	beq.n	8003bfe <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003bb6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003bb8:	6a38      	ldr	r0, [r7, #32]
 8003bba:	f004 f997 	bl	8007eec <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8003bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bc0:	4613      	mov	r3, r2
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	4413      	add	r3, r2
 8003bc6:	009b      	lsls	r3, r3, #2
 8003bc8:	3338      	adds	r3, #56	@ 0x38
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	4413      	add	r3, r2
 8003bce:	3304      	adds	r3, #4
 8003bd0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	78db      	ldrb	r3, [r3, #3]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d108      	bne.n	8003bec <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	4619      	mov	r1, r3
 8003be6:	6878      	ldr	r0, [r7, #4]
 8003be8:	f008 f84e 	bl	800bc88 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bee:	015a      	lsls	r2, r3, #5
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	4413      	add	r3, r2
 8003bf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003bf8:	461a      	mov	r2, r3
 8003bfa:	2302      	movs	r3, #2
 8003bfc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d003      	beq.n	8003c10 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003c08:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 fcdb 	bl	80045c6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8003c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c12:	3301      	adds	r3, #1
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	f47f af2e 	bne.w	8003a80 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f005 f981 	bl	8008f30 <USB_ReadInterrupts>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c38:	d122      	bne.n	8003c80 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003c3a:	69fb      	ldr	r3, [r7, #28]
 8003c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	69fa      	ldr	r2, [r7, #28]
 8003c44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003c48:	f023 0301 	bic.w	r3, r3, #1
 8003c4c:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d108      	bne.n	8003c6a <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003c60:	2100      	movs	r1, #0
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fec2 	bl	80049ec <HAL_PCDEx_LPM_Callback>
 8003c68:	e002      	b.n	8003c70 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f007 ffec 	bl	800bc48 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	695a      	ldr	r2, [r3, #20]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8003c7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f005 f953 	bl	8008f30 <USB_ReadInterrupts>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c94:	d112      	bne.n	8003cbc <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003c96:	69fb      	ldr	r3, [r7, #28]
 8003c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 0301 	and.w	r3, r3, #1
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d102      	bne.n	8003cac <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f007 ffa8 	bl	800bbfc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695a      	ldr	r2, [r3, #20]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003cba:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f005 f935 	bl	8008f30 <USB_ReadInterrupts>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ccc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cd0:	f040 80b7 	bne.w	8003e42 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	2110      	movs	r1, #16
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f004 f8fc 	bl	8007eec <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cf8:	e046      	b.n	8003d88 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfc:	015a      	lsls	r2, r3, #5
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	4413      	add	r3, r2
 8003d02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d06:	461a      	mov	r2, r3
 8003d08:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d0c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d10:	015a      	lsls	r2, r3, #5
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	4413      	add	r3, r2
 8003d16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d1e:	0151      	lsls	r1, r2, #5
 8003d20:	69fa      	ldr	r2, [r7, #28]
 8003d22:	440a      	add	r2, r1
 8003d24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8003d28:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d2c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003d2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d30:	015a      	lsls	r2, r3, #5
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	4413      	add	r3, r2
 8003d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d3a:	461a      	mov	r2, r3
 8003d3c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003d40:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003d42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d44:	015a      	lsls	r2, r3, #5
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	4413      	add	r3, r2
 8003d4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d52:	0151      	lsls	r1, r2, #5
 8003d54:	69fa      	ldr	r2, [r7, #28]
 8003d56:	440a      	add	r2, r1
 8003d58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d5c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003d60:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d64:	015a      	lsls	r2, r3, #5
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	4413      	add	r3, r2
 8003d6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d72:	0151      	lsls	r1, r2, #5
 8003d74:	69fa      	ldr	r2, [r7, #28]
 8003d76:	440a      	add	r2, r1
 8003d78:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003d7c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8003d80:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d84:	3301      	adds	r3, #1
 8003d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	685b      	ldr	r3, [r3, #4]
 8003d8c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d3b3      	bcc.n	8003cfa <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003d92:	69fb      	ldr	r3, [r7, #28]
 8003d94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	69fa      	ldr	r2, [r7, #28]
 8003d9c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003da0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003da4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d016      	beq.n	8003ddc <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003db8:	69fa      	ldr	r2, [r7, #28]
 8003dba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dbe:	f043 030b 	orr.w	r3, r3, #11
 8003dc2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dce:	69fa      	ldr	r2, [r7, #28]
 8003dd0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dd4:	f043 030b 	orr.w	r3, r3, #11
 8003dd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dda:	e015      	b.n	8003e08 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003de2:	695b      	ldr	r3, [r3, #20]
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003dea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003dee:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003df2:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003dfa:	691b      	ldr	r3, [r3, #16]
 8003dfc:	69fa      	ldr	r2, [r7, #28]
 8003dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e02:	f043 030b 	orr.w	r3, r3, #11
 8003e06:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	69fa      	ldr	r2, [r7, #28]
 8003e12:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e16:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8003e1a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6818      	ldr	r0, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	691b      	ldr	r3, [r3, #16]
 8003e24:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	f005 f943 	bl	80090b8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695a      	ldr	r2, [r3, #20]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8003e40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4618      	mov	r0, r3
 8003e48:	f005 f872 	bl	8008f30 <USB_ReadInterrupts>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003e52:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e56:	d124      	bne.n	8003ea2 <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f005 f908 	bl	8009072 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4618      	mov	r0, r3
 8003e68:	f004 f8bd 	bl	8007fe6 <USB_GetDevSpeed>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	461a      	mov	r2, r3
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681c      	ldr	r4, [r3, #0]
 8003e78:	f001 fa28 	bl	80052cc <HAL_RCC_GetHCLKFreq>
 8003e7c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	461a      	mov	r2, r3
 8003e86:	4620      	mov	r0, r4
 8003e88:	f003 fdbc 	bl	8007a04 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003e8c:	6878      	ldr	r0, [r7, #4]
 8003e8e:	f007 fe96 	bl	800bbbe <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	695a      	ldr	r2, [r3, #20]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8003ea0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f005 f842 	bl	8008f30 <USB_ReadInterrupts>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b08      	cmp	r3, #8
 8003eb4:	d10a      	bne.n	8003ecc <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f007 fe73 	bl	800bba2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	695a      	ldr	r2, [r3, #20]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f002 0208 	and.w	r2, r2, #8
 8003eca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	f005 f82d 	bl	8008f30 <USB_ReadInterrupts>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003edc:	2b80      	cmp	r3, #128	@ 0x80
 8003ede:	d122      	bne.n	8003f26 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003ee0:	6a3b      	ldr	r3, [r7, #32]
 8003ee2:	699b      	ldr	r3, [r3, #24]
 8003ee4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003eec:	2301      	movs	r3, #1
 8003eee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ef0:	e014      	b.n	8003f1c <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	00db      	lsls	r3, r3, #3
 8003efa:	4413      	add	r3, r2
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	440b      	add	r3, r1
 8003f00:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8003f04:	781b      	ldrb	r3, [r3, #0]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d105      	bne.n	8003f16 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	4619      	mov	r1, r3
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 fb27 	bl	8004564 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f18:	3301      	adds	r3, #1
 8003f1a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	685b      	ldr	r3, [r3, #4]
 8003f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d3e5      	bcc.n	8003ef2 <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	f005 f800 	bl	8008f30 <USB_ReadInterrupts>
 8003f30:	4603      	mov	r3, r0
 8003f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f3a:	d13b      	bne.n	8003fb4 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f40:	e02b      	b.n	8003f9a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f44:	015a      	lsls	r2, r3, #5
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	4413      	add	r3, r2
 8003f4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f56:	4613      	mov	r3, r2
 8003f58:	00db      	lsls	r3, r3, #3
 8003f5a:	4413      	add	r3, r2
 8003f5c:	009b      	lsls	r3, r3, #2
 8003f5e:	440b      	add	r3, r1
 8003f60:	3340      	adds	r3, #64	@ 0x40
 8003f62:	781b      	ldrb	r3, [r3, #0]
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d115      	bne.n	8003f94 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003f68:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	da12      	bge.n	8003f94 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003f6e:	6879      	ldr	r1, [r7, #4]
 8003f70:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f72:	4613      	mov	r3, r2
 8003f74:	00db      	lsls	r3, r3, #3
 8003f76:	4413      	add	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	440b      	add	r3, r1
 8003f7c:	333f      	adds	r3, #63	@ 0x3f
 8003f7e:	2201      	movs	r2, #1
 8003f80:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	4619      	mov	r1, r3
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fae8 	bl	8004564 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f96:	3301      	adds	r3, #1
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d3ce      	bcc.n	8003f42 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	695a      	ldr	r2, [r3, #20]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003fb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f004 ffb9 	bl	8008f30 <USB_ReadInterrupts>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fc4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003fc8:	d155      	bne.n	8004076 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003fca:	2301      	movs	r3, #1
 8003fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fce:	e045      	b.n	800405c <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd2:	015a      	lsls	r2, r3, #5
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fe4:	4613      	mov	r3, r2
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	4413      	add	r3, r2
 8003fea:	009b      	lsls	r3, r3, #2
 8003fec:	440b      	add	r3, r1
 8003fee:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	2b01      	cmp	r3, #1
 8003ff6:	d12e      	bne.n	8004056 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003ff8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	da2b      	bge.n	8004056 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 800400a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800400e:	429a      	cmp	r2, r3
 8004010:	d121      	bne.n	8004056 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004016:	4613      	mov	r3, r2
 8004018:	00db      	lsls	r3, r3, #3
 800401a:	4413      	add	r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004024:	2201      	movs	r2, #1
 8004026:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004028:	6a3b      	ldr	r3, [r7, #32]
 800402a:	699b      	ldr	r3, [r3, #24]
 800402c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004030:	6a3b      	ldr	r3, [r7, #32]
 8004032:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	695b      	ldr	r3, [r3, #20]
 8004038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10a      	bne.n	8004056 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	69fa      	ldr	r2, [r7, #28]
 800404a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800404e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004052:	6053      	str	r3, [r2, #4]
            break;
 8004054:	e007      	b.n	8004066 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	3301      	adds	r3, #1
 800405a:	627b      	str	r3, [r7, #36]	@ 0x24
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004062:	429a      	cmp	r2, r3
 8004064:	d3b4      	bcc.n	8003fd0 <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	695a      	ldr	r2, [r3, #20]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8004074:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4618      	mov	r0, r3
 800407c:	f004 ff58 	bl	8008f30 <USB_ReadInterrupts>
 8004080:	4603      	mov	r3, r0
 8004082:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004086:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800408a:	d10a      	bne.n	80040a2 <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800408c:	6878      	ldr	r0, [r7, #4]
 800408e:	f007 fe0d 	bl	800bcac <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	695a      	ldr	r2, [r3, #20]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80040a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f004 ff42 	bl	8008f30 <USB_ReadInterrupts>
 80040ac:	4603      	mov	r3, r0
 80040ae:	f003 0304 	and.w	r3, r3, #4
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d115      	bne.n	80040e2 <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	f003 0304 	and.w	r3, r3, #4
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d002      	beq.n	80040ce <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f007 fdfd 	bl	800bcc8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	6859      	ldr	r1, [r3, #4]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	69ba      	ldr	r2, [r7, #24]
 80040da:	430a      	orrs	r2, r1
 80040dc:	605a      	str	r2, [r3, #4]
 80040de:	e000      	b.n	80040e2 <HAL_PCD_IRQHandler+0x938>
      return;
 80040e0:	bf00      	nop
    }
  }
}
 80040e2:	3734      	adds	r7, #52	@ 0x34
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bd90      	pop	{r4, r7, pc}

080040e8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b082      	sub	sp, #8
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
 80040f0:	460b      	mov	r3, r1
 80040f2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_PCD_SetAddress+0x1a>
 80040fe:	2302      	movs	r3, #2
 8004100:	e013      	b.n	800412a <HAL_PCD_SetAddress+0x42>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	78fa      	ldrb	r2, [r7, #3]
 800410e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	78fa      	ldrb	r2, [r7, #3]
 8004118:	4611      	mov	r1, r2
 800411a:	4618      	mov	r0, r3
 800411c:	f004 fea0 	bl	8008e60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2200      	movs	r2, #0
 8004124:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004128:	2300      	movs	r3, #0
}
 800412a:	4618      	mov	r0, r3
 800412c:	3708      	adds	r7, #8
 800412e:	46bd      	mov	sp, r7
 8004130:	bd80      	pop	{r7, pc}

08004132 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004132:	b580      	push	{r7, lr}
 8004134:	b084      	sub	sp, #16
 8004136:	af00      	add	r7, sp, #0
 8004138:	6078      	str	r0, [r7, #4]
 800413a:	4608      	mov	r0, r1
 800413c:	4611      	mov	r1, r2
 800413e:	461a      	mov	r2, r3
 8004140:	4603      	mov	r3, r0
 8004142:	70fb      	strb	r3, [r7, #3]
 8004144:	460b      	mov	r3, r1
 8004146:	803b      	strh	r3, [r7, #0]
 8004148:	4613      	mov	r3, r2
 800414a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800414c:	2300      	movs	r3, #0
 800414e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004150:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004154:	2b00      	cmp	r3, #0
 8004156:	da0f      	bge.n	8004178 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004158:	78fb      	ldrb	r3, [r7, #3]
 800415a:	f003 020f 	and.w	r2, r3, #15
 800415e:	4613      	mov	r3, r2
 8004160:	00db      	lsls	r3, r3, #3
 8004162:	4413      	add	r3, r2
 8004164:	009b      	lsls	r3, r3, #2
 8004166:	3338      	adds	r3, #56	@ 0x38
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	4413      	add	r3, r2
 800416c:	3304      	adds	r3, #4
 800416e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2201      	movs	r2, #1
 8004174:	705a      	strb	r2, [r3, #1]
 8004176:	e00f      	b.n	8004198 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	f003 020f 	and.w	r2, r3, #15
 800417e:	4613      	mov	r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	4413      	add	r3, r2
 8004184:	009b      	lsls	r3, r3, #2
 8004186:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	4413      	add	r3, r2
 800418e:	3304      	adds	r3, #4
 8004190:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	f003 030f 	and.w	r3, r3, #15
 800419e:	b2da      	uxtb	r2, r3
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80041a4:	883a      	ldrh	r2, [r7, #0]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	78ba      	ldrb	r2, [r7, #2]
 80041ae:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	785b      	ldrb	r3, [r3, #1]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d004      	beq.n	80041c2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	461a      	mov	r2, r3
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80041c2:	78bb      	ldrb	r3, [r7, #2]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d102      	bne.n	80041ce <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	2200      	movs	r2, #0
 80041cc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_PCD_EP_Open+0xaa>
 80041d8:	2302      	movs	r3, #2
 80041da:	e00e      	b.n	80041fa <HAL_PCD_EP_Open+0xc8>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	68f9      	ldr	r1, [r7, #12]
 80041ea:	4618      	mov	r0, r3
 80041ec:	f003 ff20 	bl	8008030 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 80041f8:	7afb      	ldrb	r3, [r7, #11]
}
 80041fa:	4618      	mov	r0, r3
 80041fc:	3710      	adds	r7, #16
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}

08004202 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b084      	sub	sp, #16
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
 800420a:	460b      	mov	r3, r1
 800420c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800420e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004212:	2b00      	cmp	r3, #0
 8004214:	da0f      	bge.n	8004236 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004216:	78fb      	ldrb	r3, [r7, #3]
 8004218:	f003 020f 	and.w	r2, r3, #15
 800421c:	4613      	mov	r3, r2
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	4413      	add	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	3338      	adds	r3, #56	@ 0x38
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	4413      	add	r3, r2
 800422a:	3304      	adds	r3, #4
 800422c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2201      	movs	r2, #1
 8004232:	705a      	strb	r2, [r3, #1]
 8004234:	e00f      	b.n	8004256 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004236:	78fb      	ldrb	r3, [r7, #3]
 8004238:	f003 020f 	and.w	r2, r3, #15
 800423c:	4613      	mov	r3, r2
 800423e:	00db      	lsls	r3, r3, #3
 8004240:	4413      	add	r3, r2
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	4413      	add	r3, r2
 800424c:	3304      	adds	r3, #4
 800424e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004256:	78fb      	ldrb	r3, [r7, #3]
 8004258:	f003 030f 	and.w	r3, r3, #15
 800425c:	b2da      	uxtb	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004268:	2b01      	cmp	r3, #1
 800426a:	d101      	bne.n	8004270 <HAL_PCD_EP_Close+0x6e>
 800426c:	2302      	movs	r3, #2
 800426e:	e00e      	b.n	800428e <HAL_PCD_EP_Close+0x8c>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2201      	movs	r2, #1
 8004274:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68f9      	ldr	r1, [r7, #12]
 800427e:	4618      	mov	r0, r3
 8004280:	f003 ff5e 	bl	8008140 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 800428c:	2300      	movs	r3, #0
}
 800428e:	4618      	mov	r0, r3
 8004290:	3710      	adds	r7, #16
 8004292:	46bd      	mov	sp, r7
 8004294:	bd80      	pop	{r7, pc}

08004296 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004296:	b580      	push	{r7, lr}
 8004298:	b086      	sub	sp, #24
 800429a:	af00      	add	r7, sp, #0
 800429c:	60f8      	str	r0, [r7, #12]
 800429e:	607a      	str	r2, [r7, #4]
 80042a0:	603b      	str	r3, [r7, #0]
 80042a2:	460b      	mov	r3, r1
 80042a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042a6:	7afb      	ldrb	r3, [r7, #11]
 80042a8:	f003 020f 	and.w	r2, r3, #15
 80042ac:	4613      	mov	r3, r2
 80042ae:	00db      	lsls	r3, r3, #3
 80042b0:	4413      	add	r3, r2
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80042b8:	68fa      	ldr	r2, [r7, #12]
 80042ba:	4413      	add	r3, r2
 80042bc:	3304      	adds	r3, #4
 80042be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	687a      	ldr	r2, [r7, #4]
 80042c4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	683a      	ldr	r2, [r7, #0]
 80042ca:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2200      	movs	r2, #0
 80042d0:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	2200      	movs	r2, #0
 80042d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80042d8:	7afb      	ldrb	r3, [r7, #11]
 80042da:	f003 030f 	and.w	r3, r3, #15
 80042de:	b2da      	uxtb	r2, r3
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	691b      	ldr	r3, [r3, #16]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d102      	bne.n	80042f2 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80042ec:	687a      	ldr	r2, [r7, #4]
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80042f2:	7afb      	ldrb	r3, [r7, #11]
 80042f4:	f003 030f 	and.w	r3, r3, #15
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d109      	bne.n	8004310 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6818      	ldr	r0, [r3, #0]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	691b      	ldr	r3, [r3, #16]
 8004304:	b2db      	uxtb	r3, r3
 8004306:	461a      	mov	r2, r3
 8004308:	6979      	ldr	r1, [r7, #20]
 800430a:	f004 fa3d 	bl	8008788 <USB_EP0StartXfer>
 800430e:	e008      	b.n	8004322 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6818      	ldr	r0, [r3, #0]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	b2db      	uxtb	r3, r3
 800431a:	461a      	mov	r2, r3
 800431c:	6979      	ldr	r1, [r7, #20]
 800431e:	f003 ffeb 	bl	80082f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}

0800432c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800432c:	b480      	push	{r7}
 800432e:	b083      	sub	sp, #12
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
 8004334:	460b      	mov	r3, r1
 8004336:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004338:	78fb      	ldrb	r3, [r7, #3]
 800433a:	f003 020f 	and.w	r2, r3, #15
 800433e:	6879      	ldr	r1, [r7, #4]
 8004340:	4613      	mov	r3, r2
 8004342:	00db      	lsls	r3, r3, #3
 8004344:	4413      	add	r3, r2
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	440b      	add	r3, r1
 800434a:	f503 7327 	add.w	r3, r3, #668	@ 0x29c
 800434e:	681b      	ldr	r3, [r3, #0]
}
 8004350:	4618      	mov	r0, r3
 8004352:	370c      	adds	r7, #12
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr

0800435c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	60f8      	str	r0, [r7, #12]
 8004364:	607a      	str	r2, [r7, #4]
 8004366:	603b      	str	r3, [r7, #0]
 8004368:	460b      	mov	r3, r1
 800436a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800436c:	7afb      	ldrb	r3, [r7, #11]
 800436e:	f003 020f 	and.w	r2, r3, #15
 8004372:	4613      	mov	r3, r2
 8004374:	00db      	lsls	r3, r3, #3
 8004376:	4413      	add	r3, r2
 8004378:	009b      	lsls	r3, r3, #2
 800437a:	3338      	adds	r3, #56	@ 0x38
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4413      	add	r3, r2
 8004380:	3304      	adds	r3, #4
 8004382:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	2200      	movs	r2, #0
 8004394:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2201      	movs	r2, #1
 800439a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800439c:	7afb      	ldrb	r3, [r7, #11]
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	b2da      	uxtb	r2, r3
 80043a4:	697b      	ldr	r3, [r7, #20]
 80043a6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d102      	bne.n	80043b6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80043b6:	7afb      	ldrb	r3, [r7, #11]
 80043b8:	f003 030f 	and.w	r3, r3, #15
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d109      	bne.n	80043d4 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	6818      	ldr	r0, [r3, #0]
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	461a      	mov	r2, r3
 80043cc:	6979      	ldr	r1, [r7, #20]
 80043ce:	f004 f9db 	bl	8008788 <USB_EP0StartXfer>
 80043d2:	e008      	b.n	80043e6 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6818      	ldr	r0, [r3, #0]
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	461a      	mov	r2, r3
 80043e0:	6979      	ldr	r1, [r7, #20]
 80043e2:	f003 ff89 	bl	80082f8 <USB_EPStartXfer>
  }

  return HAL_OK;
 80043e6:	2300      	movs	r3, #0
}
 80043e8:	4618      	mov	r0, r3
 80043ea:	3718      	adds	r7, #24
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}

080043f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	460b      	mov	r3, r1
 80043fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80043fc:	78fb      	ldrb	r3, [r7, #3]
 80043fe:	f003 020f 	and.w	r2, r3, #15
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	429a      	cmp	r2, r3
 8004408:	d901      	bls.n	800440e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800440a:	2301      	movs	r3, #1
 800440c:	e050      	b.n	80044b0 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800440e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004412:	2b00      	cmp	r3, #0
 8004414:	da0f      	bge.n	8004436 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	f003 020f 	and.w	r2, r3, #15
 800441c:	4613      	mov	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	4413      	add	r3, r2
 8004422:	009b      	lsls	r3, r3, #2
 8004424:	3338      	adds	r3, #56	@ 0x38
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	4413      	add	r3, r2
 800442a:	3304      	adds	r3, #4
 800442c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	2201      	movs	r2, #1
 8004432:	705a      	strb	r2, [r3, #1]
 8004434:	e00d      	b.n	8004452 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004436:	78fa      	ldrb	r2, [r7, #3]
 8004438:	4613      	mov	r3, r2
 800443a:	00db      	lsls	r3, r3, #3
 800443c:	4413      	add	r3, r2
 800443e:	009b      	lsls	r3, r3, #2
 8004440:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004444:	687a      	ldr	r2, [r7, #4]
 8004446:	4413      	add	r3, r2
 8004448:	3304      	adds	r3, #4
 800444a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	2200      	movs	r2, #0
 8004450:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	2201      	movs	r2, #1
 8004456:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004458:	78fb      	ldrb	r3, [r7, #3]
 800445a:	f003 030f 	and.w	r3, r3, #15
 800445e:	b2da      	uxtb	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_PCD_EP_SetStall+0x82>
 800446e:	2302      	movs	r3, #2
 8004470:	e01e      	b.n	80044b0 <HAL_PCD_EP_SetStall+0xc0>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68f9      	ldr	r1, [r7, #12]
 8004480:	4618      	mov	r0, r3
 8004482:	f004 fc19 	bl	8008cb8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	f003 030f 	and.w	r3, r3, #15
 800448c:	2b00      	cmp	r3, #0
 800448e:	d10a      	bne.n	80044a6 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6818      	ldr	r0, [r3, #0]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	b2d9      	uxtb	r1, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80044a0:	461a      	mov	r2, r3
 80044a2:	f004 fe09 	bl	80090b8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	460b      	mov	r3, r1
 80044c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80044c4:	78fb      	ldrb	r3, [r7, #3]
 80044c6:	f003 020f 	and.w	r2, r3, #15
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d901      	bls.n	80044d6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e042      	b.n	800455c <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80044d6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	da0f      	bge.n	80044fe <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044de:	78fb      	ldrb	r3, [r7, #3]
 80044e0:	f003 020f 	and.w	r2, r3, #15
 80044e4:	4613      	mov	r3, r2
 80044e6:	00db      	lsls	r3, r3, #3
 80044e8:	4413      	add	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	3338      	adds	r3, #56	@ 0x38
 80044ee:	687a      	ldr	r2, [r7, #4]
 80044f0:	4413      	add	r3, r2
 80044f2:	3304      	adds	r3, #4
 80044f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	705a      	strb	r2, [r3, #1]
 80044fc:	e00f      	b.n	800451e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044fe:	78fb      	ldrb	r3, [r7, #3]
 8004500:	f003 020f 	and.w	r2, r3, #15
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004510:	687a      	ldr	r2, [r7, #4]
 8004512:	4413      	add	r3, r2
 8004514:	3304      	adds	r3, #4
 8004516:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2200      	movs	r2, #0
 800451c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2200      	movs	r2, #0
 8004522:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004524:	78fb      	ldrb	r3, [r7, #3]
 8004526:	f003 030f 	and.w	r3, r3, #15
 800452a:	b2da      	uxtb	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_PCD_EP_ClrStall+0x86>
 800453a:	2302      	movs	r3, #2
 800453c:	e00e      	b.n	800455c <HAL_PCD_EP_ClrStall+0xa4>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	68f9      	ldr	r1, [r7, #12]
 800454c:	4618      	mov	r0, r3
 800454e:	f004 fc21 	bl	8008d94 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800455a:	2300      	movs	r3, #0
}
 800455c:	4618      	mov	r0, r3
 800455e:	3710      	adds	r7, #16
 8004560:	46bd      	mov	sp, r7
 8004562:	bd80      	pop	{r7, pc}

08004564 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b084      	sub	sp, #16
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
 800456c:	460b      	mov	r3, r1
 800456e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004570:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004574:	2b00      	cmp	r3, #0
 8004576:	da0c      	bge.n	8004592 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004578:	78fb      	ldrb	r3, [r7, #3]
 800457a:	f003 020f 	and.w	r2, r3, #15
 800457e:	4613      	mov	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	4413      	add	r3, r2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	3338      	adds	r3, #56	@ 0x38
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	4413      	add	r3, r2
 800458c:	3304      	adds	r3, #4
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	e00c      	b.n	80045ac <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004592:	78fb      	ldrb	r3, [r7, #3]
 8004594:	f003 020f 	and.w	r2, r3, #15
 8004598:	4613      	mov	r3, r2
 800459a:	00db      	lsls	r3, r3, #3
 800459c:	4413      	add	r3, r2
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80045a4:	687a      	ldr	r2, [r7, #4]
 80045a6:	4413      	add	r3, r2
 80045a8:	3304      	adds	r3, #4
 80045aa:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	68f9      	ldr	r1, [r7, #12]
 80045b2:	4618      	mov	r0, r3
 80045b4:	f004 fa40 	bl	8008a38 <USB_EPStopXfer>
 80045b8:	4603      	mov	r3, r0
 80045ba:	72fb      	strb	r3, [r7, #11]

  return ret;
 80045bc:	7afb      	ldrb	r3, [r7, #11]
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b08a      	sub	sp, #40	@ 0x28
 80045ca:	af02      	add	r7, sp, #8
 80045cc:	6078      	str	r0, [r7, #4]
 80045ce:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	4613      	mov	r3, r2
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4413      	add	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	3338      	adds	r3, #56	@ 0x38
 80045e6:	687a      	ldr	r2, [r7, #4]
 80045e8:	4413      	add	r3, r2
 80045ea:	3304      	adds	r3, #4
 80045ec:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6a1a      	ldr	r2, [r3, #32]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	d901      	bls.n	80045fe <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e06c      	b.n	80046d8 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	699a      	ldr	r2, [r3, #24]
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	6a1b      	ldr	r3, [r3, #32]
 8004606:	1ad3      	subs	r3, r2, r3
 8004608:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	69fa      	ldr	r2, [r7, #28]
 8004610:	429a      	cmp	r2, r3
 8004612:	d902      	bls.n	800461a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	68db      	ldr	r3, [r3, #12]
 8004618:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	3303      	adds	r3, #3
 800461e:	089b      	lsrs	r3, r3, #2
 8004620:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004622:	e02b      	b.n	800467c <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	699a      	ldr	r2, [r3, #24]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	1ad3      	subs	r3, r2, r3
 800462e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	69fa      	ldr	r2, [r7, #28]
 8004636:	429a      	cmp	r2, r3
 8004638:	d902      	bls.n	8004640 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	3303      	adds	r3, #3
 8004644:	089b      	lsrs	r3, r3, #2
 8004646:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6919      	ldr	r1, [r3, #16]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	b2da      	uxtb	r2, r3
 8004650:	69fb      	ldr	r3, [r7, #28]
 8004652:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004658:	b2db      	uxtb	r3, r3
 800465a:	9300      	str	r3, [sp, #0]
 800465c:	4603      	mov	r3, r0
 800465e:	6978      	ldr	r0, [r7, #20]
 8004660:	f004 fa94 	bl	8008b8c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	691a      	ldr	r2, [r3, #16]
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	441a      	add	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a1a      	ldr	r2, [r3, #32]
 8004674:	69fb      	ldr	r3, [r7, #28]
 8004676:	441a      	add	r2, r3
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	015a      	lsls	r2, r3, #5
 8004680:	693b      	ldr	r3, [r7, #16]
 8004682:	4413      	add	r3, r2
 8004684:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	429a      	cmp	r2, r3
 8004690:	d809      	bhi.n	80046a6 <PCD_WriteEmptyTxFifo+0xe0>
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a1a      	ldr	r2, [r3, #32]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800469a:	429a      	cmp	r2, r3
 800469c:	d203      	bcs.n	80046a6 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d1be      	bne.n	8004624 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	699a      	ldr	r2, [r3, #24]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6a1b      	ldr	r3, [r3, #32]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d811      	bhi.n	80046d6 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	f003 030f 	and.w	r3, r3, #15
 80046b8:	2201      	movs	r2, #1
 80046ba:	fa02 f303 	lsl.w	r3, r2, r3
 80046be:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	43db      	mvns	r3, r3
 80046cc:	6939      	ldr	r1, [r7, #16]
 80046ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046d2:	4013      	ands	r3, r2
 80046d4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	3720      	adds	r7, #32
 80046dc:	46bd      	mov	sp, r7
 80046de:	bd80      	pop	{r7, pc}

080046e0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	b088      	sub	sp, #32
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	333c      	adds	r3, #60	@ 0x3c
 80046f8:	3304      	adds	r3, #4
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	015a      	lsls	r2, r3, #5
 8004702:	69bb      	ldr	r3, [r7, #24]
 8004704:	4413      	add	r3, r2
 8004706:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	691b      	ldr	r3, [r3, #16]
 8004712:	2b01      	cmp	r3, #1
 8004714:	d17b      	bne.n	800480e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	f003 0308 	and.w	r3, r3, #8
 800471c:	2b00      	cmp	r3, #0
 800471e:	d015      	beq.n	800474c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	4a61      	ldr	r2, [pc, #388]	@ (80048a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004724:	4293      	cmp	r3, r2
 8004726:	f240 80b9 	bls.w	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800472a:	693b      	ldr	r3, [r7, #16]
 800472c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004730:	2b00      	cmp	r3, #0
 8004732:	f000 80b3 	beq.w	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	015a      	lsls	r2, r3, #5
 800473a:	69bb      	ldr	r3, [r7, #24]
 800473c:	4413      	add	r3, r2
 800473e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004742:	461a      	mov	r2, r3
 8004744:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004748:	6093      	str	r3, [r2, #8]
 800474a:	e0a7      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f003 0320 	and.w	r3, r3, #32
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	015a      	lsls	r2, r3, #5
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	4413      	add	r3, r2
 800475e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004762:	461a      	mov	r2, r3
 8004764:	2320      	movs	r3, #32
 8004766:	6093      	str	r3, [r2, #8]
 8004768:	e098      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004770:	2b00      	cmp	r3, #0
 8004772:	f040 8093 	bne.w	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	4a4b      	ldr	r2, [pc, #300]	@ (80048a8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800477a:	4293      	cmp	r3, r2
 800477c:	d90f      	bls.n	800479e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00a      	beq.n	800479e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	015a      	lsls	r2, r3, #5
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	4413      	add	r3, r2
 8004790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004794:	461a      	mov	r2, r3
 8004796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800479a:	6093      	str	r3, [r2, #8]
 800479c:	e07e      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800479e:	683a      	ldr	r2, [r7, #0]
 80047a0:	4613      	mov	r3, r2
 80047a2:	00db      	lsls	r3, r3, #3
 80047a4:	4413      	add	r3, r2
 80047a6:	009b      	lsls	r3, r3, #2
 80047a8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	4413      	add	r3, r2
 80047b0:	3304      	adds	r3, #4
 80047b2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	69da      	ldr	r2, [r3, #28]
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	0159      	lsls	r1, r3, #5
 80047bc:	69bb      	ldr	r3, [r7, #24]
 80047be:	440b      	add	r3, r1
 80047c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047ca:	1ad2      	subs	r2, r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d114      	bne.n	8004800 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d109      	bne.n	80047f2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	6818      	ldr	r0, [r3, #0]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 80047e8:	461a      	mov	r2, r3
 80047ea:	2101      	movs	r1, #1
 80047ec:	f004 fc64 	bl	80090b8 <USB_EP0_OutStart>
 80047f0:	e006      	b.n	8004800 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	691a      	ldr	r2, [r3, #16]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	441a      	add	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	b2db      	uxtb	r3, r3
 8004804:	4619      	mov	r1, r3
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f007 f996 	bl	800bb38 <HAL_PCD_DataOutStageCallback>
 800480c:	e046      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	4a26      	ldr	r2, [pc, #152]	@ (80048ac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d124      	bne.n	8004860 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004816:	693b      	ldr	r3, [r7, #16]
 8004818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00a      	beq.n	8004836 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	015a      	lsls	r2, r3, #5
 8004824:	69bb      	ldr	r3, [r7, #24]
 8004826:	4413      	add	r3, r2
 8004828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800482c:	461a      	mov	r2, r3
 800482e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004832:	6093      	str	r3, [r2, #8]
 8004834:	e032      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	f003 0320 	and.w	r3, r3, #32
 800483c:	2b00      	cmp	r3, #0
 800483e:	d008      	beq.n	8004852 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	015a      	lsls	r2, r3, #5
 8004844:	69bb      	ldr	r3, [r7, #24]
 8004846:	4413      	add	r3, r2
 8004848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800484c:	461a      	mov	r2, r3
 800484e:	2320      	movs	r3, #32
 8004850:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	b2db      	uxtb	r3, r3
 8004856:	4619      	mov	r1, r3
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f007 f96d 	bl	800bb38 <HAL_PCD_DataOutStageCallback>
 800485e:	e01d      	b.n	800489c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d114      	bne.n	8004890 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004866:	6879      	ldr	r1, [r7, #4]
 8004868:	683a      	ldr	r2, [r7, #0]
 800486a:	4613      	mov	r3, r2
 800486c:	00db      	lsls	r3, r3, #3
 800486e:	4413      	add	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	440b      	add	r3, r1
 8004874:	f503 7325 	add.w	r3, r3, #660	@ 0x294
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d108      	bne.n	8004890 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6818      	ldr	r0, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004888:	461a      	mov	r2, r3
 800488a:	2100      	movs	r1, #0
 800488c:	f004 fc14 	bl	80090b8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	b2db      	uxtb	r3, r3
 8004894:	4619      	mov	r1, r3
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f007 f94e 	bl	800bb38 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3720      	adds	r7, #32
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	4f54300a 	.word	0x4f54300a
 80048ac:	4f54310a 	.word	0x4f54310a

080048b0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b086      	sub	sp, #24
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048c0:	697b      	ldr	r3, [r7, #20]
 80048c2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	333c      	adds	r3, #60	@ 0x3c
 80048c8:	3304      	adds	r3, #4
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	015a      	lsls	r2, r3, #5
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	4413      	add	r3, r2
 80048d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4a15      	ldr	r2, [pc, #84]	@ (8004938 <PCD_EP_OutSetupPacket_int+0x88>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d90e      	bls.n	8004904 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d009      	beq.n	8004904 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80048f0:	683b      	ldr	r3, [r7, #0]
 80048f2:	015a      	lsls	r2, r3, #5
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4413      	add	r3, r2
 80048f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80048fc:	461a      	mov	r2, r3
 80048fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004902:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f007 f905 	bl	800bb14 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	4a0a      	ldr	r2, [pc, #40]	@ (8004938 <PCD_EP_OutSetupPacket_int+0x88>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d90c      	bls.n	800492c <PCD_EP_OutSetupPacket_int+0x7c>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	691b      	ldr	r3, [r3, #16]
 8004916:	2b01      	cmp	r3, #1
 8004918:	d108      	bne.n	800492c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	6818      	ldr	r0, [r3, #0]
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004924:	461a      	mov	r2, r3
 8004926:	2101      	movs	r1, #1
 8004928:	f004 fbc6 	bl	80090b8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3718      	adds	r7, #24
 8004932:	46bd      	mov	sp, r7
 8004934:	bd80      	pop	{r7, pc}
 8004936:	bf00      	nop
 8004938:	4f54300a 	.word	0x4f54300a

0800493c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800493c:	b480      	push	{r7}
 800493e:	b085      	sub	sp, #20
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	460b      	mov	r3, r1
 8004946:	70fb      	strb	r3, [r7, #3]
 8004948:	4613      	mov	r3, r2
 800494a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004952:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d107      	bne.n	800496a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800495a:	883b      	ldrh	r3, [r7, #0]
 800495c:	0419      	lsls	r1, r3, #16
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	68ba      	ldr	r2, [r7, #8]
 8004964:	430a      	orrs	r2, r1
 8004966:	629a      	str	r2, [r3, #40]	@ 0x28
 8004968:	e028      	b.n	80049bc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004970:	0c1b      	lsrs	r3, r3, #16
 8004972:	68ba      	ldr	r2, [r7, #8]
 8004974:	4413      	add	r3, r2
 8004976:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004978:	2300      	movs	r3, #0
 800497a:	73fb      	strb	r3, [r7, #15]
 800497c:	e00d      	b.n	800499a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	7bfb      	ldrb	r3, [r7, #15]
 8004984:	3340      	adds	r3, #64	@ 0x40
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	0c1b      	lsrs	r3, r3, #16
 800498e:	68ba      	ldr	r2, [r7, #8]
 8004990:	4413      	add	r3, r2
 8004992:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004994:	7bfb      	ldrb	r3, [r7, #15]
 8004996:	3301      	adds	r3, #1
 8004998:	73fb      	strb	r3, [r7, #15]
 800499a:	7bfa      	ldrb	r2, [r7, #15]
 800499c:	78fb      	ldrb	r3, [r7, #3]
 800499e:	3b01      	subs	r3, #1
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d3ec      	bcc.n	800497e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80049a4:	883b      	ldrh	r3, [r7, #0]
 80049a6:	0418      	lsls	r0, r3, #16
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6819      	ldr	r1, [r3, #0]
 80049ac:	78fb      	ldrb	r3, [r7, #3]
 80049ae:	3b01      	subs	r3, #1
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	4302      	orrs	r2, r0
 80049b4:	3340      	adds	r3, #64	@ 0x40
 80049b6:	009b      	lsls	r3, r3, #2
 80049b8:	440b      	add	r3, r1
 80049ba:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80049bc:	2300      	movs	r3, #0
}
 80049be:	4618      	mov	r0, r3
 80049c0:	3714      	adds	r7, #20
 80049c2:	46bd      	mov	sp, r7
 80049c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c8:	4770      	bx	lr

080049ca <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80049ca:	b480      	push	{r7}
 80049cc:	b083      	sub	sp, #12
 80049ce:	af00      	add	r7, sp, #0
 80049d0:	6078      	str	r0, [r7, #4]
 80049d2:	460b      	mov	r3, r1
 80049d4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	887a      	ldrh	r2, [r7, #2]
 80049dc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80049de:	2300      	movs	r3, #0
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	460b      	mov	r3, r1
 80049f6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b086      	sub	sp, #24
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e267      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0301 	and.w	r3, r3, #1
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d075      	beq.n	8004b0e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a22:	4b88      	ldr	r3, [pc, #544]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f003 030c 	and.w	r3, r3, #12
 8004a2a:	2b04      	cmp	r3, #4
 8004a2c:	d00c      	beq.n	8004a48 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a2e:	4b85      	ldr	r3, [pc, #532]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a36:	2b08      	cmp	r3, #8
 8004a38:	d112      	bne.n	8004a60 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a3a:	4b82      	ldr	r3, [pc, #520]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004a46:	d10b      	bne.n	8004a60 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a48:	4b7e      	ldr	r3, [pc, #504]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d05b      	beq.n	8004b0c <HAL_RCC_OscConfig+0x108>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d157      	bne.n	8004b0c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e242      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a68:	d106      	bne.n	8004a78 <HAL_RCC_OscConfig+0x74>
 8004a6a:	4b76      	ldr	r3, [pc, #472]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	4a75      	ldr	r2, [pc, #468]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a74:	6013      	str	r3, [r2, #0]
 8004a76:	e01d      	b.n	8004ab4 <HAL_RCC_OscConfig+0xb0>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a80:	d10c      	bne.n	8004a9c <HAL_RCC_OscConfig+0x98>
 8004a82:	4b70      	ldr	r3, [pc, #448]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a6f      	ldr	r2, [pc, #444]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a8c:	6013      	str	r3, [r2, #0]
 8004a8e:	4b6d      	ldr	r3, [pc, #436]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a6c      	ldr	r2, [pc, #432]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	e00b      	b.n	8004ab4 <HAL_RCC_OscConfig+0xb0>
 8004a9c:	4b69      	ldr	r3, [pc, #420]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a68      	ldr	r2, [pc, #416]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aa2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004aa6:	6013      	str	r3, [r2, #0]
 8004aa8:	4b66      	ldr	r3, [pc, #408]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a65      	ldr	r2, [pc, #404]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004aae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ab2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d013      	beq.n	8004ae4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004abc:	f7fd f886 	bl	8001bcc <HAL_GetTick>
 8004ac0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ac2:	e008      	b.n	8004ad6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac4:	f7fd f882 	bl	8001bcc <HAL_GetTick>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	1ad3      	subs	r3, r2, r3
 8004ace:	2b64      	cmp	r3, #100	@ 0x64
 8004ad0:	d901      	bls.n	8004ad6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e207      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ad6:	4b5b      	ldr	r3, [pc, #364]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0f0      	beq.n	8004ac4 <HAL_RCC_OscConfig+0xc0>
 8004ae2:	e014      	b.n	8004b0e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae4:	f7fd f872 	bl	8001bcc <HAL_GetTick>
 8004ae8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004aec:	f7fd f86e 	bl	8001bcc <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b64      	cmp	r3, #100	@ 0x64
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e1f3      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004afe:	4b51      	ldr	r3, [pc, #324]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d1f0      	bne.n	8004aec <HAL_RCC_OscConfig+0xe8>
 8004b0a:	e000      	b.n	8004b0e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0302 	and.w	r3, r3, #2
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d063      	beq.n	8004be2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b1a:	4b4a      	ldr	r3, [pc, #296]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b1c:	689b      	ldr	r3, [r3, #8]
 8004b1e:	f003 030c 	and.w	r3, r3, #12
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d00b      	beq.n	8004b3e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b26:	4b47      	ldr	r3, [pc, #284]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b2e:	2b08      	cmp	r3, #8
 8004b30:	d11c      	bne.n	8004b6c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b32:	4b44      	ldr	r3, [pc, #272]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d116      	bne.n	8004b6c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b3e:	4b41      	ldr	r3, [pc, #260]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0302 	and.w	r3, r3, #2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d005      	beq.n	8004b56 <HAL_RCC_OscConfig+0x152>
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68db      	ldr	r3, [r3, #12]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d001      	beq.n	8004b56 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e1c7      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b56:	4b3b      	ldr	r3, [pc, #236]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	00db      	lsls	r3, r3, #3
 8004b64:	4937      	ldr	r1, [pc, #220]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b66:	4313      	orrs	r3, r2
 8004b68:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b6a:	e03a      	b.n	8004be2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d020      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b74:	4b34      	ldr	r3, [pc, #208]	@ (8004c48 <HAL_RCC_OscConfig+0x244>)
 8004b76:	2201      	movs	r2, #1
 8004b78:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b7a:	f7fd f827 	bl	8001bcc <HAL_GetTick>
 8004b7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b80:	e008      	b.n	8004b94 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b82:	f7fd f823 	bl	8001bcc <HAL_GetTick>
 8004b86:	4602      	mov	r2, r0
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	2b02      	cmp	r3, #2
 8004b8e:	d901      	bls.n	8004b94 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e1a8      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b94:	4b2b      	ldr	r3, [pc, #172]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0302 	and.w	r3, r3, #2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d0f0      	beq.n	8004b82 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ba0:	4b28      	ldr	r3, [pc, #160]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	691b      	ldr	r3, [r3, #16]
 8004bac:	00db      	lsls	r3, r3, #3
 8004bae:	4925      	ldr	r1, [pc, #148]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	600b      	str	r3, [r1, #0]
 8004bb4:	e015      	b.n	8004be2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004bb6:	4b24      	ldr	r3, [pc, #144]	@ (8004c48 <HAL_RCC_OscConfig+0x244>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bbc:	f7fd f806 	bl	8001bcc <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004bc4:	f7fd f802 	bl	8001bcc <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e187      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004bd6:	4b1b      	ldr	r3, [pc, #108]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 0302 	and.w	r3, r3, #2
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1f0      	bne.n	8004bc4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0308 	and.w	r3, r3, #8
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d036      	beq.n	8004c5c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d016      	beq.n	8004c24 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bf6:	4b15      	ldr	r3, [pc, #84]	@ (8004c4c <HAL_RCC_OscConfig+0x248>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bfc:	f7fc ffe6 	bl	8001bcc <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c04:	f7fc ffe2 	bl	8001bcc <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e167      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c16:	4b0b      	ldr	r3, [pc, #44]	@ (8004c44 <HAL_RCC_OscConfig+0x240>)
 8004c18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c1a:	f003 0302 	and.w	r3, r3, #2
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCC_OscConfig+0x200>
 8004c22:	e01b      	b.n	8004c5c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004c24:	4b09      	ldr	r3, [pc, #36]	@ (8004c4c <HAL_RCC_OscConfig+0x248>)
 8004c26:	2200      	movs	r2, #0
 8004c28:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c2a:	f7fc ffcf 	bl	8001bcc <HAL_GetTick>
 8004c2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c30:	e00e      	b.n	8004c50 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c32:	f7fc ffcb 	bl	8001bcc <HAL_GetTick>
 8004c36:	4602      	mov	r2, r0
 8004c38:	693b      	ldr	r3, [r7, #16]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	2b02      	cmp	r3, #2
 8004c3e:	d907      	bls.n	8004c50 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c40:	2303      	movs	r3, #3
 8004c42:	e150      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
 8004c44:	40023800 	.word	0x40023800
 8004c48:	42470000 	.word	0x42470000
 8004c4c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c50:	4b88      	ldr	r3, [pc, #544]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c54:	f003 0302 	and.w	r3, r3, #2
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d1ea      	bne.n	8004c32 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	f000 8097 	beq.w	8004d98 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c6e:	4b81      	ldr	r3, [pc, #516]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d10f      	bne.n	8004c9a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60bb      	str	r3, [r7, #8]
 8004c7e:	4b7d      	ldr	r3, [pc, #500]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	4a7c      	ldr	r2, [pc, #496]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c88:	6413      	str	r3, [r2, #64]	@ 0x40
 8004c8a:	4b7a      	ldr	r3, [pc, #488]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c92:	60bb      	str	r3, [r7, #8]
 8004c94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c96:	2301      	movs	r3, #1
 8004c98:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c9a:	4b77      	ldr	r3, [pc, #476]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d118      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ca6:	4b74      	ldr	r3, [pc, #464]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	4a73      	ldr	r2, [pc, #460]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004cac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb2:	f7fc ff8b 	bl	8001bcc <HAL_GetTick>
 8004cb6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb8:	e008      	b.n	8004ccc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cba:	f7fc ff87 	bl	8001bcc <HAL_GetTick>
 8004cbe:	4602      	mov	r2, r0
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	1ad3      	subs	r3, r2, r3
 8004cc4:	2b02      	cmp	r3, #2
 8004cc6:	d901      	bls.n	8004ccc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	e10c      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ccc:	4b6a      	ldr	r3, [pc, #424]	@ (8004e78 <HAL_RCC_OscConfig+0x474>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d0f0      	beq.n	8004cba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	689b      	ldr	r3, [r3, #8]
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d106      	bne.n	8004cee <HAL_RCC_OscConfig+0x2ea>
 8004ce0:	4b64      	ldr	r3, [pc, #400]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004ce2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce4:	4a63      	ldr	r2, [pc, #396]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004ce6:	f043 0301 	orr.w	r3, r3, #1
 8004cea:	6713      	str	r3, [r2, #112]	@ 0x70
 8004cec:	e01c      	b.n	8004d28 <HAL_RCC_OscConfig+0x324>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	2b05      	cmp	r3, #5
 8004cf4:	d10c      	bne.n	8004d10 <HAL_RCC_OscConfig+0x30c>
 8004cf6:	4b5f      	ldr	r3, [pc, #380]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cfa:	4a5e      	ldr	r2, [pc, #376]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004cfc:	f043 0304 	orr.w	r3, r3, #4
 8004d00:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d02:	4b5c      	ldr	r3, [pc, #368]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d06:	4a5b      	ldr	r2, [pc, #364]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d0e:	e00b      	b.n	8004d28 <HAL_RCC_OscConfig+0x324>
 8004d10:	4b58      	ldr	r3, [pc, #352]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d14:	4a57      	ldr	r2, [pc, #348]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d16:	f023 0301 	bic.w	r3, r3, #1
 8004d1a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d1c:	4b55      	ldr	r3, [pc, #340]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d20:	4a54      	ldr	r2, [pc, #336]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d22:	f023 0304 	bic.w	r3, r3, #4
 8004d26:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	689b      	ldr	r3, [r3, #8]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d015      	beq.n	8004d5c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d30:	f7fc ff4c 	bl	8001bcc <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d36:	e00a      	b.n	8004d4e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d38:	f7fc ff48 	bl	8001bcc <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e0cb      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d4e:	4b49      	ldr	r3, [pc, #292]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d50:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d0ee      	beq.n	8004d38 <HAL_RCC_OscConfig+0x334>
 8004d5a:	e014      	b.n	8004d86 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d5c:	f7fc ff36 	bl	8001bcc <HAL_GetTick>
 8004d60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d62:	e00a      	b.n	8004d7a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d64:	f7fc ff32 	bl	8001bcc <HAL_GetTick>
 8004d68:	4602      	mov	r2, r0
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	1ad3      	subs	r3, r2, r3
 8004d6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d72:	4293      	cmp	r3, r2
 8004d74:	d901      	bls.n	8004d7a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d76:	2303      	movs	r3, #3
 8004d78:	e0b5      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d7e:	f003 0302 	and.w	r3, r3, #2
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d1ee      	bne.n	8004d64 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d86:	7dfb      	ldrb	r3, [r7, #23]
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d105      	bne.n	8004d98 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d8c:	4b39      	ldr	r3, [pc, #228]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d90:	4a38      	ldr	r2, [pc, #224]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d96:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	699b      	ldr	r3, [r3, #24]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 80a1 	beq.w	8004ee4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004da2:	4b34      	ldr	r3, [pc, #208]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004da4:	689b      	ldr	r3, [r3, #8]
 8004da6:	f003 030c 	and.w	r3, r3, #12
 8004daa:	2b08      	cmp	r3, #8
 8004dac:	d05c      	beq.n	8004e68 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d141      	bne.n	8004e3a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004db6:	4b31      	ldr	r3, [pc, #196]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dbc:	f7fc ff06 	bl	8001bcc <HAL_GetTick>
 8004dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dc2:	e008      	b.n	8004dd6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dc4:	f7fc ff02 	bl	8001bcc <HAL_GetTick>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	693b      	ldr	r3, [r7, #16]
 8004dcc:	1ad3      	subs	r3, r2, r3
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d901      	bls.n	8004dd6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e087      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004dd6:	4b27      	ldr	r3, [pc, #156]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d1f0      	bne.n	8004dc4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	69da      	ldr	r2, [r3, #28]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a1b      	ldr	r3, [r3, #32]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004df0:	019b      	lsls	r3, r3, #6
 8004df2:	431a      	orrs	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004df8:	085b      	lsrs	r3, r3, #1
 8004dfa:	3b01      	subs	r3, #1
 8004dfc:	041b      	lsls	r3, r3, #16
 8004dfe:	431a      	orrs	r2, r3
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e04:	061b      	lsls	r3, r3, #24
 8004e06:	491b      	ldr	r1, [pc, #108]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004e0c:	4b1b      	ldr	r3, [pc, #108]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004e0e:	2201      	movs	r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e12:	f7fc fedb 	bl	8001bcc <HAL_GetTick>
 8004e16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e18:	e008      	b.n	8004e2c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e1a:	f7fc fed7 	bl	8001bcc <HAL_GetTick>
 8004e1e:	4602      	mov	r2, r0
 8004e20:	693b      	ldr	r3, [r7, #16]
 8004e22:	1ad3      	subs	r3, r2, r3
 8004e24:	2b02      	cmp	r3, #2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e05c      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2c:	4b11      	ldr	r3, [pc, #68]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d0f0      	beq.n	8004e1a <HAL_RCC_OscConfig+0x416>
 8004e38:	e054      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e3a:	4b10      	ldr	r3, [pc, #64]	@ (8004e7c <HAL_RCC_OscConfig+0x478>)
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e40:	f7fc fec4 	bl	8001bcc <HAL_GetTick>
 8004e44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e46:	e008      	b.n	8004e5a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e48:	f7fc fec0 	bl	8001bcc <HAL_GetTick>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	1ad3      	subs	r3, r2, r3
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e045      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e5a:	4b06      	ldr	r3, [pc, #24]	@ (8004e74 <HAL_RCC_OscConfig+0x470>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1f0      	bne.n	8004e48 <HAL_RCC_OscConfig+0x444>
 8004e66:	e03d      	b.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	699b      	ldr	r3, [r3, #24]
 8004e6c:	2b01      	cmp	r3, #1
 8004e6e:	d107      	bne.n	8004e80 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
 8004e72:	e038      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
 8004e74:	40023800 	.word	0x40023800
 8004e78:	40007000 	.word	0x40007000
 8004e7c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e80:	4b1b      	ldr	r3, [pc, #108]	@ (8004ef0 <HAL_RCC_OscConfig+0x4ec>)
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	699b      	ldr	r3, [r3, #24]
 8004e8a:	2b01      	cmp	r3, #1
 8004e8c:	d028      	beq.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e98:	429a      	cmp	r2, r3
 8004e9a:	d121      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ea6:	429a      	cmp	r2, r3
 8004ea8:	d11a      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004eb6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d111      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec6:	085b      	lsrs	r3, r3, #1
 8004ec8:	3b01      	subs	r3, #1
 8004eca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d107      	bne.n	8004ee0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eda:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d001      	beq.n	8004ee4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e000      	b.n	8004ee6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ee4:	2300      	movs	r3, #0
}
 8004ee6:	4618      	mov	r0, r3
 8004ee8:	3718      	adds	r7, #24
 8004eea:	46bd      	mov	sp, r7
 8004eec:	bd80      	pop	{r7, pc}
 8004eee:	bf00      	nop
 8004ef0:	40023800 	.word	0x40023800

08004ef4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	e0cc      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f08:	4b68      	ldr	r3, [pc, #416]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f003 0307 	and.w	r3, r3, #7
 8004f10:	683a      	ldr	r2, [r7, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d90c      	bls.n	8004f30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f16:	4b65      	ldr	r3, [pc, #404]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f18:	683a      	ldr	r2, [r7, #0]
 8004f1a:	b2d2      	uxtb	r2, r2
 8004f1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f1e:	4b63      	ldr	r3, [pc, #396]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 0307 	and.w	r3, r3, #7
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d001      	beq.n	8004f30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f2c:	2301      	movs	r3, #1
 8004f2e:	e0b8      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f003 0302 	and.w	r3, r3, #2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d020      	beq.n	8004f7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f48:	4b59      	ldr	r3, [pc, #356]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	4a58      	ldr	r2, [pc, #352]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004f52:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 0308 	and.w	r3, r3, #8
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d005      	beq.n	8004f6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f60:	4b53      	ldr	r3, [pc, #332]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f62:	689b      	ldr	r3, [r3, #8]
 8004f64:	4a52      	ldr	r2, [pc, #328]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004f6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f6c:	4b50      	ldr	r3, [pc, #320]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f6e:	689b      	ldr	r3, [r3, #8]
 8004f70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	494d      	ldr	r1, [pc, #308]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d044      	beq.n	8005014 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d107      	bne.n	8004fa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f92:	4b47      	ldr	r3, [pc, #284]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d119      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e07f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	2b02      	cmp	r3, #2
 8004fa8:	d003      	beq.n	8004fb2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004fae:	2b03      	cmp	r3, #3
 8004fb0:	d107      	bne.n	8004fc2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004fb2:	4b3f      	ldr	r3, [pc, #252]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d109      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	e06f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fc2:	4b3b      	ldr	r3, [pc, #236]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f003 0302 	and.w	r3, r3, #2
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e067      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fd2:	4b37      	ldr	r3, [pc, #220]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f023 0203 	bic.w	r2, r3, #3
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	4934      	ldr	r1, [pc, #208]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fe4:	f7fc fdf2 	bl	8001bcc <HAL_GetTick>
 8004fe8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fea:	e00a      	b.n	8005002 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fec:	f7fc fdee 	bl	8001bcc <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d901      	bls.n	8005002 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ffe:	2303      	movs	r3, #3
 8005000:	e04f      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005002:	4b2b      	ldr	r3, [pc, #172]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f003 020c 	and.w	r2, r3, #12
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	009b      	lsls	r3, r3, #2
 8005010:	429a      	cmp	r2, r3
 8005012:	d1eb      	bne.n	8004fec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005014:	4b25      	ldr	r3, [pc, #148]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	683a      	ldr	r2, [r7, #0]
 800501e:	429a      	cmp	r2, r3
 8005020:	d20c      	bcs.n	800503c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005022:	4b22      	ldr	r3, [pc, #136]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	b2d2      	uxtb	r2, r2
 8005028:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800502a:	4b20      	ldr	r3, [pc, #128]	@ (80050ac <HAL_RCC_ClockConfig+0x1b8>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 0307 	and.w	r3, r3, #7
 8005032:	683a      	ldr	r2, [r7, #0]
 8005034:	429a      	cmp	r2, r3
 8005036:	d001      	beq.n	800503c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e032      	b.n	80050a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	d008      	beq.n	800505a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005048:	4b19      	ldr	r3, [pc, #100]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	68db      	ldr	r3, [r3, #12]
 8005054:	4916      	ldr	r1, [pc, #88]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	4313      	orrs	r3, r2
 8005058:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0308 	and.w	r3, r3, #8
 8005062:	2b00      	cmp	r3, #0
 8005064:	d009      	beq.n	800507a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005066:	4b12      	ldr	r3, [pc, #72]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005068:	689b      	ldr	r3, [r3, #8]
 800506a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	691b      	ldr	r3, [r3, #16]
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	490e      	ldr	r1, [pc, #56]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005076:	4313      	orrs	r3, r2
 8005078:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800507a:	f000 f821 	bl	80050c0 <HAL_RCC_GetSysClockFreq>
 800507e:	4602      	mov	r2, r0
 8005080:	4b0b      	ldr	r3, [pc, #44]	@ (80050b0 <HAL_RCC_ClockConfig+0x1bc>)
 8005082:	689b      	ldr	r3, [r3, #8]
 8005084:	091b      	lsrs	r3, r3, #4
 8005086:	f003 030f 	and.w	r3, r3, #15
 800508a:	490a      	ldr	r1, [pc, #40]	@ (80050b4 <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	5ccb      	ldrb	r3, [r1, r3]
 800508e:	fa22 f303 	lsr.w	r3, r2, r3
 8005092:	4a09      	ldr	r2, [pc, #36]	@ (80050b8 <HAL_RCC_ClockConfig+0x1c4>)
 8005094:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005096:	4b09      	ldr	r3, [pc, #36]	@ (80050bc <HAL_RCC_ClockConfig+0x1c8>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4618      	mov	r0, r3
 800509c:	f7fc fd52 	bl	8001b44 <HAL_InitTick>

  return HAL_OK;
 80050a0:	2300      	movs	r3, #0
}
 80050a2:	4618      	mov	r0, r3
 80050a4:	3710      	adds	r7, #16
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
 80050aa:	bf00      	nop
 80050ac:	40023c00 	.word	0x40023c00
 80050b0:	40023800 	.word	0x40023800
 80050b4:	0800db40 	.word	0x0800db40
 80050b8:	200004c4 	.word	0x200004c4
 80050bc:	200004c8 	.word	0x200004c8

080050c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050c4:	b094      	sub	sp, #80	@ 0x50
 80050c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80050c8:	2300      	movs	r3, #0
 80050ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80050cc:	2300      	movs	r3, #0
 80050ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050d0:	2300      	movs	r3, #0
 80050d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80050d4:	2300      	movs	r3, #0
 80050d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050d8:	4b79      	ldr	r3, [pc, #484]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f003 030c 	and.w	r3, r3, #12
 80050e0:	2b08      	cmp	r3, #8
 80050e2:	d00d      	beq.n	8005100 <HAL_RCC_GetSysClockFreq+0x40>
 80050e4:	2b08      	cmp	r3, #8
 80050e6:	f200 80e1 	bhi.w	80052ac <HAL_RCC_GetSysClockFreq+0x1ec>
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_RCC_GetSysClockFreq+0x34>
 80050ee:	2b04      	cmp	r3, #4
 80050f0:	d003      	beq.n	80050fa <HAL_RCC_GetSysClockFreq+0x3a>
 80050f2:	e0db      	b.n	80052ac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050f4:	4b73      	ldr	r3, [pc, #460]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80050f6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80050f8:	e0db      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050fa:	4b73      	ldr	r3, [pc, #460]	@ (80052c8 <HAL_RCC_GetSysClockFreq+0x208>)
 80050fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80050fe:	e0d8      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005100:	4b6f      	ldr	r3, [pc, #444]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005108:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800510a:	4b6d      	ldr	r3, [pc, #436]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005112:	2b00      	cmp	r3, #0
 8005114:	d063      	beq.n	80051de <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005116:	4b6a      	ldr	r3, [pc, #424]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	099b      	lsrs	r3, r3, #6
 800511c:	2200      	movs	r2, #0
 800511e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005120:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005122:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005128:	633b      	str	r3, [r7, #48]	@ 0x30
 800512a:	2300      	movs	r3, #0
 800512c:	637b      	str	r3, [r7, #52]	@ 0x34
 800512e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005132:	4622      	mov	r2, r4
 8005134:	462b      	mov	r3, r5
 8005136:	f04f 0000 	mov.w	r0, #0
 800513a:	f04f 0100 	mov.w	r1, #0
 800513e:	0159      	lsls	r1, r3, #5
 8005140:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005144:	0150      	lsls	r0, r2, #5
 8005146:	4602      	mov	r2, r0
 8005148:	460b      	mov	r3, r1
 800514a:	4621      	mov	r1, r4
 800514c:	1a51      	subs	r1, r2, r1
 800514e:	6139      	str	r1, [r7, #16]
 8005150:	4629      	mov	r1, r5
 8005152:	eb63 0301 	sbc.w	r3, r3, r1
 8005156:	617b      	str	r3, [r7, #20]
 8005158:	f04f 0200 	mov.w	r2, #0
 800515c:	f04f 0300 	mov.w	r3, #0
 8005160:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005164:	4659      	mov	r1, fp
 8005166:	018b      	lsls	r3, r1, #6
 8005168:	4651      	mov	r1, sl
 800516a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800516e:	4651      	mov	r1, sl
 8005170:	018a      	lsls	r2, r1, #6
 8005172:	4651      	mov	r1, sl
 8005174:	ebb2 0801 	subs.w	r8, r2, r1
 8005178:	4659      	mov	r1, fp
 800517a:	eb63 0901 	sbc.w	r9, r3, r1
 800517e:	f04f 0200 	mov.w	r2, #0
 8005182:	f04f 0300 	mov.w	r3, #0
 8005186:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800518a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800518e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005192:	4690      	mov	r8, r2
 8005194:	4699      	mov	r9, r3
 8005196:	4623      	mov	r3, r4
 8005198:	eb18 0303 	adds.w	r3, r8, r3
 800519c:	60bb      	str	r3, [r7, #8]
 800519e:	462b      	mov	r3, r5
 80051a0:	eb49 0303 	adc.w	r3, r9, r3
 80051a4:	60fb      	str	r3, [r7, #12]
 80051a6:	f04f 0200 	mov.w	r2, #0
 80051aa:	f04f 0300 	mov.w	r3, #0
 80051ae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80051b2:	4629      	mov	r1, r5
 80051b4:	024b      	lsls	r3, r1, #9
 80051b6:	4621      	mov	r1, r4
 80051b8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80051bc:	4621      	mov	r1, r4
 80051be:	024a      	lsls	r2, r1, #9
 80051c0:	4610      	mov	r0, r2
 80051c2:	4619      	mov	r1, r3
 80051c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c6:	2200      	movs	r2, #0
 80051c8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80051ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051cc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80051d0:	f7fb f856 	bl	8000280 <__aeabi_uldivmod>
 80051d4:	4602      	mov	r2, r0
 80051d6:	460b      	mov	r3, r1
 80051d8:	4613      	mov	r3, r2
 80051da:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80051dc:	e058      	b.n	8005290 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051de:	4b38      	ldr	r3, [pc, #224]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	099b      	lsrs	r3, r3, #6
 80051e4:	2200      	movs	r2, #0
 80051e6:	4618      	mov	r0, r3
 80051e8:	4611      	mov	r1, r2
 80051ea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80051ee:	623b      	str	r3, [r7, #32]
 80051f0:	2300      	movs	r3, #0
 80051f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80051f4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80051f8:	4642      	mov	r2, r8
 80051fa:	464b      	mov	r3, r9
 80051fc:	f04f 0000 	mov.w	r0, #0
 8005200:	f04f 0100 	mov.w	r1, #0
 8005204:	0159      	lsls	r1, r3, #5
 8005206:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800520a:	0150      	lsls	r0, r2, #5
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4641      	mov	r1, r8
 8005212:	ebb2 0a01 	subs.w	sl, r2, r1
 8005216:	4649      	mov	r1, r9
 8005218:	eb63 0b01 	sbc.w	fp, r3, r1
 800521c:	f04f 0200 	mov.w	r2, #0
 8005220:	f04f 0300 	mov.w	r3, #0
 8005224:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005228:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800522c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005230:	ebb2 040a 	subs.w	r4, r2, sl
 8005234:	eb63 050b 	sbc.w	r5, r3, fp
 8005238:	f04f 0200 	mov.w	r2, #0
 800523c:	f04f 0300 	mov.w	r3, #0
 8005240:	00eb      	lsls	r3, r5, #3
 8005242:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005246:	00e2      	lsls	r2, r4, #3
 8005248:	4614      	mov	r4, r2
 800524a:	461d      	mov	r5, r3
 800524c:	4643      	mov	r3, r8
 800524e:	18e3      	adds	r3, r4, r3
 8005250:	603b      	str	r3, [r7, #0]
 8005252:	464b      	mov	r3, r9
 8005254:	eb45 0303 	adc.w	r3, r5, r3
 8005258:	607b      	str	r3, [r7, #4]
 800525a:	f04f 0200 	mov.w	r2, #0
 800525e:	f04f 0300 	mov.w	r3, #0
 8005262:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005266:	4629      	mov	r1, r5
 8005268:	028b      	lsls	r3, r1, #10
 800526a:	4621      	mov	r1, r4
 800526c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005270:	4621      	mov	r1, r4
 8005272:	028a      	lsls	r2, r1, #10
 8005274:	4610      	mov	r0, r2
 8005276:	4619      	mov	r1, r3
 8005278:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800527a:	2200      	movs	r2, #0
 800527c:	61bb      	str	r3, [r7, #24]
 800527e:	61fa      	str	r2, [r7, #28]
 8005280:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005284:	f7fa fffc 	bl	8000280 <__aeabi_uldivmod>
 8005288:	4602      	mov	r2, r0
 800528a:	460b      	mov	r3, r1
 800528c:	4613      	mov	r3, r2
 800528e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005290:	4b0b      	ldr	r3, [pc, #44]	@ (80052c0 <HAL_RCC_GetSysClockFreq+0x200>)
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	0c1b      	lsrs	r3, r3, #16
 8005296:	f003 0303 	and.w	r3, r3, #3
 800529a:	3301      	adds	r3, #1
 800529c:	005b      	lsls	r3, r3, #1
 800529e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80052a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80052a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80052a8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052aa:	e002      	b.n	80052b2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80052ac:	4b05      	ldr	r3, [pc, #20]	@ (80052c4 <HAL_RCC_GetSysClockFreq+0x204>)
 80052ae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80052b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3750      	adds	r7, #80	@ 0x50
 80052b8:	46bd      	mov	sp, r7
 80052ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052be:	bf00      	nop
 80052c0:	40023800 	.word	0x40023800
 80052c4:	00f42400 	.word	0x00f42400
 80052c8:	007a1200 	.word	0x007a1200

080052cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80052d0:	4b03      	ldr	r3, [pc, #12]	@ (80052e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80052d2:	681b      	ldr	r3, [r3, #0]
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	46bd      	mov	sp, r7
 80052d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop
 80052e0:	200004c4 	.word	0x200004c4

080052e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80052e8:	f7ff fff0 	bl	80052cc <HAL_RCC_GetHCLKFreq>
 80052ec:	4602      	mov	r2, r0
 80052ee:	4b05      	ldr	r3, [pc, #20]	@ (8005304 <HAL_RCC_GetPCLK1Freq+0x20>)
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	0a9b      	lsrs	r3, r3, #10
 80052f4:	f003 0307 	and.w	r3, r3, #7
 80052f8:	4903      	ldr	r1, [pc, #12]	@ (8005308 <HAL_RCC_GetPCLK1Freq+0x24>)
 80052fa:	5ccb      	ldrb	r3, [r1, r3]
 80052fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005300:	4618      	mov	r0, r3
 8005302:	bd80      	pop	{r7, pc}
 8005304:	40023800 	.word	0x40023800
 8005308:	0800db50 	.word	0x0800db50

0800530c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005314:	2300      	movs	r3, #0
 8005316:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005318:	2300      	movs	r3, #0
 800531a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f003 0301 	and.w	r3, r3, #1
 8005324:	2b00      	cmp	r3, #0
 8005326:	d105      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005330:	2b00      	cmp	r3, #0
 8005332:	d035      	beq.n	80053a0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005334:	4b67      	ldr	r3, [pc, #412]	@ (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005336:	2200      	movs	r2, #0
 8005338:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800533a:	f7fc fc47 	bl	8001bcc <HAL_GetTick>
 800533e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005340:	e008      	b.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005342:	f7fc fc43 	bl	8001bcc <HAL_GetTick>
 8005346:	4602      	mov	r2, r0
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	2b02      	cmp	r3, #2
 800534e:	d901      	bls.n	8005354 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e0ba      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005354:	4b60      	ldr	r3, [pc, #384]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d1f0      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	685b      	ldr	r3, [r3, #4]
 8005364:	019a      	lsls	r2, r3, #6
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	071b      	lsls	r3, r3, #28
 800536c:	495a      	ldr	r1, [pc, #360]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800536e:	4313      	orrs	r3, r2
 8005370:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005374:	4b57      	ldr	r3, [pc, #348]	@ (80054d4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8005376:	2201      	movs	r2, #1
 8005378:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800537a:	f7fc fc27 	bl	8001bcc <HAL_GetTick>
 800537e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005380:	e008      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005382:	f7fc fc23 	bl	8001bcc <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	2b02      	cmp	r3, #2
 800538e:	d901      	bls.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005390:	2303      	movs	r3, #3
 8005392:	e09a      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005394:	4b50      	ldr	r3, [pc, #320]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d0f0      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	f000 8083 	beq.w	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80053ae:	2300      	movs	r3, #0
 80053b0:	60fb      	str	r3, [r7, #12]
 80053b2:	4b49      	ldr	r3, [pc, #292]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053b6:	4a48      	ldr	r2, [pc, #288]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80053be:	4b46      	ldr	r3, [pc, #280]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053c6:	60fb      	str	r3, [r7, #12]
 80053c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80053ca:	4b44      	ldr	r3, [pc, #272]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	4a43      	ldr	r2, [pc, #268]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80053d6:	f7fc fbf9 	bl	8001bcc <HAL_GetTick>
 80053da:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053dc:	e008      	b.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80053de:	f7fc fbf5 	bl	8001bcc <HAL_GetTick>
 80053e2:	4602      	mov	r2, r0
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	1ad3      	subs	r3, r2, r3
 80053e8:	2b02      	cmp	r3, #2
 80053ea:	d901      	bls.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80053ec:	2303      	movs	r3, #3
 80053ee:	e06c      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80053f0:	4b3a      	ldr	r3, [pc, #232]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0f0      	beq.n	80053de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053fc:	4b36      	ldr	r3, [pc, #216]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005400:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005404:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d02f      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	68db      	ldr	r3, [r3, #12]
 8005410:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005414:	693a      	ldr	r2, [r7, #16]
 8005416:	429a      	cmp	r2, r3
 8005418:	d028      	beq.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800541a:	4b2f      	ldr	r3, [pc, #188]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800541e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005422:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005424:	4b2e      	ldr	r3, [pc, #184]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005426:	2201      	movs	r2, #1
 8005428:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800542a:	4b2d      	ldr	r3, [pc, #180]	@ (80054e0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005430:	4a29      	ldr	r2, [pc, #164]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005436:	4b28      	ldr	r3, [pc, #160]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005438:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b01      	cmp	r3, #1
 8005440:	d114      	bne.n	800546c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005442:	f7fc fbc3 	bl	8001bcc <HAL_GetTick>
 8005446:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005448:	e00a      	b.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800544a:	f7fc fbbf 	bl	8001bcc <HAL_GetTick>
 800544e:	4602      	mov	r2, r0
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	1ad3      	subs	r3, r2, r3
 8005454:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005458:	4293      	cmp	r3, r2
 800545a:	d901      	bls.n	8005460 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800545c:	2303      	movs	r3, #3
 800545e:	e034      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005460:	4b1d      	ldr	r3, [pc, #116]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005462:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005464:	f003 0302 	and.w	r3, r3, #2
 8005468:	2b00      	cmp	r3, #0
 800546a:	d0ee      	beq.n	800544a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	68db      	ldr	r3, [r3, #12]
 8005470:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005474:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005478:	d10d      	bne.n	8005496 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800547a:	4b17      	ldr	r3, [pc, #92]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800548a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800548e:	4912      	ldr	r1, [pc, #72]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005490:	4313      	orrs	r3, r2
 8005492:	608b      	str	r3, [r1, #8]
 8005494:	e005      	b.n	80054a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005496:	4b10      	ldr	r3, [pc, #64]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	4a0f      	ldr	r2, [pc, #60]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800549c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80054a0:	6093      	str	r3, [r2, #8]
 80054a2:	4b0d      	ldr	r3, [pc, #52]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054a4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ae:	490a      	ldr	r1, [pc, #40]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f003 0308 	and.w	r3, r3, #8
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	7c1a      	ldrb	r2, [r3, #16]
 80054c4:	4b07      	ldr	r3, [pc, #28]	@ (80054e4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80054c6:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80054c8:	2300      	movs	r3, #0
}
 80054ca:	4618      	mov	r0, r3
 80054cc:	3718      	adds	r7, #24
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	42470068 	.word	0x42470068
 80054d8:	40023800 	.word	0x40023800
 80054dc:	40007000 	.word	0x40007000
 80054e0:	42470e40 	.word	0x42470e40
 80054e4:	424711e0 	.word	0x424711e0

080054e8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b084      	sub	sp, #16
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d101      	bne.n	80054fe <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e066      	b.n	80055cc <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	7f5b      	ldrb	r3, [r3, #29]
 8005502:	b2db      	uxtb	r3, r3
 8005504:	2b00      	cmp	r3, #0
 8005506:	d105      	bne.n	8005514 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800550e:	6878      	ldr	r0, [r7, #4]
 8005510:	f7fb ffb0 	bl	8001474 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	22ca      	movs	r2, #202	@ 0xca
 8005520:	625a      	str	r2, [r3, #36]	@ 0x24
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	2253      	movs	r2, #83	@ 0x53
 8005528:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800552a:	6878      	ldr	r0, [r7, #4]
 800552c:	f000 fb2a 	bl	8005b84 <RTC_EnterInitMode>
 8005530:	4603      	mov	r3, r0
 8005532:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d12c      	bne.n	8005594 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	689b      	ldr	r3, [r3, #8]
 8005540:	687a      	ldr	r2, [r7, #4]
 8005542:	6812      	ldr	r2, [r2, #0]
 8005544:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8005548:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800554c:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6899      	ldr	r1, [r3, #8]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	685a      	ldr	r2, [r3, #4]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	691b      	ldr	r3, [r3, #16]
 800555c:	431a      	orrs	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	431a      	orrs	r2, r3
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	430a      	orrs	r2, r1
 800556a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	687a      	ldr	r2, [r7, #4]
 8005572:	68d2      	ldr	r2, [r2, #12]
 8005574:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6919      	ldr	r1, [r3, #16]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	041a      	lsls	r2, r3, #16
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	430a      	orrs	r2, r1
 8005588:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fb31 	bl	8005bf2 <RTC_ExitInitMode>
 8005590:	4603      	mov	r3, r0
 8005592:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8005594:	7bfb      	ldrb	r3, [r7, #15]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d113      	bne.n	80055c2 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80055a8:	641a      	str	r2, [r3, #64]	@ 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	699a      	ldr	r2, [r3, #24]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	430a      	orrs	r2, r1
 80055ba:	641a      	str	r2, [r3, #64]	@ 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	22ff      	movs	r2, #255	@ 0xff
 80055c8:	625a      	str	r2, [r3, #36]	@ 0x24

  return status;
 80055ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80055d4:	b590      	push	{r4, r7, lr}
 80055d6:	b087      	sub	sp, #28
 80055d8:	af00      	add	r7, sp, #0
 80055da:	60f8      	str	r0, [r7, #12]
 80055dc:	60b9      	str	r1, [r7, #8]
 80055de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	7f1b      	ldrb	r3, [r3, #28]
 80055e8:	2b01      	cmp	r3, #1
 80055ea:	d101      	bne.n	80055f0 <HAL_RTC_SetTime+0x1c>
 80055ec:	2302      	movs	r3, #2
 80055ee:	e087      	b.n	8005700 <HAL_RTC_SetTime+0x12c>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2201      	movs	r2, #1
 80055f4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2202      	movs	r2, #2
 80055fa:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d126      	bne.n	8005650 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800560c:	2b00      	cmp	r3, #0
 800560e:	d102      	bne.n	8005616 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2200      	movs	r2, #0
 8005614:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005616:	68bb      	ldr	r3, [r7, #8]
 8005618:	781b      	ldrb	r3, [r3, #0]
 800561a:	4618      	mov	r0, r3
 800561c:	f000 fb0e 	bl	8005c3c <RTC_ByteToBcd2>
 8005620:	4603      	mov	r3, r0
 8005622:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005624:	68bb      	ldr	r3, [r7, #8]
 8005626:	785b      	ldrb	r3, [r3, #1]
 8005628:	4618      	mov	r0, r3
 800562a:	f000 fb07 	bl	8005c3c <RTC_ByteToBcd2>
 800562e:	4603      	mov	r3, r0
 8005630:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005632:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	789b      	ldrb	r3, [r3, #2]
 8005638:	4618      	mov	r0, r3
 800563a:	f000 faff 	bl	8005c3c <RTC_ByteToBcd2>
 800563e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005640:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	78db      	ldrb	r3, [r3, #3]
 8005648:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800564a:	4313      	orrs	r3, r2
 800564c:	617b      	str	r3, [r7, #20]
 800564e:	e018      	b.n	8005682 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800565a:	2b00      	cmp	r3, #0
 800565c:	d102      	bne.n	8005664 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800565e:	68bb      	ldr	r3, [r7, #8]
 8005660:	2200      	movs	r2, #0
 8005662:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005664:	68bb      	ldr	r3, [r7, #8]
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	785b      	ldrb	r3, [r3, #1]
 800566e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005670:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005676:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	78db      	ldrb	r3, [r3, #3]
 800567c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800567e:	4313      	orrs	r3, r2
 8005680:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	22ca      	movs	r2, #202	@ 0xca
 8005688:	625a      	str	r2, [r3, #36]	@ 0x24
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2253      	movs	r2, #83	@ 0x53
 8005690:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8005692:	68f8      	ldr	r0, [r7, #12]
 8005694:	f000 fa76 	bl	8005b84 <RTC_EnterInitMode>
 8005698:	4603      	mov	r3, r0
 800569a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800569c:	7cfb      	ldrb	r3, [r7, #19]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d120      	bne.n	80056e4 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	681a      	ldr	r2, [r3, #0]
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80056ac:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80056b0:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	689a      	ldr	r2, [r3, #8]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80056c0:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	6899      	ldr	r1, [r3, #8]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	431a      	orrs	r2, r3
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f000 fa89 	bl	8005bf2 <RTC_ExitInitMode>
 80056e0:	4603      	mov	r3, r0
 80056e2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80056e4:	7cfb      	ldrb	r3, [r7, #19]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d102      	bne.n	80056f0 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2201      	movs	r2, #1
 80056ee:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	22ff      	movs	r2, #255	@ 0xff
 80056f6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	771a      	strb	r2, [r3, #28]

  return status;
 80056fe:	7cfb      	ldrb	r3, [r7, #19]
}
 8005700:	4618      	mov	r0, r3
 8005702:	371c      	adds	r7, #28
 8005704:	46bd      	mov	sp, r7
 8005706:	bd90      	pop	{r4, r7, pc}

08005708 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005708:	b590      	push	{r4, r7, lr}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005714:	2300      	movs	r3, #0
 8005716:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	7f1b      	ldrb	r3, [r3, #28]
 800571c:	2b01      	cmp	r3, #1
 800571e:	d101      	bne.n	8005724 <HAL_RTC_SetDate+0x1c>
 8005720:	2302      	movs	r3, #2
 8005722:	e071      	b.n	8005808 <HAL_RTC_SetDate+0x100>
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2201      	movs	r2, #1
 8005728:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2202      	movs	r2, #2
 800572e:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d10e      	bne.n	8005754 <HAL_RTC_SetDate+0x4c>
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	785b      	ldrb	r3, [r3, #1]
 800573a:	f003 0310 	and.w	r3, r3, #16
 800573e:	2b00      	cmp	r3, #0
 8005740:	d008      	beq.n	8005754 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	785b      	ldrb	r3, [r3, #1]
 8005746:	f023 0310 	bic.w	r3, r3, #16
 800574a:	b2db      	uxtb	r3, r3
 800574c:	330a      	adds	r3, #10
 800574e:	b2da      	uxtb	r2, r3
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d11c      	bne.n	8005794 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800575a:	68bb      	ldr	r3, [r7, #8]
 800575c:	78db      	ldrb	r3, [r3, #3]
 800575e:	4618      	mov	r0, r3
 8005760:	f000 fa6c 	bl	8005c3c <RTC_ByteToBcd2>
 8005764:	4603      	mov	r3, r0
 8005766:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	785b      	ldrb	r3, [r3, #1]
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fa65 	bl	8005c3c <RTC_ByteToBcd2>
 8005772:	4603      	mov	r3, r0
 8005774:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005776:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	789b      	ldrb	r3, [r3, #2]
 800577c:	4618      	mov	r0, r3
 800577e:	f000 fa5d 	bl	8005c3c <RTC_ByteToBcd2>
 8005782:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005784:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	781b      	ldrb	r3, [r3, #0]
 800578c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800578e:	4313      	orrs	r3, r2
 8005790:	617b      	str	r3, [r7, #20]
 8005792:	e00e      	b.n	80057b2 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	78db      	ldrb	r3, [r3, #3]
 8005798:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	785b      	ldrb	r3, [r3, #1]
 800579e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80057a0:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 80057a2:	68ba      	ldr	r2, [r7, #8]
 80057a4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 80057a6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80057ae:	4313      	orrs	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	22ca      	movs	r2, #202	@ 0xca
 80057b8:	625a      	str	r2, [r3, #36]	@ 0x24
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	2253      	movs	r2, #83	@ 0x53
 80057c0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f000 f9de 	bl	8005b84 <RTC_EnterInitMode>
 80057c8:	4603      	mov	r3, r0
 80057ca:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80057cc:	7cfb      	ldrb	r3, [r7, #19]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d10c      	bne.n	80057ec <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	697b      	ldr	r3, [r7, #20]
 80057d8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80057dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80057e0:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f000 fa05 	bl	8005bf2 <RTC_ExitInitMode>
 80057e8:	4603      	mov	r3, r0
 80057ea:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80057ec:	7cfb      	ldrb	r3, [r7, #19]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d102      	bne.n	80057f8 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2201      	movs	r2, #1
 80057f6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	22ff      	movs	r2, #255	@ 0xff
 80057fe:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	771a      	strb	r2, [r3, #28]

  return status;
 8005806:	7cfb      	ldrb	r3, [r7, #19]
}
 8005808:	4618      	mov	r0, r3
 800580a:	371c      	adds	r7, #28
 800580c:	46bd      	mov	sp, r7
 800580e:	bd90      	pop	{r4, r7, pc}

08005810 <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8005810:	b590      	push	{r4, r7, lr}
 8005812:	b089      	sub	sp, #36	@ 0x24
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800581c:	4b9a      	ldr	r3, [pc, #616]	@ (8005a88 <HAL_RTC_SetAlarm_IT+0x278>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a9a      	ldr	r2, [pc, #616]	@ (8005a8c <HAL_RTC_SetAlarm_IT+0x27c>)
 8005822:	fba2 2303 	umull	r2, r3, r2, r3
 8005826:	0adb      	lsrs	r3, r3, #11
 8005828:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800582c:	fb02 f303 	mul.w	r3, r2, r3
 8005830:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 8005832:	2300      	movs	r3, #0
 8005834:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8005836:	2300      	movs	r3, #0
 8005838:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	7f1b      	ldrb	r3, [r3, #28]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d101      	bne.n	8005846 <HAL_RTC_SetAlarm_IT+0x36>
 8005842:	2302      	movs	r3, #2
 8005844:	e11c      	b.n	8005a80 <HAL_RTC_SetAlarm_IT+0x270>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	2201      	movs	r2, #1
 800584a:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2202      	movs	r2, #2
 8005850:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d137      	bne.n	80058c8 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005862:	2b00      	cmp	r3, #0
 8005864:	d102      	bne.n	800586c <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	2200      	movs	r2, #0
 800586a:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	781b      	ldrb	r3, [r3, #0]
 8005870:	4618      	mov	r0, r3
 8005872:	f000 f9e3 	bl	8005c3c <RTC_ByteToBcd2>
 8005876:	4603      	mov	r3, r0
 8005878:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800587a:	68bb      	ldr	r3, [r7, #8]
 800587c:	785b      	ldrb	r3, [r3, #1]
 800587e:	4618      	mov	r0, r3
 8005880:	f000 f9dc 	bl	8005c3c <RTC_ByteToBcd2>
 8005884:	4603      	mov	r3, r0
 8005886:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8005888:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	789b      	ldrb	r3, [r3, #2]
 800588e:	4618      	mov	r0, r3
 8005890:	f000 f9d4 	bl	8005c3c <RTC_ByteToBcd2>
 8005894:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8005896:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	78db      	ldrb	r3, [r3, #3]
 800589e:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80058a0:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058aa:	4618      	mov	r0, r3
 80058ac:	f000 f9c6 	bl	8005c3c <RTC_ByteToBcd2>
 80058b0:	4603      	mov	r3, r0
 80058b2:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80058b4:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80058bc:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80058be:	68bb      	ldr	r3, [r7, #8]
 80058c0:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80058c2:	4313      	orrs	r3, r2
 80058c4:	61fb      	str	r3, [r7, #28]
 80058c6:	e023      	b.n	8005910 <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d102      	bne.n	80058dc <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	2200      	movs	r2, #0
 80058da:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	781b      	ldrb	r3, [r3, #0]
 80058e0:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80058e2:	68bb      	ldr	r3, [r7, #8]
 80058e4:	785b      	ldrb	r3, [r3, #1]
 80058e6:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80058e8:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80058ee:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	78db      	ldrb	r3, [r3, #3]
 80058f4:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 80058f6:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80058fe:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8005900:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8005906:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800590c:	4313      	orrs	r3, r2
 800590e:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8005918:	4313      	orrs	r3, r2
 800591a:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	22ca      	movs	r2, #202	@ 0xca
 8005922:	625a      	str	r2, [r3, #36]	@ 0x24
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	2253      	movs	r2, #83	@ 0x53
 800592a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005930:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005934:	d141      	bne.n	80059ba <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689a      	ldr	r2, [r3, #8]
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005944:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	b2da      	uxtb	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8005956:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	1e5a      	subs	r2, r3, #1
 800595c:	617a      	str	r2, [r7, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10b      	bne.n	800597a <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	22ff      	movs	r2, #255	@ 0xff
 8005968:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2203      	movs	r2, #3
 800596e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005976:	2303      	movs	r3, #3
 8005978:	e082      	b.n	8005a80 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f003 0301 	and.w	r3, r3, #1
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0e7      	beq.n	8005958 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	69ba      	ldr	r2, [r7, #24]
 8005996:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	689a      	ldr	r2, [r3, #8]
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80059a6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	689a      	ldr	r2, [r3, #8]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80059b6:	609a      	str	r2, [r3, #8]
 80059b8:	e04b      	b.n	8005a52 <HAL_RTC_SetAlarm_IT+0x242>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	689a      	ldr	r2, [r3, #8]
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80059c8:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	b2da      	uxtb	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80059da:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80059dc:	4b2a      	ldr	r3, [pc, #168]	@ (8005a88 <HAL_RTC_SetAlarm_IT+0x278>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a2a      	ldr	r2, [pc, #168]	@ (8005a8c <HAL_RTC_SetAlarm_IT+0x27c>)
 80059e2:	fba2 2303 	umull	r2, r3, r2, r3
 80059e6:	0adb      	lsrs	r3, r3, #11
 80059e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80059ec:	fb02 f303 	mul.w	r3, r2, r3
 80059f0:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      if (count-- == 0U)
 80059f2:	697b      	ldr	r3, [r7, #20]
 80059f4:	1e5a      	subs	r2, r3, #1
 80059f6:	617a      	str	r2, [r7, #20]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d10b      	bne.n	8005a14 <HAL_RTC_SetAlarm_IT+0x204>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	22ff      	movs	r2, #255	@ 0xff
 8005a02:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2203      	movs	r2, #3
 8005a08:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2200      	movs	r2, #0
 8005a0e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8005a10:	2303      	movs	r3, #3
 8005a12:	e035      	b.n	8005a80 <HAL_RTC_SetAlarm_IT+0x270>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	68db      	ldr	r3, [r3, #12]
 8005a1a:	f003 0302 	and.w	r3, r3, #2
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0e7      	beq.n	80059f2 <HAL_RTC_SetAlarm_IT+0x1e2>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	69fa      	ldr	r2, [r7, #28]
 8005a28:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	69ba      	ldr	r2, [r7, #24]
 8005a30:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689a      	ldr	r2, [r3, #8]
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a40:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	689a      	ldr	r2, [r3, #8]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005a50:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8005a52:	4b0f      	ldr	r3, [pc, #60]	@ (8005a90 <HAL_RTC_SetAlarm_IT+0x280>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a0e      	ldr	r2, [pc, #56]	@ (8005a90 <HAL_RTC_SetAlarm_IT+0x280>)
 8005a58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a5c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8005a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a90 <HAL_RTC_SetAlarm_IT+0x280>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	4a0b      	ldr	r2, [pc, #44]	@ (8005a90 <HAL_RTC_SetAlarm_IT+0x280>)
 8005a64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a68:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	22ff      	movs	r2, #255	@ 0xff
 8005a70:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2201      	movs	r2, #1
 8005a76:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3724      	adds	r7, #36	@ 0x24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd90      	pop	{r4, r7, pc}
 8005a88:	200004c4 	.word	0x200004c4
 8005a8c:	10624dd3 	.word	0x10624dd3
 8005a90:	40013c00 	.word	0x40013c00

08005a94 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	b082      	sub	sp, #8
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d012      	beq.n	8005ad0 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	68db      	ldr	r3, [r3, #12]
 8005ab0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d00b      	beq.n	8005ad0 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8005ab8:	6878      	ldr	r0, [r7, #4]
 8005aba:	f000 f831 	bl	8005b20 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	68db      	ldr	r3, [r3, #12]
 8005ac4:	b2da      	uxtb	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8005ace:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d012      	beq.n	8005b04 <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68db      	ldr	r3, [r3, #12]
 8005ae4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d00b      	beq.n	8005b04 <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f000 f8c2 	bl	8005c76 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8005b02:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8005b04:	4b05      	ldr	r3, [pc, #20]	@ (8005b1c <HAL_RTC_AlarmIRQHandler+0x88>)
 8005b06:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005b0a:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	775a      	strb	r2, [r3, #29]
}
 8005b12:	bf00      	nop
 8005b14:	3708      	adds	r7, #8
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	40013c00 	.word	0x40013c00

08005b20 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b32:	4770      	bx	lr

08005b34 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b084      	sub	sp, #16
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68da      	ldr	r2, [r3, #12]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005b4e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005b50:	f7fc f83c 	bl	8001bcc <HAL_GetTick>
 8005b54:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005b56:	e009      	b.n	8005b6c <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005b58:	f7fc f838 	bl	8001bcc <HAL_GetTick>
 8005b5c:	4602      	mov	r2, r0
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005b66:	d901      	bls.n	8005b6c <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e007      	b.n	8005b7c <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f003 0320 	and.w	r3, r3, #32
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d0ee      	beq.n	8005b58 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	3710      	adds	r7, #16
 8005b80:	46bd      	mov	sp, r7
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b084      	sub	sp, #16
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005b90:	2300      	movs	r3, #0
 8005b92:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68db      	ldr	r3, [r3, #12]
 8005b9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d122      	bne.n	8005be8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68da      	ldr	r2, [r3, #12]
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005bb0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bb2:	f7fc f80b 	bl	8001bcc <HAL_GetTick>
 8005bb6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005bb8:	e00c      	b.n	8005bd4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005bba:	f7fc f807 	bl	8001bcc <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	68bb      	ldr	r3, [r7, #8]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bc8:	d904      	bls.n	8005bd4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2204      	movs	r2, #4
 8005bce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005bd0:	2301      	movs	r3, #1
 8005bd2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d102      	bne.n	8005be8 <RTC_EnterInitMode+0x64>
 8005be2:	7bfb      	ldrb	r3, [r7, #15]
 8005be4:	2b01      	cmp	r3, #1
 8005be6:	d1e8      	bne.n	8005bba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bea:	4618      	mov	r0, r3
 8005bec:	3710      	adds	r7, #16
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bd80      	pop	{r7, pc}

08005bf2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005bf2:	b580      	push	{r7, lr}
 8005bf4:	b084      	sub	sp, #16
 8005bf6:	af00      	add	r7, sp, #0
 8005bf8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c0c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f003 0320 	and.w	r3, r3, #32
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d10a      	bne.n	8005c32 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f7ff ff89 	bl	8005b34 <HAL_RTC_WaitForSynchro>
 8005c22:	4603      	mov	r3, r0
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d004      	beq.n	8005c32 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2204      	movs	r2, #4
 8005c2c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005c2e:	2301      	movs	r3, #1
 8005c30:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3710      	adds	r7, #16
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}

08005c3c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8005c4a:	e005      	b.n	8005c58 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005c4c:	7bfb      	ldrb	r3, [r7, #15]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8005c52:	79fb      	ldrb	r3, [r7, #7]
 8005c54:	3b0a      	subs	r3, #10
 8005c56:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005c58:	79fb      	ldrb	r3, [r7, #7]
 8005c5a:	2b09      	cmp	r3, #9
 8005c5c:	d8f6      	bhi.n	8005c4c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005c5e:	7bfb      	ldrb	r3, [r7, #15]
 8005c60:	011b      	lsls	r3, r3, #4
 8005c62:	b2da      	uxtb	r2, r3
 8005c64:	79fb      	ldrb	r3, [r7, #7]
 8005c66:	4313      	orrs	r3, r2
 8005c68:	b2db      	uxtb	r3, r3
}
 8005c6a:	4618      	mov	r0, r3
 8005c6c:	3714      	adds	r7, #20
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c74:	4770      	bx	lr

08005c76 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8005c76:	b480      	push	{r7}
 8005c78:	b083      	sub	sp, #12
 8005c7a:	af00      	add	r7, sp, #0
 8005c7c:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8005c7e:	bf00      	nop
 8005c80:	370c      	adds	r7, #12
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr

08005c8a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005c8a:	b580      	push	{r7, lr}
 8005c8c:	b082      	sub	sp, #8
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d101      	bne.n	8005c9c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005c98:	2301      	movs	r3, #1
 8005c9a:	e07b      	b.n	8005d94 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d108      	bne.n	8005cb6 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005cac:	d009      	beq.n	8005cc2 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	61da      	str	r2, [r3, #28]
 8005cb4:	e005      	b.n	8005cc2 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005cce:	b2db      	uxtb	r3, r3
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d106      	bne.n	8005ce2 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f7fb fbfd 	bl	80014dc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	681a      	ldr	r2, [r3, #0]
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cf8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005d0a:	431a      	orrs	r2, r3
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005d14:	431a      	orrs	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	f003 0302 	and.w	r3, r3, #2
 8005d1e:	431a      	orrs	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	695b      	ldr	r3, [r3, #20]
 8005d24:	f003 0301 	and.w	r3, r3, #1
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	699b      	ldr	r3, [r3, #24]
 8005d2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005d32:	431a      	orrs	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	69db      	ldr	r3, [r3, #28]
 8005d38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005d3c:	431a      	orrs	r2, r3
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005d46:	ea42 0103 	orr.w	r1, r2, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d4e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	430a      	orrs	r2, r1
 8005d58:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	0c1b      	lsrs	r3, r3, #16
 8005d60:	f003 0104 	and.w	r1, r3, #4
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d68:	f003 0210 	and.w	r2, r3, #16
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	430a      	orrs	r2, r1
 8005d72:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	69da      	ldr	r2, [r3, #28]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005d82:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3708      	adds	r7, #8
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}

08005d9c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b088      	sub	sp, #32
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	60f8      	str	r0, [r7, #12]
 8005da4:	60b9      	str	r1, [r7, #8]
 8005da6:	603b      	str	r3, [r7, #0]
 8005da8:	4613      	mov	r3, r2
 8005daa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dac:	2300      	movs	r3, #0
 8005dae:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d101      	bne.n	8005dbe <HAL_SPI_Transmit+0x22>
 8005dba:	2302      	movs	r3, #2
 8005dbc:	e126      	b.n	800600c <HAL_SPI_Transmit+0x270>
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005dc6:	f7fb ff01 	bl	8001bcc <HAL_GetTick>
 8005dca:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005dcc:	88fb      	ldrh	r3, [r7, #6]
 8005dce:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d002      	beq.n	8005de2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005ddc:	2302      	movs	r3, #2
 8005dde:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005de0:	e10b      	b.n	8005ffa <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005de2:	68bb      	ldr	r3, [r7, #8]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d002      	beq.n	8005dee <HAL_SPI_Transmit+0x52>
 8005de8:	88fb      	ldrh	r3, [r7, #6]
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d102      	bne.n	8005df4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005df2:	e102      	b.n	8005ffa <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	2203      	movs	r2, #3
 8005df8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	88fa      	ldrh	r2, [r7, #6]
 8005e0c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	88fa      	ldrh	r2, [r7, #6]
 8005e12:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2200      	movs	r2, #0
 8005e18:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e3a:	d10f      	bne.n	8005e5c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681a      	ldr	r2, [r3, #0]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005e4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005e5a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e66:	2b40      	cmp	r3, #64	@ 0x40
 8005e68:	d007      	beq.n	8005e7a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005e78:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	68db      	ldr	r3, [r3, #12]
 8005e7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e82:	d14b      	bne.n	8005f1c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	685b      	ldr	r3, [r3, #4]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d002      	beq.n	8005e92 <HAL_SPI_Transmit+0xf6>
 8005e8c:	8afb      	ldrh	r3, [r7, #22]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d13e      	bne.n	8005f10 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e96:	881a      	ldrh	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ea2:	1c9a      	adds	r2, r3, #2
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	b29a      	uxth	r2, r3
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005eb6:	e02b      	b.n	8005f10 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	f003 0302 	and.w	r3, r3, #2
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d112      	bne.n	8005eec <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005eca:	881a      	ldrh	r2, [r3, #0]
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ed6:	1c9a      	adds	r2, r3, #2
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	3b01      	subs	r3, #1
 8005ee4:	b29a      	uxth	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005eea:	e011      	b.n	8005f10 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005eec:	f7fb fe6e 	bl	8001bcc <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	69bb      	ldr	r3, [r7, #24]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	683a      	ldr	r2, [r7, #0]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d803      	bhi.n	8005f04 <HAL_SPI_Transmit+0x168>
 8005efc:	683b      	ldr	r3, [r7, #0]
 8005efe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f02:	d102      	bne.n	8005f0a <HAL_SPI_Transmit+0x16e>
 8005f04:	683b      	ldr	r3, [r7, #0]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d102      	bne.n	8005f10 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f0e:	e074      	b.n	8005ffa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1ce      	bne.n	8005eb8 <HAL_SPI_Transmit+0x11c>
 8005f1a:	e04c      	b.n	8005fb6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d002      	beq.n	8005f2a <HAL_SPI_Transmit+0x18e>
 8005f24:	8afb      	ldrh	r3, [r7, #22]
 8005f26:	2b01      	cmp	r3, #1
 8005f28:	d140      	bne.n	8005fac <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	330c      	adds	r3, #12
 8005f34:	7812      	ldrb	r2, [r2, #0]
 8005f36:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f3c:	1c5a      	adds	r2, r3, #1
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	3b01      	subs	r3, #1
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005f50:	e02c      	b.n	8005fac <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	f003 0302 	and.w	r3, r3, #2
 8005f5c:	2b02      	cmp	r3, #2
 8005f5e:	d113      	bne.n	8005f88 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	330c      	adds	r3, #12
 8005f6a:	7812      	ldrb	r2, [r2, #0]
 8005f6c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f72:	1c5a      	adds	r2, r3, #1
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29a      	uxth	r2, r3
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005f86:	e011      	b.n	8005fac <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f88:	f7fb fe20 	bl	8001bcc <HAL_GetTick>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	69bb      	ldr	r3, [r7, #24]
 8005f90:	1ad3      	subs	r3, r2, r3
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d803      	bhi.n	8005fa0 <HAL_SPI_Transmit+0x204>
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9e:	d102      	bne.n	8005fa6 <HAL_SPI_Transmit+0x20a>
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d102      	bne.n	8005fac <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005fa6:	2303      	movs	r3, #3
 8005fa8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005faa:	e026      	b.n	8005ffa <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005fb0:	b29b      	uxth	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d1cd      	bne.n	8005f52 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fb6:	69ba      	ldr	r2, [r7, #24]
 8005fb8:	6839      	ldr	r1, [r7, #0]
 8005fba:	68f8      	ldr	r0, [r7, #12]
 8005fbc:	f000 fbcc 	bl	8006758 <SPI_EndRxTxTransaction>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d002      	beq.n	8005fcc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d10a      	bne.n	8005fea <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	613b      	str	r3, [r7, #16]
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	613b      	str	r3, [r7, #16]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	613b      	str	r3, [r7, #16]
 8005fe8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d002      	beq.n	8005ff8 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	77fb      	strb	r3, [r7, #31]
 8005ff6:	e000      	b.n	8005ffa <HAL_SPI_Transmit+0x25e>
  }

error:
 8005ff8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800600a:	7ffb      	ldrb	r3, [r7, #31]
}
 800600c:	4618      	mov	r0, r3
 800600e:	3720      	adds	r7, #32
 8006010:	46bd      	mov	sp, r7
 8006012:	bd80      	pop	{r7, pc}

08006014 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b088      	sub	sp, #32
 8006018:	af02      	add	r7, sp, #8
 800601a:	60f8      	str	r0, [r7, #12]
 800601c:	60b9      	str	r1, [r7, #8]
 800601e:	603b      	str	r3, [r7, #0]
 8006020:	4613      	mov	r3, r2
 8006022:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006024:	2300      	movs	r3, #0
 8006026:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006030:	d112      	bne.n	8006058 <HAL_SPI_Receive+0x44>
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d10e      	bne.n	8006058 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2204      	movs	r2, #4
 800603e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006042:	88fa      	ldrh	r2, [r7, #6]
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	9300      	str	r3, [sp, #0]
 8006048:	4613      	mov	r3, r2
 800604a:	68ba      	ldr	r2, [r7, #8]
 800604c:	68b9      	ldr	r1, [r7, #8]
 800604e:	68f8      	ldr	r0, [r7, #12]
 8006050:	f000 f8f1 	bl	8006236 <HAL_SPI_TransmitReceive>
 8006054:	4603      	mov	r3, r0
 8006056:	e0ea      	b.n	800622e <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800605e:	2b01      	cmp	r3, #1
 8006060:	d101      	bne.n	8006066 <HAL_SPI_Receive+0x52>
 8006062:	2302      	movs	r3, #2
 8006064:	e0e3      	b.n	800622e <HAL_SPI_Receive+0x21a>
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2201      	movs	r2, #1
 800606a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800606e:	f7fb fdad 	bl	8001bcc <HAL_GetTick>
 8006072:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800607a:	b2db      	uxtb	r3, r3
 800607c:	2b01      	cmp	r3, #1
 800607e:	d002      	beq.n	8006086 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006080:	2302      	movs	r3, #2
 8006082:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006084:	e0ca      	b.n	800621c <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	2b00      	cmp	r3, #0
 800608a:	d002      	beq.n	8006092 <HAL_SPI_Receive+0x7e>
 800608c:	88fb      	ldrh	r3, [r7, #6]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006096:	e0c1      	b.n	800621c <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	2204      	movs	r2, #4
 800609c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	68ba      	ldr	r2, [r7, #8]
 80060aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	88fa      	ldrh	r2, [r7, #6]
 80060b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	88fa      	ldrh	r2, [r7, #6]
 80060b6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2200      	movs	r2, #0
 80060c2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2200      	movs	r2, #0
 80060d4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80060de:	d10f      	bne.n	8006100 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80060ee:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80060fe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800610a:	2b40      	cmp	r3, #64	@ 0x40
 800610c:	d007      	beq.n	800611e <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800611c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	68db      	ldr	r3, [r3, #12]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d162      	bne.n	80061ec <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006126:	e02e      	b.n	8006186 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	f003 0301 	and.w	r3, r3, #1
 8006132:	2b01      	cmp	r3, #1
 8006134:	d115      	bne.n	8006162 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f103 020c 	add.w	r2, r3, #12
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006142:	7812      	ldrb	r2, [r2, #0]
 8006144:	b2d2      	uxtb	r2, r2
 8006146:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800614c:	1c5a      	adds	r2, r3, #1
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006156:	b29b      	uxth	r3, r3
 8006158:	3b01      	subs	r3, #1
 800615a:	b29a      	uxth	r2, r3
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006160:	e011      	b.n	8006186 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006162:	f7fb fd33 	bl	8001bcc <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d803      	bhi.n	800617a <HAL_SPI_Receive+0x166>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006178:	d102      	bne.n	8006180 <HAL_SPI_Receive+0x16c>
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	2b00      	cmp	r3, #0
 800617e:	d102      	bne.n	8006186 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8006180:	2303      	movs	r3, #3
 8006182:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006184:	e04a      	b.n	800621c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800618a:	b29b      	uxth	r3, r3
 800618c:	2b00      	cmp	r3, #0
 800618e:	d1cb      	bne.n	8006128 <HAL_SPI_Receive+0x114>
 8006190:	e031      	b.n	80061f6 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f003 0301 	and.w	r3, r3, #1
 800619c:	2b01      	cmp	r3, #1
 800619e:	d113      	bne.n	80061c8 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061aa:	b292      	uxth	r2, r2
 80061ac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b2:	1c9a      	adds	r2, r3, #2
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061bc:	b29b      	uxth	r3, r3
 80061be:	3b01      	subs	r3, #1
 80061c0:	b29a      	uxth	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061c6:	e011      	b.n	80061ec <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061c8:	f7fb fd00 	bl	8001bcc <HAL_GetTick>
 80061cc:	4602      	mov	r2, r0
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	1ad3      	subs	r3, r2, r3
 80061d2:	683a      	ldr	r2, [r7, #0]
 80061d4:	429a      	cmp	r2, r3
 80061d6:	d803      	bhi.n	80061e0 <HAL_SPI_Receive+0x1cc>
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061de:	d102      	bne.n	80061e6 <HAL_SPI_Receive+0x1d2>
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d102      	bne.n	80061ec <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80061e6:	2303      	movs	r3, #3
 80061e8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80061ea:	e017      	b.n	800621c <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061f0:	b29b      	uxth	r3, r3
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1cd      	bne.n	8006192 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80061f6:	693a      	ldr	r2, [r7, #16]
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	68f8      	ldr	r0, [r7, #12]
 80061fc:	f000 fa46 	bl	800668c <SPI_EndRxTransaction>
 8006200:	4603      	mov	r3, r0
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	2220      	movs	r2, #32
 800620a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006210:	2b00      	cmp	r3, #0
 8006212:	d002      	beq.n	800621a <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006214:	2301      	movs	r3, #1
 8006216:	75fb      	strb	r3, [r7, #23]
 8006218:	e000      	b.n	800621c <HAL_SPI_Receive+0x208>
  }

error :
 800621a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	2200      	movs	r2, #0
 8006228:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800622c:	7dfb      	ldrb	r3, [r7, #23]
}
 800622e:	4618      	mov	r0, r3
 8006230:	3718      	adds	r7, #24
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}

08006236 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006236:	b580      	push	{r7, lr}
 8006238:	b08c      	sub	sp, #48	@ 0x30
 800623a:	af00      	add	r7, sp, #0
 800623c:	60f8      	str	r0, [r7, #12]
 800623e:	60b9      	str	r1, [r7, #8]
 8006240:	607a      	str	r2, [r7, #4]
 8006242:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006244:	2301      	movs	r3, #1
 8006246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006248:	2300      	movs	r3, #0
 800624a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_SPI_TransmitReceive+0x26>
 8006258:	2302      	movs	r3, #2
 800625a:	e18a      	b.n	8006572 <HAL_SPI_TransmitReceive+0x33c>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006264:	f7fb fcb2 	bl	8001bcc <HAL_GetTick>
 8006268:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006270:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	685b      	ldr	r3, [r3, #4]
 8006278:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800627a:	887b      	ldrh	r3, [r7, #2]
 800627c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800627e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006282:	2b01      	cmp	r3, #1
 8006284:	d00f      	beq.n	80062a6 <HAL_SPI_TransmitReceive+0x70>
 8006286:	69fb      	ldr	r3, [r7, #28]
 8006288:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800628c:	d107      	bne.n	800629e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d103      	bne.n	800629e <HAL_SPI_TransmitReceive+0x68>
 8006296:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800629a:	2b04      	cmp	r3, #4
 800629c:	d003      	beq.n	80062a6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800629e:	2302      	movs	r3, #2
 80062a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062a4:	e15b      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d005      	beq.n	80062b8 <HAL_SPI_TransmitReceive+0x82>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d002      	beq.n	80062b8 <HAL_SPI_TransmitReceive+0x82>
 80062b2:	887b      	ldrh	r3, [r7, #2]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d103      	bne.n	80062c0 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80062b8:	2301      	movs	r3, #1
 80062ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 80062be:	e14e      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b04      	cmp	r3, #4
 80062ca:	d003      	beq.n	80062d4 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2205      	movs	r2, #5
 80062d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2200      	movs	r2, #0
 80062d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	687a      	ldr	r2, [r7, #4]
 80062de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	887a      	ldrh	r2, [r7, #2]
 80062e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	887a      	ldrh	r2, [r7, #2]
 80062ea:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	887a      	ldrh	r2, [r7, #2]
 80062f6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	887a      	ldrh	r2, [r7, #2]
 80062fc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	2200      	movs	r2, #0
 8006308:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006314:	2b40      	cmp	r3, #64	@ 0x40
 8006316:	d007      	beq.n	8006328 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006326:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006330:	d178      	bne.n	8006424 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_SPI_TransmitReceive+0x10a>
 800633a:	8b7b      	ldrh	r3, [r7, #26]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d166      	bne.n	800640e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006344:	881a      	ldrh	r2, [r3, #0]
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006350:	1c9a      	adds	r2, r3, #2
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800635a:	b29b      	uxth	r3, r3
 800635c:	3b01      	subs	r3, #1
 800635e:	b29a      	uxth	r2, r3
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006364:	e053      	b.n	800640e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	f003 0302 	and.w	r3, r3, #2
 8006370:	2b02      	cmp	r3, #2
 8006372:	d11b      	bne.n	80063ac <HAL_SPI_TransmitReceive+0x176>
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d016      	beq.n	80063ac <HAL_SPI_TransmitReceive+0x176>
 800637e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006380:	2b01      	cmp	r3, #1
 8006382:	d113      	bne.n	80063ac <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006388:	881a      	ldrh	r2, [r3, #0]
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006394:	1c9a      	adds	r2, r3, #2
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800639e:	b29b      	uxth	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	d119      	bne.n	80063ee <HAL_SPI_TransmitReceive+0x1b8>
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063be:	b29b      	uxth	r3, r3
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d014      	beq.n	80063ee <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	68da      	ldr	r2, [r3, #12]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063ce:	b292      	uxth	r2, r2
 80063d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063d6:	1c9a      	adds	r2, r3, #2
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	3b01      	subs	r3, #1
 80063e4:	b29a      	uxth	r2, r3
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063ea:	2301      	movs	r3, #1
 80063ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80063ee:	f7fb fbed 	bl	8001bcc <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d807      	bhi.n	800640e <HAL_SPI_TransmitReceive+0x1d8>
 80063fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006400:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006404:	d003      	beq.n	800640e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006406:	2303      	movs	r3, #3
 8006408:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 800640c:	e0a7      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006412:	b29b      	uxth	r3, r3
 8006414:	2b00      	cmp	r3, #0
 8006416:	d1a6      	bne.n	8006366 <HAL_SPI_TransmitReceive+0x130>
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800641c:	b29b      	uxth	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1a1      	bne.n	8006366 <HAL_SPI_TransmitReceive+0x130>
 8006422:	e07c      	b.n	800651e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d002      	beq.n	8006432 <HAL_SPI_TransmitReceive+0x1fc>
 800642c:	8b7b      	ldrh	r3, [r7, #26]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d16b      	bne.n	800650a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	330c      	adds	r3, #12
 800643c:	7812      	ldrb	r2, [r2, #0]
 800643e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006444:	1c5a      	adds	r2, r3, #1
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800644e:	b29b      	uxth	r3, r3
 8006450:	3b01      	subs	r3, #1
 8006452:	b29a      	uxth	r2, r3
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006458:	e057      	b.n	800650a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f003 0302 	and.w	r3, r3, #2
 8006464:	2b02      	cmp	r3, #2
 8006466:	d11c      	bne.n	80064a2 <HAL_SPI_TransmitReceive+0x26c>
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800646c:	b29b      	uxth	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d017      	beq.n	80064a2 <HAL_SPI_TransmitReceive+0x26c>
 8006472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006474:	2b01      	cmp	r3, #1
 8006476:	d114      	bne.n	80064a2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	330c      	adds	r3, #12
 8006482:	7812      	ldrb	r2, [r2, #0]
 8006484:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800648a:	1c5a      	adds	r2, r3, #1
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006494:	b29b      	uxth	r3, r3
 8006496:	3b01      	subs	r3, #1
 8006498:	b29a      	uxth	r2, r3
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800649e:	2300      	movs	r3, #0
 80064a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	f003 0301 	and.w	r3, r3, #1
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d119      	bne.n	80064e4 <HAL_SPI_TransmitReceive+0x2ae>
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d014      	beq.n	80064e4 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	68da      	ldr	r2, [r3, #12]
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c4:	b2d2      	uxtb	r2, r2
 80064c6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064cc:	1c5a      	adds	r2, r3, #1
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	3b01      	subs	r3, #1
 80064da:	b29a      	uxth	r2, r3
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80064e0:	2301      	movs	r3, #1
 80064e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80064e4:	f7fb fb72 	bl	8001bcc <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d803      	bhi.n	80064fc <HAL_SPI_TransmitReceive+0x2c6>
 80064f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80064fa:	d102      	bne.n	8006502 <HAL_SPI_TransmitReceive+0x2cc>
 80064fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d103      	bne.n	800650a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006502:	2303      	movs	r3, #3
 8006504:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        goto error;
 8006508:	e029      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800650e:	b29b      	uxth	r3, r3
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1a2      	bne.n	800645a <HAL_SPI_TransmitReceive+0x224>
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006518:	b29b      	uxth	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d19d      	bne.n	800645a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800651e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006520:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 f918 	bl	8006758 <SPI_EndRxTxTransaction>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d006      	beq.n	800653c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2220      	movs	r2, #32
 8006538:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 800653a:	e010      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	689b      	ldr	r3, [r3, #8]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d10b      	bne.n	800655c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006544:	2300      	movs	r3, #0
 8006546:	617b      	str	r3, [r7, #20]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	617b      	str	r3, [r7, #20]
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	617b      	str	r3, [r7, #20]
 8006558:	697b      	ldr	r3, [r7, #20]
 800655a:	e000      	b.n	800655e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800655c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  __HAL_UNLOCK(hspi);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	2200      	movs	r2, #0
 800656a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800656e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8006572:	4618      	mov	r0, r3
 8006574:	3730      	adds	r7, #48	@ 0x30
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}
	...

0800657c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	4613      	mov	r3, r2
 800658a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800658c:	f7fb fb1e 	bl	8001bcc <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006594:	1a9b      	subs	r3, r3, r2
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	4413      	add	r3, r2
 800659a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800659c:	f7fb fb16 	bl	8001bcc <HAL_GetTick>
 80065a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065a2:	4b39      	ldr	r3, [pc, #228]	@ (8006688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	015b      	lsls	r3, r3, #5
 80065a8:	0d1b      	lsrs	r3, r3, #20
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	fb02 f303 	mul.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065b2:	e054      	b.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ba:	d050      	beq.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065bc:	f7fb fb06 	bl	8001bcc <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d902      	bls.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d13d      	bne.n	800664e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80065e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065ea:	d111      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065f4:	d004      	beq.n	8006600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80065fe:	d107      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800660e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006614:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006618:	d10f      	bne.n	800663a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e017      	b.n	800667e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3b01      	subs	r3, #1
 800665c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	4013      	ands	r3, r2
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	bf0c      	ite	eq
 800666e:	2301      	moveq	r3, #1
 8006670:	2300      	movne	r3, #0
 8006672:	b2db      	uxtb	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	429a      	cmp	r2, r3
 800667a:	d19b      	bne.n	80065b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3720      	adds	r7, #32
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	200004c4 	.word	0x200004c4

0800668c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af02      	add	r7, sp, #8
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066a0:	d111      	bne.n	80066c6 <SPI_EndRxTransaction+0x3a>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80066aa:	d004      	beq.n	80066b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066b4:	d107      	bne.n	80066c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80066c4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80066ce:	d12a      	bne.n	8006726 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066d8:	d012      	beq.n	8006700 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2200      	movs	r2, #0
 80066e2:	2180      	movs	r1, #128	@ 0x80
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f7ff ff49 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d02d      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066f4:	f043 0220 	orr.w	r2, r3, #32
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e026      	b.n	800674e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2200      	movs	r2, #0
 8006708:	2101      	movs	r1, #1
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ff36 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d01a      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800671a:	f043 0220 	orr.w	r2, r3, #32
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e013      	b.n	800674e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2200      	movs	r2, #0
 800672e:	2101      	movs	r1, #1
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f7ff ff23 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006740:	f043 0220 	orr.w	r2, r3, #32
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e000      	b.n	800674e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
	...

08006758 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b088      	sub	sp, #32
 800675c:	af02      	add	r7, sp, #8
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006764:	4b1b      	ldr	r3, [pc, #108]	@ (80067d4 <SPI_EndRxTxTransaction+0x7c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1b      	ldr	r2, [pc, #108]	@ (80067d8 <SPI_EndRxTxTransaction+0x80>)
 800676a:	fba2 2303 	umull	r2, r3, r2, r3
 800676e:	0d5b      	lsrs	r3, r3, #21
 8006770:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006774:	fb02 f303 	mul.w	r3, r2, r3
 8006778:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006782:	d112      	bne.n	80067aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2200      	movs	r2, #0
 800678c:	2180      	movs	r1, #128	@ 0x80
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f7ff fef4 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d016      	beq.n	80067c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800679e:	f043 0220 	orr.w	r2, r3, #32
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e00f      	b.n	80067ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00a      	beq.n	80067c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067c0:	2b80      	cmp	r3, #128	@ 0x80
 80067c2:	d0f2      	beq.n	80067aa <SPI_EndRxTxTransaction+0x52>
 80067c4:	e000      	b.n	80067c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80067c6:	bf00      	nop
  }

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3718      	adds	r7, #24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	200004c4 	.word	0x200004c4
 80067d8:	165e9f81 	.word	0x165e9f81

080067dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e041      	b.n	8006872 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d106      	bne.n	8006808 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fa ff16 	bl	8001634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3304      	adds	r3, #4
 8006818:	4619      	mov	r1, r3
 800681a:	4610      	mov	r0, r2
 800681c:	f000 fcf0 	bl	8007200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}
	...

0800687c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800688a:	b2db      	uxtb	r3, r3
 800688c:	2b01      	cmp	r3, #1
 800688e:	d001      	beq.n	8006894 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e044      	b.n	800691e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2202      	movs	r2, #2
 8006898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	68da      	ldr	r2, [r3, #12]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f042 0201 	orr.w	r2, r2, #1
 80068aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a1e      	ldr	r2, [pc, #120]	@ (800692c <HAL_TIM_Base_Start_IT+0xb0>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d018      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x6c>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068be:	d013      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x6c>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a1a      	ldr	r2, [pc, #104]	@ (8006930 <HAL_TIM_Base_Start_IT+0xb4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00e      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x6c>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a19      	ldr	r2, [pc, #100]	@ (8006934 <HAL_TIM_Base_Start_IT+0xb8>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d009      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x6c>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a17      	ldr	r2, [pc, #92]	@ (8006938 <HAL_TIM_Base_Start_IT+0xbc>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d004      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x6c>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a16      	ldr	r2, [pc, #88]	@ (800693c <HAL_TIM_Base_Start_IT+0xc0>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d111      	bne.n	800690c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 0307 	and.w	r3, r3, #7
 80068f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2b06      	cmp	r3, #6
 80068f8:	d010      	beq.n	800691c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	681a      	ldr	r2, [r3, #0]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f042 0201 	orr.w	r2, r2, #1
 8006908:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800690a:	e007      	b.n	800691c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	681a      	ldr	r2, [r3, #0]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800691c:	2300      	movs	r3, #0
}
 800691e:	4618      	mov	r0, r3
 8006920:	3714      	adds	r7, #20
 8006922:	46bd      	mov	sp, r7
 8006924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	40010000 	.word	0x40010000
 8006930:	40000400 	.word	0x40000400
 8006934:	40000800 	.word	0x40000800
 8006938:	40000c00 	.word	0x40000c00
 800693c:	40014000 	.word	0x40014000

08006940 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006940:	b480      	push	{r7}
 8006942:	b083      	sub	sp, #12
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	68da      	ldr	r2, [r3, #12]
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f022 0201 	bic.w	r2, r2, #1
 8006956:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6a1a      	ldr	r2, [r3, #32]
 800695e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006962:	4013      	ands	r3, r2
 8006964:	2b00      	cmp	r3, #0
 8006966:	d10f      	bne.n	8006988 <HAL_TIM_Base_Stop_IT+0x48>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	6a1a      	ldr	r2, [r3, #32]
 800696e:	f240 4344 	movw	r3, #1092	@ 0x444
 8006972:	4013      	ands	r3, r2
 8006974:	2b00      	cmp	r3, #0
 8006976:	d107      	bne.n	8006988 <HAL_TIM_Base_Stop_IT+0x48>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f022 0201 	bic.w	r2, r2, #1
 8006986:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006990:	2300      	movs	r3, #0
}
 8006992:	4618      	mov	r0, r3
 8006994:	370c      	adds	r7, #12
 8006996:	46bd      	mov	sp, r7
 8006998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699c:	4770      	bx	lr

0800699e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b082      	sub	sp, #8
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069ac:	2301      	movs	r3, #1
 80069ae:	e041      	b.n	8006a34 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d106      	bne.n	80069ca <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f839 	bl	8006a3c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2202      	movs	r2, #2
 80069ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	3304      	adds	r3, #4
 80069da:	4619      	mov	r1, r3
 80069dc:	4610      	mov	r0, r2
 80069de:	f000 fc0f 	bl	8007200 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	2201      	movs	r2, #1
 80069e6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2201      	movs	r2, #1
 80069ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2201      	movs	r2, #1
 80069f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2201      	movs	r2, #1
 80069fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2201      	movs	r2, #1
 8006a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2201      	movs	r2, #1
 8006a16:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2201      	movs	r2, #1
 8006a26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3708      	adds	r7, #8
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}

08006a3c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	b083      	sub	sp, #12
 8006a40:	af00      	add	r7, sp, #0
 8006a42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a44:	bf00      	nop
 8006a46:	370c      	adds	r7, #12
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b084      	sub	sp, #16
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d109      	bne.n	8006a74 <HAL_TIM_PWM_Start+0x24>
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	bf14      	ite	ne
 8006a6c:	2301      	movne	r3, #1
 8006a6e:	2300      	moveq	r3, #0
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	e022      	b.n	8006aba <HAL_TIM_PWM_Start+0x6a>
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	2b04      	cmp	r3, #4
 8006a78:	d109      	bne.n	8006a8e <HAL_TIM_PWM_Start+0x3e>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	bf14      	ite	ne
 8006a86:	2301      	movne	r3, #1
 8006a88:	2300      	moveq	r3, #0
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	e015      	b.n	8006aba <HAL_TIM_PWM_Start+0x6a>
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	2b08      	cmp	r3, #8
 8006a92:	d109      	bne.n	8006aa8 <HAL_TIM_PWM_Start+0x58>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	2b01      	cmp	r3, #1
 8006a9e:	bf14      	ite	ne
 8006aa0:	2301      	movne	r3, #1
 8006aa2:	2300      	moveq	r3, #0
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	e008      	b.n	8006aba <HAL_TIM_PWM_Start+0x6a>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	bf14      	ite	ne
 8006ab4:	2301      	movne	r3, #1
 8006ab6:	2300      	moveq	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e068      	b.n	8006b94 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ac2:	683b      	ldr	r3, [r7, #0]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d104      	bne.n	8006ad2 <HAL_TIM_PWM_Start+0x82>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2202      	movs	r2, #2
 8006acc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ad0:	e013      	b.n	8006afa <HAL_TIM_PWM_Start+0xaa>
 8006ad2:	683b      	ldr	r3, [r7, #0]
 8006ad4:	2b04      	cmp	r3, #4
 8006ad6:	d104      	bne.n	8006ae2 <HAL_TIM_PWM_Start+0x92>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2202      	movs	r2, #2
 8006adc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ae0:	e00b      	b.n	8006afa <HAL_TIM_PWM_Start+0xaa>
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	2b08      	cmp	r3, #8
 8006ae6:	d104      	bne.n	8006af2 <HAL_TIM_PWM_Start+0xa2>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2202      	movs	r2, #2
 8006aec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006af0:	e003      	b.n	8006afa <HAL_TIM_PWM_Start+0xaa>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2202      	movs	r2, #2
 8006af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2201      	movs	r2, #1
 8006b00:	6839      	ldr	r1, [r7, #0]
 8006b02:	4618      	mov	r0, r3
 8006b04:	f000 fe22 	bl	800774c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a23      	ldr	r2, [pc, #140]	@ (8006b9c <HAL_TIM_PWM_Start+0x14c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d107      	bne.n	8006b22 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b20:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4a1d      	ldr	r2, [pc, #116]	@ (8006b9c <HAL_TIM_PWM_Start+0x14c>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d018      	beq.n	8006b5e <HAL_TIM_PWM_Start+0x10e>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b34:	d013      	beq.n	8006b5e <HAL_TIM_PWM_Start+0x10e>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a19      	ldr	r2, [pc, #100]	@ (8006ba0 <HAL_TIM_PWM_Start+0x150>)
 8006b3c:	4293      	cmp	r3, r2
 8006b3e:	d00e      	beq.n	8006b5e <HAL_TIM_PWM_Start+0x10e>
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	4a17      	ldr	r2, [pc, #92]	@ (8006ba4 <HAL_TIM_PWM_Start+0x154>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d009      	beq.n	8006b5e <HAL_TIM_PWM_Start+0x10e>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	4a16      	ldr	r2, [pc, #88]	@ (8006ba8 <HAL_TIM_PWM_Start+0x158>)
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d004      	beq.n	8006b5e <HAL_TIM_PWM_Start+0x10e>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a14      	ldr	r2, [pc, #80]	@ (8006bac <HAL_TIM_PWM_Start+0x15c>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d111      	bne.n	8006b82 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f003 0307 	and.w	r3, r3, #7
 8006b68:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	2b06      	cmp	r3, #6
 8006b6e:	d010      	beq.n	8006b92 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	681a      	ldr	r2, [r3, #0]
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f042 0201 	orr.w	r2, r2, #1
 8006b7e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b80:	e007      	b.n	8006b92 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f042 0201 	orr.w	r2, r2, #1
 8006b90:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b92:	2300      	movs	r3, #0
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	3710      	adds	r7, #16
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	bd80      	pop	{r7, pc}
 8006b9c:	40010000 	.word	0x40010000
 8006ba0:	40000400 	.word	0x40000400
 8006ba4:	40000800 	.word	0x40000800
 8006ba8:	40000c00 	.word	0x40000c00
 8006bac:	40014000 	.word	0x40014000

08006bb0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
 8006bb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	2200      	movs	r2, #0
 8006bc0:	6839      	ldr	r1, [r7, #0]
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f000 fdc2 	bl	800774c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a29      	ldr	r2, [pc, #164]	@ (8006c74 <HAL_TIM_PWM_Stop+0xc4>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d117      	bne.n	8006c02 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	6a1a      	ldr	r2, [r3, #32]
 8006bd8:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006bdc:	4013      	ands	r3, r2
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d10f      	bne.n	8006c02 <HAL_TIM_PWM_Stop+0x52>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	6a1a      	ldr	r2, [r3, #32]
 8006be8:	f240 4344 	movw	r3, #1092	@ 0x444
 8006bec:	4013      	ands	r3, r2
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d107      	bne.n	8006c02 <HAL_TIM_PWM_Stop+0x52>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c00:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	6a1a      	ldr	r2, [r3, #32]
 8006c08:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006c0c:	4013      	ands	r3, r2
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d10f      	bne.n	8006c32 <HAL_TIM_PWM_Stop+0x82>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	6a1a      	ldr	r2, [r3, #32]
 8006c18:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c1c:	4013      	ands	r3, r2
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d107      	bne.n	8006c32 <HAL_TIM_PWM_Stop+0x82>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f022 0201 	bic.w	r2, r2, #1
 8006c30:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d104      	bne.n	8006c42 <HAL_TIM_PWM_Stop+0x92>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c40:	e013      	b.n	8006c6a <HAL_TIM_PWM_Stop+0xba>
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	2b04      	cmp	r3, #4
 8006c46:	d104      	bne.n	8006c52 <HAL_TIM_PWM_Stop+0xa2>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c50:	e00b      	b.n	8006c6a <HAL_TIM_PWM_Stop+0xba>
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	2b08      	cmp	r3, #8
 8006c56:	d104      	bne.n	8006c62 <HAL_TIM_PWM_Stop+0xb2>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c60:	e003      	b.n	8006c6a <HAL_TIM_PWM_Stop+0xba>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2201      	movs	r2, #1
 8006c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3708      	adds	r7, #8
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}
 8006c74:	40010000 	.word	0x40010000

08006c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	691b      	ldr	r3, [r3, #16]
 8006c86:	f003 0302 	and.w	r3, r3, #2
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d122      	bne.n	8006cd4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	68db      	ldr	r3, [r3, #12]
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d11b      	bne.n	8006cd4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f06f 0202 	mvn.w	r2, #2
 8006ca4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2201      	movs	r2, #1
 8006caa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	f003 0303 	and.w	r3, r3, #3
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d003      	beq.n	8006cc2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 fa81 	bl	80071c2 <HAL_TIM_IC_CaptureCallback>
 8006cc0:	e005      	b.n	8006cce <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 fa73 	bl	80071ae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 fa84 	bl	80071d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	f003 0304 	and.w	r3, r3, #4
 8006cde:	2b04      	cmp	r3, #4
 8006ce0:	d122      	bne.n	8006d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b04      	cmp	r3, #4
 8006cee:	d11b      	bne.n	8006d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f06f 0204 	mvn.w	r2, #4
 8006cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2202      	movs	r2, #2
 8006cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	699b      	ldr	r3, [r3, #24]
 8006d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d003      	beq.n	8006d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 fa57 	bl	80071c2 <HAL_TIM_IC_CaptureCallback>
 8006d14:	e005      	b.n	8006d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fa49 	bl	80071ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f000 fa5a 	bl	80071d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	691b      	ldr	r3, [r3, #16]
 8006d2e:	f003 0308 	and.w	r3, r3, #8
 8006d32:	2b08      	cmp	r3, #8
 8006d34:	d122      	bne.n	8006d7c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	68db      	ldr	r3, [r3, #12]
 8006d3c:	f003 0308 	and.w	r3, r3, #8
 8006d40:	2b08      	cmp	r3, #8
 8006d42:	d11b      	bne.n	8006d7c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f06f 0208 	mvn.w	r2, #8
 8006d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2204      	movs	r2, #4
 8006d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	f003 0303 	and.w	r3, r3, #3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d003      	beq.n	8006d6a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d62:	6878      	ldr	r0, [r7, #4]
 8006d64:	f000 fa2d 	bl	80071c2 <HAL_TIM_IC_CaptureCallback>
 8006d68:	e005      	b.n	8006d76 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fa1f 	bl	80071ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	f000 fa30 	bl	80071d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	691b      	ldr	r3, [r3, #16]
 8006d82:	f003 0310 	and.w	r3, r3, #16
 8006d86:	2b10      	cmp	r3, #16
 8006d88:	d122      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68db      	ldr	r3, [r3, #12]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b10      	cmp	r3, #16
 8006d96:	d11b      	bne.n	8006dd0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f06f 0210 	mvn.w	r2, #16
 8006da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2208      	movs	r2, #8
 8006da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d003      	beq.n	8006dbe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fa03 	bl	80071c2 <HAL_TIM_IC_CaptureCallback>
 8006dbc:	e005      	b.n	8006dca <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f9f5 	bl	80071ae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 fa06 	bl	80071d6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	f003 0301 	and.w	r3, r3, #1
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d10e      	bne.n	8006dfc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	f003 0301 	and.w	r3, r3, #1
 8006de8:	2b01      	cmp	r3, #1
 8006dea:	d107      	bne.n	8006dfc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f06f 0201 	mvn.w	r2, #1
 8006df4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f000 f9cf 	bl	800719a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	691b      	ldr	r3, [r3, #16]
 8006e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e06:	2b80      	cmp	r3, #128	@ 0x80
 8006e08:	d10e      	bne.n	8006e28 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e14:	2b80      	cmp	r3, #128	@ 0x80
 8006e16:	d107      	bne.n	8006e28 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e22:	6878      	ldr	r0, [r7, #4]
 8006e24:	f000 fd82 	bl	800792c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	691b      	ldr	r3, [r3, #16]
 8006e2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e32:	2b40      	cmp	r3, #64	@ 0x40
 8006e34:	d10e      	bne.n	8006e54 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68db      	ldr	r3, [r3, #12]
 8006e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e40:	2b40      	cmp	r3, #64	@ 0x40
 8006e42:	d107      	bne.n	8006e54 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e4e:	6878      	ldr	r0, [r7, #4]
 8006e50:	f000 f9cb 	bl	80071ea <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	691b      	ldr	r3, [r3, #16]
 8006e5a:	f003 0320 	and.w	r3, r3, #32
 8006e5e:	2b20      	cmp	r3, #32
 8006e60:	d10e      	bne.n	8006e80 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	f003 0320 	and.w	r3, r3, #32
 8006e6c:	2b20      	cmp	r3, #32
 8006e6e:	d107      	bne.n	8006e80 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f06f 0220 	mvn.w	r2, #32
 8006e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f000 fd4c 	bl	8007918 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e80:	bf00      	nop
 8006e82:	3708      	adds	r7, #8
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bd80      	pop	{r7, pc}

08006e88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	60f8      	str	r0, [r7, #12]
 8006e90:	60b9      	str	r1, [r7, #8]
 8006e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e94:	2300      	movs	r3, #0
 8006e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d101      	bne.n	8006ea6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006ea2:	2302      	movs	r3, #2
 8006ea4:	e0ae      	b.n	8007004 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2201      	movs	r2, #1
 8006eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2b0c      	cmp	r3, #12
 8006eb2:	f200 809f 	bhi.w	8006ff4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ebc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebc:	08006ef1 	.word	0x08006ef1
 8006ec0:	08006ff5 	.word	0x08006ff5
 8006ec4:	08006ff5 	.word	0x08006ff5
 8006ec8:	08006ff5 	.word	0x08006ff5
 8006ecc:	08006f31 	.word	0x08006f31
 8006ed0:	08006ff5 	.word	0x08006ff5
 8006ed4:	08006ff5 	.word	0x08006ff5
 8006ed8:	08006ff5 	.word	0x08006ff5
 8006edc:	08006f73 	.word	0x08006f73
 8006ee0:	08006ff5 	.word	0x08006ff5
 8006ee4:	08006ff5 	.word	0x08006ff5
 8006ee8:	08006ff5 	.word	0x08006ff5
 8006eec:	08006fb3 	.word	0x08006fb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	68b9      	ldr	r1, [r7, #8]
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	f000 fa02 	bl	8007300 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	699a      	ldr	r2, [r3, #24]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f042 0208 	orr.w	r2, r2, #8
 8006f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	699a      	ldr	r2, [r3, #24]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f022 0204 	bic.w	r2, r2, #4
 8006f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	6999      	ldr	r1, [r3, #24]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	691a      	ldr	r2, [r3, #16]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	430a      	orrs	r2, r1
 8006f2c:	619a      	str	r2, [r3, #24]
      break;
 8006f2e:	e064      	b.n	8006ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	68b9      	ldr	r1, [r7, #8]
 8006f36:	4618      	mov	r0, r3
 8006f38:	f000 fa48 	bl	80073cc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	699a      	ldr	r2, [r3, #24]
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	699a      	ldr	r2, [r3, #24]
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	6999      	ldr	r1, [r3, #24]
 8006f62:	68bb      	ldr	r3, [r7, #8]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	021a      	lsls	r2, r3, #8
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	430a      	orrs	r2, r1
 8006f6e:	619a      	str	r2, [r3, #24]
      break;
 8006f70:	e043      	b.n	8006ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68b9      	ldr	r1, [r7, #8]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f000 fa93 	bl	80074a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	69da      	ldr	r2, [r3, #28]
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f042 0208 	orr.w	r2, r2, #8
 8006f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	69da      	ldr	r2, [r3, #28]
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f022 0204 	bic.w	r2, r2, #4
 8006f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	69d9      	ldr	r1, [r3, #28]
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	691a      	ldr	r2, [r3, #16]
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	430a      	orrs	r2, r1
 8006fae:	61da      	str	r2, [r3, #28]
      break;
 8006fb0:	e023      	b.n	8006ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68b9      	ldr	r1, [r7, #8]
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fadd 	bl	8007578 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	69da      	ldr	r2, [r3, #28]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	69da      	ldr	r2, [r3, #28]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	69d9      	ldr	r1, [r3, #28]
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	691b      	ldr	r3, [r3, #16]
 8006fe8:	021a      	lsls	r2, r3, #8
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	61da      	str	r2, [r3, #28]
      break;
 8006ff2:	e002      	b.n	8006ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006ff4:	2301      	movs	r3, #1
 8006ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8006ff8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007002:	7dfb      	ldrb	r3, [r7, #23]
}
 8007004:	4618      	mov	r0, r3
 8007006:	3718      	adds	r7, #24
 8007008:	46bd      	mov	sp, r7
 800700a:	bd80      	pop	{r7, pc}

0800700c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b084      	sub	sp, #16
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
 8007014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007016:	2300      	movs	r3, #0
 8007018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007020:	2b01      	cmp	r3, #1
 8007022:	d101      	bne.n	8007028 <HAL_TIM_ConfigClockSource+0x1c>
 8007024:	2302      	movs	r3, #2
 8007026:	e0b4      	b.n	8007192 <HAL_TIM_ConfigClockSource+0x186>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800704e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007060:	d03e      	beq.n	80070e0 <HAL_TIM_ConfigClockSource+0xd4>
 8007062:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007066:	f200 8087 	bhi.w	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 800706a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800706e:	f000 8086 	beq.w	800717e <HAL_TIM_ConfigClockSource+0x172>
 8007072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007076:	d87f      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 8007078:	2b70      	cmp	r3, #112	@ 0x70
 800707a:	d01a      	beq.n	80070b2 <HAL_TIM_ConfigClockSource+0xa6>
 800707c:	2b70      	cmp	r3, #112	@ 0x70
 800707e:	d87b      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 8007080:	2b60      	cmp	r3, #96	@ 0x60
 8007082:	d050      	beq.n	8007126 <HAL_TIM_ConfigClockSource+0x11a>
 8007084:	2b60      	cmp	r3, #96	@ 0x60
 8007086:	d877      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 8007088:	2b50      	cmp	r3, #80	@ 0x50
 800708a:	d03c      	beq.n	8007106 <HAL_TIM_ConfigClockSource+0xfa>
 800708c:	2b50      	cmp	r3, #80	@ 0x50
 800708e:	d873      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 8007090:	2b40      	cmp	r3, #64	@ 0x40
 8007092:	d058      	beq.n	8007146 <HAL_TIM_ConfigClockSource+0x13a>
 8007094:	2b40      	cmp	r3, #64	@ 0x40
 8007096:	d86f      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 8007098:	2b30      	cmp	r3, #48	@ 0x30
 800709a:	d064      	beq.n	8007166 <HAL_TIM_ConfigClockSource+0x15a>
 800709c:	2b30      	cmp	r3, #48	@ 0x30
 800709e:	d86b      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 80070a0:	2b20      	cmp	r3, #32
 80070a2:	d060      	beq.n	8007166 <HAL_TIM_ConfigClockSource+0x15a>
 80070a4:	2b20      	cmp	r3, #32
 80070a6:	d867      	bhi.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d05c      	beq.n	8007166 <HAL_TIM_ConfigClockSource+0x15a>
 80070ac:	2b10      	cmp	r3, #16
 80070ae:	d05a      	beq.n	8007166 <HAL_TIM_ConfigClockSource+0x15a>
 80070b0:	e062      	b.n	8007178 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6818      	ldr	r0, [r3, #0]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6899      	ldr	r1, [r3, #8]
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	68db      	ldr	r3, [r3, #12]
 80070c2:	f000 fb23 	bl	800770c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	689b      	ldr	r3, [r3, #8]
 80070cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80070ce:	68bb      	ldr	r3, [r7, #8]
 80070d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80070d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	609a      	str	r2, [r3, #8]
      break;
 80070de:	e04f      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6818      	ldr	r0, [r3, #0]
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	6899      	ldr	r1, [r3, #8]
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	685a      	ldr	r2, [r3, #4]
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	68db      	ldr	r3, [r3, #12]
 80070f0:	f000 fb0c 	bl	800770c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689a      	ldr	r2, [r3, #8]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007102:	609a      	str	r2, [r3, #8]
      break;
 8007104:	e03c      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6818      	ldr	r0, [r3, #0]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	6859      	ldr	r1, [r3, #4]
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	68db      	ldr	r3, [r3, #12]
 8007112:	461a      	mov	r2, r3
 8007114:	f000 fa80 	bl	8007618 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2150      	movs	r1, #80	@ 0x50
 800711e:	4618      	mov	r0, r3
 8007120:	f000 fad9 	bl	80076d6 <TIM_ITRx_SetConfig>
      break;
 8007124:	e02c      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6818      	ldr	r0, [r3, #0]
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	6859      	ldr	r1, [r3, #4]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	68db      	ldr	r3, [r3, #12]
 8007132:	461a      	mov	r2, r3
 8007134:	f000 fa9f 	bl	8007676 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	2160      	movs	r1, #96	@ 0x60
 800713e:	4618      	mov	r0, r3
 8007140:	f000 fac9 	bl	80076d6 <TIM_ITRx_SetConfig>
      break;
 8007144:	e01c      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6818      	ldr	r0, [r3, #0]
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	6859      	ldr	r1, [r3, #4]
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	461a      	mov	r2, r3
 8007154:	f000 fa60 	bl	8007618 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	2140      	movs	r1, #64	@ 0x40
 800715e:	4618      	mov	r0, r3
 8007160:	f000 fab9 	bl	80076d6 <TIM_ITRx_SetConfig>
      break;
 8007164:	e00c      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4619      	mov	r1, r3
 8007170:	4610      	mov	r0, r2
 8007172:	f000 fab0 	bl	80076d6 <TIM_ITRx_SetConfig>
      break;
 8007176:	e003      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	73fb      	strb	r3, [r7, #15]
      break;
 800717c:	e000      	b.n	8007180 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800717e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2201      	movs	r2, #1
 8007184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2200      	movs	r2, #0
 800718c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007190:	7bfb      	ldrb	r3, [r7, #15]
}
 8007192:	4618      	mov	r0, r3
 8007194:	3710      	adds	r7, #16
 8007196:	46bd      	mov	sp, r7
 8007198:	bd80      	pop	{r7, pc}

0800719a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800719a:	b480      	push	{r7}
 800719c:	b083      	sub	sp, #12
 800719e:	af00      	add	r7, sp, #0
 80071a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80071a2:	bf00      	nop
 80071a4:	370c      	adds	r7, #12
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr

080071ae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80071ae:	b480      	push	{r7}
 80071b0:	b083      	sub	sp, #12
 80071b2:	af00      	add	r7, sp, #0
 80071b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80071b6:	bf00      	nop
 80071b8:	370c      	adds	r7, #12
 80071ba:	46bd      	mov	sp, r7
 80071bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c0:	4770      	bx	lr

080071c2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80071c2:	b480      	push	{r7}
 80071c4:	b083      	sub	sp, #12
 80071c6:	af00      	add	r7, sp, #0
 80071c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80071ca:	bf00      	nop
 80071cc:	370c      	adds	r7, #12
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr

080071d6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b083      	sub	sp, #12
 80071da:	af00      	add	r7, sp, #0
 80071dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr

080071ea <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80071ea:	b480      	push	{r7}
 80071ec:	b083      	sub	sp, #12
 80071ee:	af00      	add	r7, sp, #0
 80071f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80071f2:	bf00      	nop
 80071f4:	370c      	adds	r7, #12
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr
	...

08007200 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007200:	b480      	push	{r7}
 8007202:	b085      	sub	sp, #20
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	4a34      	ldr	r2, [pc, #208]	@ (80072e4 <TIM_Base_SetConfig+0xe4>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d00f      	beq.n	8007238 <TIM_Base_SetConfig+0x38>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800721e:	d00b      	beq.n	8007238 <TIM_Base_SetConfig+0x38>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	4a31      	ldr	r2, [pc, #196]	@ (80072e8 <TIM_Base_SetConfig+0xe8>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d007      	beq.n	8007238 <TIM_Base_SetConfig+0x38>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	4a30      	ldr	r2, [pc, #192]	@ (80072ec <TIM_Base_SetConfig+0xec>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d003      	beq.n	8007238 <TIM_Base_SetConfig+0x38>
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	4a2f      	ldr	r2, [pc, #188]	@ (80072f0 <TIM_Base_SetConfig+0xf0>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d108      	bne.n	800724a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800723e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4313      	orrs	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	4a25      	ldr	r2, [pc, #148]	@ (80072e4 <TIM_Base_SetConfig+0xe4>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d01b      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007258:	d017      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a22      	ldr	r2, [pc, #136]	@ (80072e8 <TIM_Base_SetConfig+0xe8>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d013      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	4a21      	ldr	r2, [pc, #132]	@ (80072ec <TIM_Base_SetConfig+0xec>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d00f      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	4a20      	ldr	r2, [pc, #128]	@ (80072f0 <TIM_Base_SetConfig+0xf0>)
 800726e:	4293      	cmp	r3, r2
 8007270:	d00b      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	4a1f      	ldr	r2, [pc, #124]	@ (80072f4 <TIM_Base_SetConfig+0xf4>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d007      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	4a1e      	ldr	r2, [pc, #120]	@ (80072f8 <TIM_Base_SetConfig+0xf8>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d003      	beq.n	800728a <TIM_Base_SetConfig+0x8a>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	4a1d      	ldr	r2, [pc, #116]	@ (80072fc <TIM_Base_SetConfig+0xfc>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d108      	bne.n	800729c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007290:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	68db      	ldr	r3, [r3, #12]
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	4313      	orrs	r3, r2
 800729a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	695b      	ldr	r3, [r3, #20]
 80072a6:	4313      	orrs	r3, r2
 80072a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	689a      	ldr	r2, [r3, #8]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	4a08      	ldr	r2, [pc, #32]	@ (80072e4 <TIM_Base_SetConfig+0xe4>)
 80072c4:	4293      	cmp	r3, r2
 80072c6:	d103      	bne.n	80072d0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	691a      	ldr	r2, [r3, #16]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	615a      	str	r2, [r3, #20]
}
 80072d6:	bf00      	nop
 80072d8:	3714      	adds	r7, #20
 80072da:	46bd      	mov	sp, r7
 80072dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e0:	4770      	bx	lr
 80072e2:	bf00      	nop
 80072e4:	40010000 	.word	0x40010000
 80072e8:	40000400 	.word	0x40000400
 80072ec:	40000800 	.word	0x40000800
 80072f0:	40000c00 	.word	0x40000c00
 80072f4:	40014000 	.word	0x40014000
 80072f8:	40014400 	.word	0x40014400
 80072fc:	40014800 	.word	0x40014800

08007300 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007300:	b480      	push	{r7}
 8007302:	b087      	sub	sp, #28
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6a1b      	ldr	r3, [r3, #32]
 800730e:	f023 0201 	bic.w	r2, r3, #1
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	6a1b      	ldr	r3, [r3, #32]
 800731a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	699b      	ldr	r3, [r3, #24]
 8007326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800732e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f023 0303 	bic.w	r3, r3, #3
 8007336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007338:	683b      	ldr	r3, [r7, #0]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68fa      	ldr	r2, [r7, #12]
 800733e:	4313      	orrs	r3, r2
 8007340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007342:	697b      	ldr	r3, [r7, #20]
 8007344:	f023 0302 	bic.w	r3, r3, #2
 8007348:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	689b      	ldr	r3, [r3, #8]
 800734e:	697a      	ldr	r2, [r7, #20]
 8007350:	4313      	orrs	r3, r2
 8007352:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a1c      	ldr	r2, [pc, #112]	@ (80073c8 <TIM_OC1_SetConfig+0xc8>)
 8007358:	4293      	cmp	r3, r2
 800735a:	d10c      	bne.n	8007376 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	f023 0308 	bic.w	r3, r3, #8
 8007362:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	697a      	ldr	r2, [r7, #20]
 800736a:	4313      	orrs	r3, r2
 800736c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	f023 0304 	bic.w	r3, r3, #4
 8007374:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	4a13      	ldr	r2, [pc, #76]	@ (80073c8 <TIM_OC1_SetConfig+0xc8>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d111      	bne.n	80073a2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007384:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800738c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	4313      	orrs	r3, r2
 8007396:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007398:	683b      	ldr	r3, [r7, #0]
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	693a      	ldr	r2, [r7, #16]
 800739e:	4313      	orrs	r3, r2
 80073a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	693a      	ldr	r2, [r7, #16]
 80073a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	685a      	ldr	r2, [r3, #4]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	697a      	ldr	r2, [r7, #20]
 80073ba:	621a      	str	r2, [r3, #32]
}
 80073bc:	bf00      	nop
 80073be:	371c      	adds	r7, #28
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr
 80073c8:	40010000 	.word	0x40010000

080073cc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b087      	sub	sp, #28
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a1b      	ldr	r3, [r3, #32]
 80073da:	f023 0210 	bic.w	r2, r3, #16
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6a1b      	ldr	r3, [r3, #32]
 80073e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	699b      	ldr	r3, [r3, #24]
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80073fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007402:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	021b      	lsls	r3, r3, #8
 800740a:	68fa      	ldr	r2, [r7, #12]
 800740c:	4313      	orrs	r3, r2
 800740e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007410:	697b      	ldr	r3, [r7, #20]
 8007412:	f023 0320 	bic.w	r3, r3, #32
 8007416:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	011b      	lsls	r3, r3, #4
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	4313      	orrs	r3, r2
 8007422:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a1e      	ldr	r2, [pc, #120]	@ (80074a0 <TIM_OC2_SetConfig+0xd4>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d10d      	bne.n	8007448 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	011b      	lsls	r3, r3, #4
 800743a:	697a      	ldr	r2, [r7, #20]
 800743c:	4313      	orrs	r3, r2
 800743e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007440:	697b      	ldr	r3, [r7, #20]
 8007442:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007446:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	4a15      	ldr	r2, [pc, #84]	@ (80074a0 <TIM_OC2_SetConfig+0xd4>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d113      	bne.n	8007478 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007450:	693b      	ldr	r3, [r7, #16]
 8007452:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007456:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007458:	693b      	ldr	r3, [r7, #16]
 800745a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800745e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	695b      	ldr	r3, [r3, #20]
 8007464:	009b      	lsls	r3, r3, #2
 8007466:	693a      	ldr	r2, [r7, #16]
 8007468:	4313      	orrs	r3, r2
 800746a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	009b      	lsls	r3, r3, #2
 8007472:	693a      	ldr	r2, [r7, #16]
 8007474:	4313      	orrs	r3, r2
 8007476:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	693a      	ldr	r2, [r7, #16]
 800747c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007484:	683b      	ldr	r3, [r7, #0]
 8007486:	685a      	ldr	r2, [r3, #4]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	697a      	ldr	r2, [r7, #20]
 8007490:	621a      	str	r2, [r3, #32]
}
 8007492:	bf00      	nop
 8007494:	371c      	adds	r7, #28
 8007496:	46bd      	mov	sp, r7
 8007498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	40010000 	.word	0x40010000

080074a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b087      	sub	sp, #28
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6a1b      	ldr	r3, [r3, #32]
 80074b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	685b      	ldr	r3, [r3, #4]
 80074c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	69db      	ldr	r3, [r3, #28]
 80074ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f023 0303 	bic.w	r3, r3, #3
 80074da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	4313      	orrs	r3, r2
 80074e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80074ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80074ee:	683b      	ldr	r3, [r7, #0]
 80074f0:	689b      	ldr	r3, [r3, #8]
 80074f2:	021b      	lsls	r3, r3, #8
 80074f4:	697a      	ldr	r2, [r7, #20]
 80074f6:	4313      	orrs	r3, r2
 80074f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a1d      	ldr	r2, [pc, #116]	@ (8007574 <TIM_OC3_SetConfig+0xd0>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d10d      	bne.n	800751e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007502:	697b      	ldr	r3, [r7, #20]
 8007504:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007508:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
 800750e:	021b      	lsls	r3, r3, #8
 8007510:	697a      	ldr	r2, [r7, #20]
 8007512:	4313      	orrs	r3, r2
 8007514:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007516:	697b      	ldr	r3, [r7, #20]
 8007518:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800751c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	4a14      	ldr	r2, [pc, #80]	@ (8007574 <TIM_OC3_SetConfig+0xd0>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d113      	bne.n	800754e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007526:	693b      	ldr	r3, [r7, #16]
 8007528:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800752c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800752e:	693b      	ldr	r3, [r7, #16]
 8007530:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007534:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	695b      	ldr	r3, [r3, #20]
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	693a      	ldr	r2, [r7, #16]
 800753e:	4313      	orrs	r3, r2
 8007540:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	699b      	ldr	r3, [r3, #24]
 8007546:	011b      	lsls	r3, r3, #4
 8007548:	693a      	ldr	r2, [r7, #16]
 800754a:	4313      	orrs	r3, r2
 800754c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	693a      	ldr	r2, [r7, #16]
 8007552:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	68fa      	ldr	r2, [r7, #12]
 8007558:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	685a      	ldr	r2, [r3, #4]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	621a      	str	r2, [r3, #32]
}
 8007568:	bf00      	nop
 800756a:	371c      	adds	r7, #28
 800756c:	46bd      	mov	sp, r7
 800756e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007572:	4770      	bx	lr
 8007574:	40010000 	.word	0x40010000

08007578 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007578:	b480      	push	{r7}
 800757a:	b087      	sub	sp, #28
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
 8007580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	685b      	ldr	r3, [r3, #4]
 8007598:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	69db      	ldr	r3, [r3, #28]
 800759e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	021b      	lsls	r3, r3, #8
 80075b6:	68fa      	ldr	r2, [r7, #12]
 80075b8:	4313      	orrs	r3, r2
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80075c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	031b      	lsls	r3, r3, #12
 80075ca:	693a      	ldr	r2, [r7, #16]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	4a10      	ldr	r2, [pc, #64]	@ (8007614 <TIM_OC4_SetConfig+0x9c>)
 80075d4:	4293      	cmp	r3, r2
 80075d6:	d109      	bne.n	80075ec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80075de:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80075e0:	683b      	ldr	r3, [r7, #0]
 80075e2:	695b      	ldr	r3, [r3, #20]
 80075e4:	019b      	lsls	r3, r3, #6
 80075e6:	697a      	ldr	r2, [r7, #20]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	697a      	ldr	r2, [r7, #20]
 80075f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	68fa      	ldr	r2, [r7, #12]
 80075f6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	685a      	ldr	r2, [r3, #4]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	693a      	ldr	r2, [r7, #16]
 8007604:	621a      	str	r2, [r3, #32]
}
 8007606:	bf00      	nop
 8007608:	371c      	adds	r7, #28
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	40010000 	.word	0x40010000

08007618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	6a1b      	ldr	r3, [r3, #32]
 8007628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	f023 0201 	bic.w	r2, r3, #1
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	699b      	ldr	r3, [r3, #24]
 800763a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800763c:	693b      	ldr	r3, [r7, #16]
 800763e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	4313      	orrs	r3, r2
 800764c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800764e:	697b      	ldr	r3, [r7, #20]
 8007650:	f023 030a 	bic.w	r3, r3, #10
 8007654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007656:	697a      	ldr	r2, [r7, #20]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4313      	orrs	r3, r2
 800765c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	693a      	ldr	r2, [r7, #16]
 8007662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	697a      	ldr	r2, [r7, #20]
 8007668:	621a      	str	r2, [r3, #32]
}
 800766a:	bf00      	nop
 800766c:	371c      	adds	r7, #28
 800766e:	46bd      	mov	sp, r7
 8007670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007674:	4770      	bx	lr

08007676 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007676:	b480      	push	{r7}
 8007678:	b087      	sub	sp, #28
 800767a:	af00      	add	r7, sp, #0
 800767c:	60f8      	str	r0, [r7, #12]
 800767e:	60b9      	str	r1, [r7, #8]
 8007680:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6a1b      	ldr	r3, [r3, #32]
 8007686:	f023 0210 	bic.w	r2, r3, #16
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6a1b      	ldr	r3, [r3, #32]
 8007698:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80076a0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	031b      	lsls	r3, r3, #12
 80076a6:	697a      	ldr	r2, [r7, #20]
 80076a8:	4313      	orrs	r3, r2
 80076aa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80076b2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80076b4:	68bb      	ldr	r3, [r7, #8]
 80076b6:	011b      	lsls	r3, r3, #4
 80076b8:	693a      	ldr	r2, [r7, #16]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	697a      	ldr	r2, [r7, #20]
 80076c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	693a      	ldr	r2, [r7, #16]
 80076c8:	621a      	str	r2, [r3, #32]
}
 80076ca:	bf00      	nop
 80076cc:	371c      	adds	r7, #28
 80076ce:	46bd      	mov	sp, r7
 80076d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d4:	4770      	bx	lr

080076d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80076d6:	b480      	push	{r7}
 80076d8:	b085      	sub	sp, #20
 80076da:	af00      	add	r7, sp, #0
 80076dc:	6078      	str	r0, [r7, #4]
 80076de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	689b      	ldr	r3, [r3, #8]
 80076e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	f043 0307 	orr.w	r3, r3, #7
 80076f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	609a      	str	r2, [r3, #8]
}
 8007700:	bf00      	nop
 8007702:	3714      	adds	r7, #20
 8007704:	46bd      	mov	sp, r7
 8007706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770a:	4770      	bx	lr

0800770c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800770c:	b480      	push	{r7}
 800770e:	b087      	sub	sp, #28
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
 8007718:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007720:	697b      	ldr	r3, [r7, #20]
 8007722:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007726:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007728:	683b      	ldr	r3, [r7, #0]
 800772a:	021a      	lsls	r2, r3, #8
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	431a      	orrs	r2, r3
 8007730:	68bb      	ldr	r3, [r7, #8]
 8007732:	4313      	orrs	r3, r2
 8007734:	697a      	ldr	r2, [r7, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	697a      	ldr	r2, [r7, #20]
 800773e:	609a      	str	r2, [r3, #8]
}
 8007740:	bf00      	nop
 8007742:	371c      	adds	r7, #28
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800774c:	b480      	push	{r7}
 800774e:	b087      	sub	sp, #28
 8007750:	af00      	add	r7, sp, #0
 8007752:	60f8      	str	r0, [r7, #12]
 8007754:	60b9      	str	r1, [r7, #8]
 8007756:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f003 031f 	and.w	r3, r3, #31
 800775e:	2201      	movs	r2, #1
 8007760:	fa02 f303 	lsl.w	r3, r2, r3
 8007764:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	6a1a      	ldr	r2, [r3, #32]
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	43db      	mvns	r3, r3
 800776e:	401a      	ands	r2, r3
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	6a1a      	ldr	r2, [r3, #32]
 8007778:	68bb      	ldr	r3, [r7, #8]
 800777a:	f003 031f 	and.w	r3, r3, #31
 800777e:	6879      	ldr	r1, [r7, #4]
 8007780:	fa01 f303 	lsl.w	r3, r1, r3
 8007784:	431a      	orrs	r2, r3
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	621a      	str	r2, [r3, #32]
}
 800778a:	bf00      	nop
 800778c:	371c      	adds	r7, #28
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr
	...

08007798 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007798:	b480      	push	{r7}
 800779a:	b085      	sub	sp, #20
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d101      	bne.n	80077b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80077ac:	2302      	movs	r3, #2
 80077ae:	e050      	b.n	8007852 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2201      	movs	r2, #1
 80077b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	2202      	movs	r2, #2
 80077bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689b      	ldr	r3, [r3, #8]
 80077ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80077d8:	683b      	ldr	r3, [r7, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	68fa      	ldr	r2, [r7, #12]
 80077de:	4313      	orrs	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a1c      	ldr	r2, [pc, #112]	@ (8007860 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d018      	beq.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077fc:	d013      	beq.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a18      	ldr	r2, [pc, #96]	@ (8007864 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d00e      	beq.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a16      	ldr	r2, [pc, #88]	@ (8007868 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d009      	beq.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a15      	ldr	r2, [pc, #84]	@ (800786c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d004      	beq.n	8007826 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a13      	ldr	r2, [pc, #76]	@ (8007870 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d10c      	bne.n	8007840 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800782c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	68ba      	ldr	r2, [r7, #8]
 8007834:	4313      	orrs	r3, r2
 8007836:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	68ba      	ldr	r2, [r7, #8]
 800783e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2200      	movs	r2, #0
 800784c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007850:	2300      	movs	r3, #0
}
 8007852:	4618      	mov	r0, r3
 8007854:	3714      	adds	r7, #20
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	40010000 	.word	0x40010000
 8007864:	40000400 	.word	0x40000400
 8007868:	40000800 	.word	0x40000800
 800786c:	40000c00 	.word	0x40000c00
 8007870:	40014000 	.word	0x40014000

08007874 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007874:	b480      	push	{r7}
 8007876:	b085      	sub	sp, #20
 8007878:	af00      	add	r7, sp, #0
 800787a:	6078      	str	r0, [r7, #4]
 800787c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800787e:	2300      	movs	r3, #0
 8007880:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007888:	2b01      	cmp	r3, #1
 800788a:	d101      	bne.n	8007890 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800788c:	2302      	movs	r3, #2
 800788e:	e03d      	b.n	800790c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2201      	movs	r2, #1
 8007894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800789e:	683b      	ldr	r3, [r7, #0]
 80078a0:	68db      	ldr	r3, [r3, #12]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	689b      	ldr	r3, [r3, #8]
 80078b0:	4313      	orrs	r3, r2
 80078b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	4313      	orrs	r3, r2
 80078c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4313      	orrs	r3, r2
 80078ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	691b      	ldr	r3, [r3, #16]
 80078da:	4313      	orrs	r3, r2
 80078dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	695b      	ldr	r3, [r3, #20]
 80078e8:	4313      	orrs	r3, r2
 80078ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	69db      	ldr	r3, [r3, #28]
 80078f6:	4313      	orrs	r3, r2
 80078f8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	68fa      	ldr	r2, [r7, #12]
 8007900:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800790a:	2300      	movs	r3, #0
}
 800790c:	4618      	mov	r0, r3
 800790e:	3714      	adds	r7, #20
 8007910:	46bd      	mov	sp, r7
 8007912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007916:	4770      	bx	lr

08007918 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007918:	b480      	push	{r7}
 800791a:	b083      	sub	sp, #12
 800791c:	af00      	add	r7, sp, #0
 800791e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007920:	bf00      	nop
 8007922:	370c      	adds	r7, #12
 8007924:	46bd      	mov	sp, r7
 8007926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792a:	4770      	bx	lr

0800792c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800792c:	b480      	push	{r7}
 800792e:	b083      	sub	sp, #12
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007934:	bf00      	nop
 8007936:	370c      	adds	r7, #12
 8007938:	46bd      	mov	sp, r7
 800793a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793e:	4770      	bx	lr

08007940 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007940:	b084      	sub	sp, #16
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	6078      	str	r0, [r7, #4]
 800794a:	f107 001c 	add.w	r0, r7, #28
 800794e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007954:	2b01      	cmp	r3, #1
 8007956:	d122      	bne.n	800799e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800795c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	68db      	ldr	r3, [r3, #12]
 8007968:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800796c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007980:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007982:	2b01      	cmp	r3, #1
 8007984:	d105      	bne.n	8007992 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	68db      	ldr	r3, [r3, #12]
 800798a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f001 fbee 	bl	8009174 <USB_CoreReset>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]
 800799c:	e01a      	b.n	80079d4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	68db      	ldr	r3, [r3, #12]
 80079a2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f001 fbe2 	bl	8009174 <USB_CoreReset>
 80079b0:	4603      	mov	r3, r0
 80079b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80079b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d106      	bne.n	80079c8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079be:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	639a      	str	r2, [r3, #56]	@ 0x38
 80079c6:	e005      	b.n	80079d4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80079d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079d6:	2b01      	cmp	r3, #1
 80079d8:	d10b      	bne.n	80079f2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f043 0206 	orr.w	r2, r3, #6
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	689b      	ldr	r3, [r3, #8]
 80079ea:	f043 0220 	orr.w	r2, r3, #32
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80079f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f4:	4618      	mov	r0, r3
 80079f6:	3710      	adds	r7, #16
 80079f8:	46bd      	mov	sp, r7
 80079fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079fe:	b004      	add	sp, #16
 8007a00:	4770      	bx	lr
	...

08007a04 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007a04:	b480      	push	{r7}
 8007a06:	b087      	sub	sp, #28
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	60f8      	str	r0, [r7, #12]
 8007a0c:	60b9      	str	r1, [r7, #8]
 8007a0e:	4613      	mov	r3, r2
 8007a10:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007a12:	79fb      	ldrb	r3, [r7, #7]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d165      	bne.n	8007ae4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	4a41      	ldr	r2, [pc, #260]	@ (8007b20 <USB_SetTurnaroundTime+0x11c>)
 8007a1c:	4293      	cmp	r3, r2
 8007a1e:	d906      	bls.n	8007a2e <USB_SetTurnaroundTime+0x2a>
 8007a20:	68bb      	ldr	r3, [r7, #8]
 8007a22:	4a40      	ldr	r2, [pc, #256]	@ (8007b24 <USB_SetTurnaroundTime+0x120>)
 8007a24:	4293      	cmp	r3, r2
 8007a26:	d202      	bcs.n	8007a2e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007a28:	230f      	movs	r3, #15
 8007a2a:	617b      	str	r3, [r7, #20]
 8007a2c:	e062      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	4a3c      	ldr	r2, [pc, #240]	@ (8007b24 <USB_SetTurnaroundTime+0x120>)
 8007a32:	4293      	cmp	r3, r2
 8007a34:	d306      	bcc.n	8007a44 <USB_SetTurnaroundTime+0x40>
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	4a3b      	ldr	r2, [pc, #236]	@ (8007b28 <USB_SetTurnaroundTime+0x124>)
 8007a3a:	4293      	cmp	r3, r2
 8007a3c:	d202      	bcs.n	8007a44 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007a3e:	230e      	movs	r3, #14
 8007a40:	617b      	str	r3, [r7, #20]
 8007a42:	e057      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	4a38      	ldr	r2, [pc, #224]	@ (8007b28 <USB_SetTurnaroundTime+0x124>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d306      	bcc.n	8007a5a <USB_SetTurnaroundTime+0x56>
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	4a37      	ldr	r2, [pc, #220]	@ (8007b2c <USB_SetTurnaroundTime+0x128>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d202      	bcs.n	8007a5a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007a54:	230d      	movs	r3, #13
 8007a56:	617b      	str	r3, [r7, #20]
 8007a58:	e04c      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	4a33      	ldr	r2, [pc, #204]	@ (8007b2c <USB_SetTurnaroundTime+0x128>)
 8007a5e:	4293      	cmp	r3, r2
 8007a60:	d306      	bcc.n	8007a70 <USB_SetTurnaroundTime+0x6c>
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	4a32      	ldr	r2, [pc, #200]	@ (8007b30 <USB_SetTurnaroundTime+0x12c>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d802      	bhi.n	8007a70 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007a6a:	230c      	movs	r3, #12
 8007a6c:	617b      	str	r3, [r7, #20]
 8007a6e:	e041      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	4a2f      	ldr	r2, [pc, #188]	@ (8007b30 <USB_SetTurnaroundTime+0x12c>)
 8007a74:	4293      	cmp	r3, r2
 8007a76:	d906      	bls.n	8007a86 <USB_SetTurnaroundTime+0x82>
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	4a2e      	ldr	r2, [pc, #184]	@ (8007b34 <USB_SetTurnaroundTime+0x130>)
 8007a7c:	4293      	cmp	r3, r2
 8007a7e:	d802      	bhi.n	8007a86 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007a80:	230b      	movs	r3, #11
 8007a82:	617b      	str	r3, [r7, #20]
 8007a84:	e036      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007a86:	68bb      	ldr	r3, [r7, #8]
 8007a88:	4a2a      	ldr	r2, [pc, #168]	@ (8007b34 <USB_SetTurnaroundTime+0x130>)
 8007a8a:	4293      	cmp	r3, r2
 8007a8c:	d906      	bls.n	8007a9c <USB_SetTurnaroundTime+0x98>
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	4a29      	ldr	r2, [pc, #164]	@ (8007b38 <USB_SetTurnaroundTime+0x134>)
 8007a92:	4293      	cmp	r3, r2
 8007a94:	d802      	bhi.n	8007a9c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007a96:	230a      	movs	r3, #10
 8007a98:	617b      	str	r3, [r7, #20]
 8007a9a:	e02b      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007a9c:	68bb      	ldr	r3, [r7, #8]
 8007a9e:	4a26      	ldr	r2, [pc, #152]	@ (8007b38 <USB_SetTurnaroundTime+0x134>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d906      	bls.n	8007ab2 <USB_SetTurnaroundTime+0xae>
 8007aa4:	68bb      	ldr	r3, [r7, #8]
 8007aa6:	4a25      	ldr	r2, [pc, #148]	@ (8007b3c <USB_SetTurnaroundTime+0x138>)
 8007aa8:	4293      	cmp	r3, r2
 8007aaa:	d202      	bcs.n	8007ab2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007aac:	2309      	movs	r3, #9
 8007aae:	617b      	str	r3, [r7, #20]
 8007ab0:	e020      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007ab2:	68bb      	ldr	r3, [r7, #8]
 8007ab4:	4a21      	ldr	r2, [pc, #132]	@ (8007b3c <USB_SetTurnaroundTime+0x138>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d306      	bcc.n	8007ac8 <USB_SetTurnaroundTime+0xc4>
 8007aba:	68bb      	ldr	r3, [r7, #8]
 8007abc:	4a20      	ldr	r2, [pc, #128]	@ (8007b40 <USB_SetTurnaroundTime+0x13c>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d802      	bhi.n	8007ac8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007ac2:	2308      	movs	r3, #8
 8007ac4:	617b      	str	r3, [r7, #20]
 8007ac6:	e015      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	4a1d      	ldr	r2, [pc, #116]	@ (8007b40 <USB_SetTurnaroundTime+0x13c>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d906      	bls.n	8007ade <USB_SetTurnaroundTime+0xda>
 8007ad0:	68bb      	ldr	r3, [r7, #8]
 8007ad2:	4a1c      	ldr	r2, [pc, #112]	@ (8007b44 <USB_SetTurnaroundTime+0x140>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d202      	bcs.n	8007ade <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007ad8:	2307      	movs	r3, #7
 8007ada:	617b      	str	r3, [r7, #20]
 8007adc:	e00a      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007ade:	2306      	movs	r3, #6
 8007ae0:	617b      	str	r3, [r7, #20]
 8007ae2:	e007      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8007ae4:	79fb      	ldrb	r3, [r7, #7]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d102      	bne.n	8007af0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8007aea:	2309      	movs	r3, #9
 8007aec:	617b      	str	r3, [r7, #20]
 8007aee:	e001      	b.n	8007af4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007af0:	2309      	movs	r3, #9
 8007af2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	68da      	ldr	r2, [r3, #12]
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	029b      	lsls	r3, r3, #10
 8007b08:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8007b0c:	431a      	orrs	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007b12:	2300      	movs	r3, #0
}
 8007b14:	4618      	mov	r0, r3
 8007b16:	371c      	adds	r7, #28
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1e:	4770      	bx	lr
 8007b20:	00d8acbf 	.word	0x00d8acbf
 8007b24:	00e4e1c0 	.word	0x00e4e1c0
 8007b28:	00f42400 	.word	0x00f42400
 8007b2c:	01067380 	.word	0x01067380
 8007b30:	011a499f 	.word	0x011a499f
 8007b34:	01312cff 	.word	0x01312cff
 8007b38:	014ca43f 	.word	0x014ca43f
 8007b3c:	016e3600 	.word	0x016e3600
 8007b40:	01a6ab1f 	.word	0x01a6ab1f
 8007b44:	01e84800 	.word	0x01e84800

08007b48 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f043 0201 	orr.w	r2, r3, #1
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0
}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	370c      	adds	r7, #12
 8007b62:	46bd      	mov	sp, r7
 8007b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b68:	4770      	bx	lr

08007b6a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b6a:	b480      	push	{r7}
 8007b6c:	b083      	sub	sp, #12
 8007b6e:	af00      	add	r7, sp, #0
 8007b70:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	f023 0201 	bic.w	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	370c      	adds	r7, #12
 8007b84:	46bd      	mov	sp, r7
 8007b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b8a:	4770      	bx	lr

08007b8c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	460b      	mov	r3, r1
 8007b96:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007b98:	2300      	movs	r3, #0
 8007b9a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007ba8:	78fb      	ldrb	r3, [r7, #3]
 8007baa:	2b01      	cmp	r3, #1
 8007bac:	d115      	bne.n	8007bda <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007bba:	2001      	movs	r0, #1
 8007bbc:	f7fa f812 	bl	8001be4 <HAL_Delay>
      ms++;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	3301      	adds	r3, #1
 8007bc4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8007bc6:	6878      	ldr	r0, [r7, #4]
 8007bc8:	f001 fa45 	bl	8009056 <USB_GetMode>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d01e      	beq.n	8007c10 <USB_SetCurrentMode+0x84>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	2b31      	cmp	r3, #49	@ 0x31
 8007bd6:	d9f0      	bls.n	8007bba <USB_SetCurrentMode+0x2e>
 8007bd8:	e01a      	b.n	8007c10 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007bda:	78fb      	ldrb	r3, [r7, #3]
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d115      	bne.n	8007c0c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	68db      	ldr	r3, [r3, #12]
 8007be4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007bec:	2001      	movs	r0, #1
 8007bee:	f7f9 fff9 	bl	8001be4 <HAL_Delay>
      ms++;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f001 fa2c 	bl	8009056 <USB_GetMode>
 8007bfe:	4603      	mov	r3, r0
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d005      	beq.n	8007c10 <USB_SetCurrentMode+0x84>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	2b31      	cmp	r3, #49	@ 0x31
 8007c08:	d9f0      	bls.n	8007bec <USB_SetCurrentMode+0x60>
 8007c0a:	e001      	b.n	8007c10 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	e005      	b.n	8007c1c <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b32      	cmp	r3, #50	@ 0x32
 8007c14:	d101      	bne.n	8007c1a <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e000      	b.n	8007c1c <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007c24:	b084      	sub	sp, #16
 8007c26:	b580      	push	{r7, lr}
 8007c28:	b086      	sub	sp, #24
 8007c2a:	af00      	add	r7, sp, #0
 8007c2c:	6078      	str	r0, [r7, #4]
 8007c2e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007c32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007c36:	2300      	movs	r3, #0
 8007c38:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007c3e:	2300      	movs	r3, #0
 8007c40:	613b      	str	r3, [r7, #16]
 8007c42:	e009      	b.n	8007c58 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007c44:	687a      	ldr	r2, [r7, #4]
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	3340      	adds	r3, #64	@ 0x40
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	4413      	add	r3, r2
 8007c4e:	2200      	movs	r2, #0
 8007c50:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007c52:	693b      	ldr	r3, [r7, #16]
 8007c54:	3301      	adds	r3, #1
 8007c56:	613b      	str	r3, [r7, #16]
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	2b0e      	cmp	r3, #14
 8007c5c:	d9f2      	bls.n	8007c44 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d11c      	bne.n	8007c9e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c6a:	685b      	ldr	r3, [r3, #4]
 8007c6c:	68fa      	ldr	r2, [r7, #12]
 8007c6e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007c72:	f043 0302 	orr.w	r3, r3, #2
 8007c76:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c7c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c88:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c94:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	639a      	str	r2, [r3, #56]	@ 0x38
 8007c9c:	e00b      	b.n	8007cb6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca2:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cae:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cc8:	4619      	mov	r1, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007cd0:	461a      	mov	r2, r3
 8007cd2:	680b      	ldr	r3, [r1, #0]
 8007cd4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007cd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d10c      	bne.n	8007cf6 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d104      	bne.n	8007cec <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007ce2:	2100      	movs	r1, #0
 8007ce4:	6878      	ldr	r0, [r7, #4]
 8007ce6:	f000 f965 	bl	8007fb4 <USB_SetDevSpeed>
 8007cea:	e008      	b.n	8007cfe <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007cec:	2101      	movs	r1, #1
 8007cee:	6878      	ldr	r0, [r7, #4]
 8007cf0:	f000 f960 	bl	8007fb4 <USB_SetDevSpeed>
 8007cf4:	e003      	b.n	8007cfe <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007cf6:	2103      	movs	r1, #3
 8007cf8:	6878      	ldr	r0, [r7, #4]
 8007cfa:	f000 f95b 	bl	8007fb4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007cfe:	2110      	movs	r1, #16
 8007d00:	6878      	ldr	r0, [r7, #4]
 8007d02:	f000 f8f3 	bl	8007eec <USB_FlushTxFifo>
 8007d06:	4603      	mov	r3, r0
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d001      	beq.n	8007d10 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007d10:	6878      	ldr	r0, [r7, #4]
 8007d12:	f000 f91f 	bl	8007f54 <USB_FlushRxFifo>
 8007d16:	4603      	mov	r3, r0
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d001      	beq.n	8007d20 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d26:	461a      	mov	r2, r3
 8007d28:	2300      	movs	r3, #0
 8007d2a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d32:	461a      	mov	r2, r3
 8007d34:	2300      	movs	r3, #0
 8007d36:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007d3e:	461a      	mov	r2, r3
 8007d40:	2300      	movs	r3, #0
 8007d42:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d44:	2300      	movs	r3, #0
 8007d46:	613b      	str	r3, [r7, #16]
 8007d48:	e043      	b.n	8007dd2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	015a      	lsls	r2, r3, #5
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	4413      	add	r3, r2
 8007d52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d60:	d118      	bne.n	8007d94 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007d62:	693b      	ldr	r3, [r7, #16]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10a      	bne.n	8007d7e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	015a      	lsls	r2, r3, #5
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	4413      	add	r3, r2
 8007d70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d74:	461a      	mov	r2, r3
 8007d76:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d7a:	6013      	str	r3, [r2, #0]
 8007d7c:	e013      	b.n	8007da6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d90:	6013      	str	r3, [r2, #0]
 8007d92:	e008      	b.n	8007da6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	015a      	lsls	r2, r3, #5
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	4413      	add	r3, r2
 8007d9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007da0:	461a      	mov	r2, r3
 8007da2:	2300      	movs	r3, #0
 8007da4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	015a      	lsls	r2, r3, #5
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	4413      	add	r3, r2
 8007dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007db2:	461a      	mov	r2, r3
 8007db4:	2300      	movs	r3, #0
 8007db6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	015a      	lsls	r2, r3, #5
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	4413      	add	r3, r2
 8007dc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007dca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007dcc:	693b      	ldr	r3, [r7, #16]
 8007dce:	3301      	adds	r3, #1
 8007dd0:	613b      	str	r3, [r7, #16]
 8007dd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd4:	693a      	ldr	r2, [r7, #16]
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d3b7      	bcc.n	8007d4a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007dda:	2300      	movs	r3, #0
 8007ddc:	613b      	str	r3, [r7, #16]
 8007dde:	e043      	b.n	8007e68 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007de0:	693b      	ldr	r3, [r7, #16]
 8007de2:	015a      	lsls	r2, r3, #5
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	4413      	add	r3, r2
 8007de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007df2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007df6:	d118      	bne.n	8007e2a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007df8:	693b      	ldr	r3, [r7, #16]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d10a      	bne.n	8007e14 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007dfe:	693b      	ldr	r3, [r7, #16]
 8007e00:	015a      	lsls	r2, r3, #5
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	4413      	add	r3, r2
 8007e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e0a:	461a      	mov	r2, r3
 8007e0c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007e10:	6013      	str	r3, [r2, #0]
 8007e12:	e013      	b.n	8007e3c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007e14:	693b      	ldr	r3, [r7, #16]
 8007e16:	015a      	lsls	r2, r3, #5
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	4413      	add	r3, r2
 8007e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e20:	461a      	mov	r2, r3
 8007e22:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007e26:	6013      	str	r3, [r2, #0]
 8007e28:	e008      	b.n	8007e3c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	015a      	lsls	r2, r3, #5
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	4413      	add	r3, r2
 8007e32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e36:	461a      	mov	r2, r3
 8007e38:	2300      	movs	r3, #0
 8007e3a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007e3c:	693b      	ldr	r3, [r7, #16]
 8007e3e:	015a      	lsls	r2, r3, #5
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	4413      	add	r3, r2
 8007e44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e48:	461a      	mov	r2, r3
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	015a      	lsls	r2, r3, #5
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	4413      	add	r3, r2
 8007e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007e60:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007e62:	693b      	ldr	r3, [r7, #16]
 8007e64:	3301      	adds	r3, #1
 8007e66:	613b      	str	r3, [r7, #16]
 8007e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6a:	693a      	ldr	r2, [r7, #16]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d3b7      	bcc.n	8007de0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e76:	691b      	ldr	r3, [r3, #16]
 8007e78:	68fa      	ldr	r2, [r7, #12]
 8007e7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e7e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007e82:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2200      	movs	r2, #0
 8007e88:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007e90:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007e92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d105      	bne.n	8007ea4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	f043 0210 	orr.w	r2, r3, #16
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	699a      	ldr	r2, [r3, #24]
 8007ea8:	4b0f      	ldr	r3, [pc, #60]	@ (8007ee8 <USB_DevInit+0x2c4>)
 8007eaa:	4313      	orrs	r3, r2
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007eb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d005      	beq.n	8007ec2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	699b      	ldr	r3, [r3, #24]
 8007eba:	f043 0208 	orr.w	r2, r3, #8
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ec2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007ec4:	2b01      	cmp	r3, #1
 8007ec6:	d107      	bne.n	8007ed8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	699b      	ldr	r3, [r3, #24]
 8007ecc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007ed0:	f043 0304 	orr.w	r3, r3, #4
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ee4:	b004      	add	sp, #16
 8007ee6:	4770      	bx	lr
 8007ee8:	803c3800 	.word	0x803c3800

08007eec <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
 8007ef4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	3301      	adds	r3, #1
 8007efe:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	4a13      	ldr	r2, [pc, #76]	@ (8007f50 <USB_FlushTxFifo+0x64>)
 8007f04:	4293      	cmp	r3, r2
 8007f06:	d901      	bls.n	8007f0c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007f08:	2303      	movs	r3, #3
 8007f0a:	e01b      	b.n	8007f44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	daf2      	bge.n	8007efa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007f14:	2300      	movs	r3, #0
 8007f16:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	019b      	lsls	r3, r3, #6
 8007f1c:	f043 0220 	orr.w	r2, r3, #32
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3301      	adds	r3, #1
 8007f28:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	4a08      	ldr	r2, [pc, #32]	@ (8007f50 <USB_FlushTxFifo+0x64>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d901      	bls.n	8007f36 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007f32:	2303      	movs	r3, #3
 8007f34:	e006      	b.n	8007f44 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0320 	and.w	r3, r3, #32
 8007f3e:	2b20      	cmp	r3, #32
 8007f40:	d0f0      	beq.n	8007f24 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007f42:	2300      	movs	r3, #0
}
 8007f44:	4618      	mov	r0, r3
 8007f46:	3714      	adds	r7, #20
 8007f48:	46bd      	mov	sp, r7
 8007f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4e:	4770      	bx	lr
 8007f50:	00030d40 	.word	0x00030d40

08007f54 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007f54:	b480      	push	{r7}
 8007f56:	b085      	sub	sp, #20
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3301      	adds	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	4a11      	ldr	r2, [pc, #68]	@ (8007fb0 <USB_FlushRxFifo+0x5c>)
 8007f6a:	4293      	cmp	r3, r2
 8007f6c:	d901      	bls.n	8007f72 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007f6e:	2303      	movs	r3, #3
 8007f70:	e018      	b.n	8007fa4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	691b      	ldr	r3, [r3, #16]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	daf2      	bge.n	8007f60 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2210      	movs	r2, #16
 8007f82:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	3301      	adds	r3, #1
 8007f88:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	4a08      	ldr	r2, [pc, #32]	@ (8007fb0 <USB_FlushRxFifo+0x5c>)
 8007f8e:	4293      	cmp	r3, r2
 8007f90:	d901      	bls.n	8007f96 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007f92:	2303      	movs	r3, #3
 8007f94:	e006      	b.n	8007fa4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	691b      	ldr	r3, [r3, #16]
 8007f9a:	f003 0310 	and.w	r3, r3, #16
 8007f9e:	2b10      	cmp	r3, #16
 8007fa0:	d0f0      	beq.n	8007f84 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3714      	adds	r7, #20
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fae:	4770      	bx	lr
 8007fb0:	00030d40 	.word	0x00030d40

08007fb4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007fb4:	b480      	push	{r7}
 8007fb6:	b085      	sub	sp, #20
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
 8007fbc:	460b      	mov	r3, r1
 8007fbe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	78fb      	ldrb	r3, [r7, #3]
 8007fce:	68f9      	ldr	r1, [r7, #12]
 8007fd0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007fd4:	4313      	orrs	r3, r2
 8007fd6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007fd8:	2300      	movs	r3, #0
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3714      	adds	r7, #20
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe4:	4770      	bx	lr

08007fe6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007fe6:	b480      	push	{r7}
 8007fe8:	b087      	sub	sp, #28
 8007fea:	af00      	add	r7, sp, #0
 8007fec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007ff2:	693b      	ldr	r3, [r7, #16]
 8007ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	f003 0306 	and.w	r3, r3, #6
 8007ffe:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d102      	bne.n	800800c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008006:	2300      	movs	r3, #0
 8008008:	75fb      	strb	r3, [r7, #23]
 800800a:	e00a      	b.n	8008022 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2b02      	cmp	r3, #2
 8008010:	d002      	beq.n	8008018 <USB_GetDevSpeed+0x32>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2b06      	cmp	r3, #6
 8008016:	d102      	bne.n	800801e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008018:	2302      	movs	r3, #2
 800801a:	75fb      	strb	r3, [r7, #23]
 800801c:	e001      	b.n	8008022 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800801e:	230f      	movs	r3, #15
 8008020:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008022:	7dfb      	ldrb	r3, [r7, #23]
}
 8008024:	4618      	mov	r0, r3
 8008026:	371c      	adds	r7, #28
 8008028:	46bd      	mov	sp, r7
 800802a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802e:	4770      	bx	lr

08008030 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	781b      	ldrb	r3, [r3, #0]
 8008042:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	785b      	ldrb	r3, [r3, #1]
 8008048:	2b01      	cmp	r3, #1
 800804a:	d13a      	bne.n	80080c2 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008052:	69da      	ldr	r2, [r3, #28]
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	781b      	ldrb	r3, [r3, #0]
 8008058:	f003 030f 	and.w	r3, r3, #15
 800805c:	2101      	movs	r1, #1
 800805e:	fa01 f303 	lsl.w	r3, r1, r3
 8008062:	b29b      	uxth	r3, r3
 8008064:	68f9      	ldr	r1, [r7, #12]
 8008066:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800806a:	4313      	orrs	r3, r2
 800806c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	015a      	lsls	r2, r3, #5
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	4413      	add	r3, r2
 8008076:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008080:	2b00      	cmp	r3, #0
 8008082:	d155      	bne.n	8008130 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	015a      	lsls	r2, r3, #5
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	4413      	add	r3, r2
 800808c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008090:	681a      	ldr	r2, [r3, #0]
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	68db      	ldr	r3, [r3, #12]
 8008096:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	791b      	ldrb	r3, [r3, #4]
 800809e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80080a0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	059b      	lsls	r3, r3, #22
 80080a6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80080a8:	4313      	orrs	r3, r2
 80080aa:	68ba      	ldr	r2, [r7, #8]
 80080ac:	0151      	lsls	r1, r2, #5
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	440a      	add	r2, r1
 80080b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80080b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80080ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	e036      	b.n	8008130 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80080c8:	69da      	ldr	r2, [r3, #28]
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	f003 030f 	and.w	r3, r3, #15
 80080d2:	2101      	movs	r1, #1
 80080d4:	fa01 f303 	lsl.w	r3, r1, r3
 80080d8:	041b      	lsls	r3, r3, #16
 80080da:	68f9      	ldr	r1, [r7, #12]
 80080dc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80080e0:	4313      	orrs	r3, r2
 80080e2:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	015a      	lsls	r2, r3, #5
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	4413      	add	r3, r2
 80080ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d11a      	bne.n	8008130 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	015a      	lsls	r2, r3, #5
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	4413      	add	r3, r2
 8008102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008106:	681a      	ldr	r2, [r3, #0]
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008110:	683b      	ldr	r3, [r7, #0]
 8008112:	791b      	ldrb	r3, [r3, #4]
 8008114:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008116:	430b      	orrs	r3, r1
 8008118:	4313      	orrs	r3, r2
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	0151      	lsls	r1, r2, #5
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	440a      	add	r2, r1
 8008122:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800812a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800812e:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008130:	2300      	movs	r3, #0
}
 8008132:	4618      	mov	r0, r3
 8008134:	3714      	adds	r7, #20
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
	...

08008140 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008140:	b480      	push	{r7}
 8008142:	b085      	sub	sp, #20
 8008144:	af00      	add	r7, sp, #0
 8008146:	6078      	str	r0, [r7, #4]
 8008148:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	781b      	ldrb	r3, [r3, #0]
 8008152:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008154:	683b      	ldr	r3, [r7, #0]
 8008156:	785b      	ldrb	r3, [r3, #1]
 8008158:	2b01      	cmp	r3, #1
 800815a:	d161      	bne.n	8008220 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	015a      	lsls	r2, r3, #5
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	4413      	add	r3, r2
 8008164:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800816e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008172:	d11f      	bne.n	80081b4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	015a      	lsls	r2, r3, #5
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	4413      	add	r3, r2
 800817c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	68ba      	ldr	r2, [r7, #8]
 8008184:	0151      	lsls	r1, r2, #5
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	440a      	add	r2, r1
 800818a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800818e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008192:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008194:	68bb      	ldr	r3, [r7, #8]
 8008196:	015a      	lsls	r2, r3, #5
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	4413      	add	r3, r2
 800819c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	0151      	lsls	r1, r2, #5
 80081a6:	68fa      	ldr	r2, [r7, #12]
 80081a8:	440a      	add	r2, r1
 80081aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80081ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80081b2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	781b      	ldrb	r3, [r3, #0]
 80081c0:	f003 030f 	and.w	r3, r3, #15
 80081c4:	2101      	movs	r1, #1
 80081c6:	fa01 f303 	lsl.w	r3, r1, r3
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	43db      	mvns	r3, r3
 80081ce:	68f9      	ldr	r1, [r7, #12]
 80081d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081d4:	4013      	ands	r3, r2
 80081d6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80081de:	69da      	ldr	r2, [r3, #28]
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	781b      	ldrb	r3, [r3, #0]
 80081e4:	f003 030f 	and.w	r3, r3, #15
 80081e8:	2101      	movs	r1, #1
 80081ea:	fa01 f303 	lsl.w	r3, r1, r3
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	43db      	mvns	r3, r3
 80081f2:	68f9      	ldr	r1, [r7, #12]
 80081f4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80081f8:	4013      	ands	r3, r2
 80081fa:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80081fc:	68bb      	ldr	r3, [r7, #8]
 80081fe:	015a      	lsls	r2, r3, #5
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	4413      	add	r3, r2
 8008204:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	0159      	lsls	r1, r3, #5
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	440b      	add	r3, r1
 8008212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008216:	4619      	mov	r1, r3
 8008218:	4b35      	ldr	r3, [pc, #212]	@ (80082f0 <USB_DeactivateEndpoint+0x1b0>)
 800821a:	4013      	ands	r3, r2
 800821c:	600b      	str	r3, [r1, #0]
 800821e:	e060      	b.n	80082e2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	015a      	lsls	r2, r3, #5
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	4413      	add	r3, r2
 8008228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008232:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008236:	d11f      	bne.n	8008278 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	015a      	lsls	r2, r3, #5
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	4413      	add	r3, r2
 8008240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	0151      	lsls	r1, r2, #5
 800824a:	68fa      	ldr	r2, [r7, #12]
 800824c:	440a      	add	r2, r1
 800824e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008252:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008256:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	4413      	add	r3, r2
 8008260:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68ba      	ldr	r2, [r7, #8]
 8008268:	0151      	lsls	r1, r2, #5
 800826a:	68fa      	ldr	r2, [r7, #12]
 800826c:	440a      	add	r2, r1
 800826e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008272:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008276:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800827e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	781b      	ldrb	r3, [r3, #0]
 8008284:	f003 030f 	and.w	r3, r3, #15
 8008288:	2101      	movs	r1, #1
 800828a:	fa01 f303 	lsl.w	r3, r1, r3
 800828e:	041b      	lsls	r3, r3, #16
 8008290:	43db      	mvns	r3, r3
 8008292:	68f9      	ldr	r1, [r7, #12]
 8008294:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008298:	4013      	ands	r3, r2
 800829a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80082a2:	69da      	ldr	r2, [r3, #28]
 80082a4:	683b      	ldr	r3, [r7, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	f003 030f 	and.w	r3, r3, #15
 80082ac:	2101      	movs	r1, #1
 80082ae:	fa01 f303 	lsl.w	r3, r1, r3
 80082b2:	041b      	lsls	r3, r3, #16
 80082b4:	43db      	mvns	r3, r3
 80082b6:	68f9      	ldr	r1, [r7, #12]
 80082b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80082bc:	4013      	ands	r3, r2
 80082be:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	015a      	lsls	r2, r3, #5
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	4413      	add	r3, r2
 80082c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	0159      	lsls	r1, r3, #5
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	440b      	add	r3, r1
 80082d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80082da:	4619      	mov	r1, r3
 80082dc:	4b05      	ldr	r3, [pc, #20]	@ (80082f4 <USB_DeactivateEndpoint+0x1b4>)
 80082de:	4013      	ands	r3, r2
 80082e0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3714      	adds	r7, #20
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr
 80082f0:	ec337800 	.word	0xec337800
 80082f4:	eff37800 	.word	0xeff37800

080082f8 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b08a      	sub	sp, #40	@ 0x28
 80082fc:	af02      	add	r7, sp, #8
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	4613      	mov	r3, r2
 8008304:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800830a:	68bb      	ldr	r3, [r7, #8]
 800830c:	781b      	ldrb	r3, [r3, #0]
 800830e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	785b      	ldrb	r3, [r3, #1]
 8008314:	2b01      	cmp	r3, #1
 8008316:	f040 815c 	bne.w	80085d2 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800831a:	68bb      	ldr	r3, [r7, #8]
 800831c:	699b      	ldr	r3, [r3, #24]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d132      	bne.n	8008388 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	015a      	lsls	r2, r3, #5
 8008326:	69fb      	ldr	r3, [r7, #28]
 8008328:	4413      	add	r3, r2
 800832a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	69ba      	ldr	r2, [r7, #24]
 8008332:	0151      	lsls	r1, r2, #5
 8008334:	69fa      	ldr	r2, [r7, #28]
 8008336:	440a      	add	r2, r1
 8008338:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800833c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008340:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008344:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008346:	69bb      	ldr	r3, [r7, #24]
 8008348:	015a      	lsls	r2, r3, #5
 800834a:	69fb      	ldr	r3, [r7, #28]
 800834c:	4413      	add	r3, r2
 800834e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008352:	691b      	ldr	r3, [r3, #16]
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	0151      	lsls	r1, r2, #5
 8008358:	69fa      	ldr	r2, [r7, #28]
 800835a:	440a      	add	r2, r1
 800835c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008360:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008364:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008366:	69bb      	ldr	r3, [r7, #24]
 8008368:	015a      	lsls	r2, r3, #5
 800836a:	69fb      	ldr	r3, [r7, #28]
 800836c:	4413      	add	r3, r2
 800836e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008372:	691b      	ldr	r3, [r3, #16]
 8008374:	69ba      	ldr	r2, [r7, #24]
 8008376:	0151      	lsls	r1, r2, #5
 8008378:	69fa      	ldr	r2, [r7, #28]
 800837a:	440a      	add	r2, r1
 800837c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008380:	0cdb      	lsrs	r3, r3, #19
 8008382:	04db      	lsls	r3, r3, #19
 8008384:	6113      	str	r3, [r2, #16]
 8008386:	e074      	b.n	8008472 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008388:	69bb      	ldr	r3, [r7, #24]
 800838a:	015a      	lsls	r2, r3, #5
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	4413      	add	r3, r2
 8008390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008394:	691b      	ldr	r3, [r3, #16]
 8008396:	69ba      	ldr	r2, [r7, #24]
 8008398:	0151      	lsls	r1, r2, #5
 800839a:	69fa      	ldr	r2, [r7, #28]
 800839c:	440a      	add	r2, r1
 800839e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083a2:	0cdb      	lsrs	r3, r3, #19
 80083a4:	04db      	lsls	r3, r3, #19
 80083a6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083a8:	69bb      	ldr	r3, [r7, #24]
 80083aa:	015a      	lsls	r2, r3, #5
 80083ac:	69fb      	ldr	r3, [r7, #28]
 80083ae:	4413      	add	r3, r2
 80083b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083b4:	691b      	ldr	r3, [r3, #16]
 80083b6:	69ba      	ldr	r2, [r7, #24]
 80083b8:	0151      	lsls	r1, r2, #5
 80083ba:	69fa      	ldr	r2, [r7, #28]
 80083bc:	440a      	add	r2, r1
 80083be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083c2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80083c6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80083ca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	015a      	lsls	r2, r3, #5
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	4413      	add	r3, r2
 80083d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80083d8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80083da:	68bb      	ldr	r3, [r7, #8]
 80083dc:	6999      	ldr	r1, [r3, #24]
 80083de:	68bb      	ldr	r3, [r7, #8]
 80083e0:	68db      	ldr	r3, [r3, #12]
 80083e2:	440b      	add	r3, r1
 80083e4:	1e59      	subs	r1, r3, #1
 80083e6:	68bb      	ldr	r3, [r7, #8]
 80083e8:	68db      	ldr	r3, [r3, #12]
 80083ea:	fbb1 f3f3 	udiv	r3, r1, r3
 80083ee:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80083f0:	4b9d      	ldr	r3, [pc, #628]	@ (8008668 <USB_EPStartXfer+0x370>)
 80083f2:	400b      	ands	r3, r1
 80083f4:	69b9      	ldr	r1, [r7, #24]
 80083f6:	0148      	lsls	r0, r1, #5
 80083f8:	69f9      	ldr	r1, [r7, #28]
 80083fa:	4401      	add	r1, r0
 80083fc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008400:	4313      	orrs	r3, r2
 8008402:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008404:	69bb      	ldr	r3, [r7, #24]
 8008406:	015a      	lsls	r2, r3, #5
 8008408:	69fb      	ldr	r3, [r7, #28]
 800840a:	4413      	add	r3, r2
 800840c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008410:	691a      	ldr	r2, [r3, #16]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	699b      	ldr	r3, [r3, #24]
 8008416:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800841a:	69b9      	ldr	r1, [r7, #24]
 800841c:	0148      	lsls	r0, r1, #5
 800841e:	69f9      	ldr	r1, [r7, #28]
 8008420:	4401      	add	r1, r0
 8008422:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008426:	4313      	orrs	r3, r2
 8008428:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	791b      	ldrb	r3, [r3, #4]
 800842e:	2b01      	cmp	r3, #1
 8008430:	d11f      	bne.n	8008472 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008432:	69bb      	ldr	r3, [r7, #24]
 8008434:	015a      	lsls	r2, r3, #5
 8008436:	69fb      	ldr	r3, [r7, #28]
 8008438:	4413      	add	r3, r2
 800843a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	69ba      	ldr	r2, [r7, #24]
 8008442:	0151      	lsls	r1, r2, #5
 8008444:	69fa      	ldr	r2, [r7, #28]
 8008446:	440a      	add	r2, r1
 8008448:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800844c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008450:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	015a      	lsls	r2, r3, #5
 8008456:	69fb      	ldr	r3, [r7, #28]
 8008458:	4413      	add	r3, r2
 800845a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800845e:	691b      	ldr	r3, [r3, #16]
 8008460:	69ba      	ldr	r2, [r7, #24]
 8008462:	0151      	lsls	r1, r2, #5
 8008464:	69fa      	ldr	r2, [r7, #28]
 8008466:	440a      	add	r2, r1
 8008468:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800846c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008470:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008472:	79fb      	ldrb	r3, [r7, #7]
 8008474:	2b01      	cmp	r3, #1
 8008476:	d14b      	bne.n	8008510 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	695b      	ldr	r3, [r3, #20]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d009      	beq.n	8008494 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008480:	69bb      	ldr	r3, [r7, #24]
 8008482:	015a      	lsls	r2, r3, #5
 8008484:	69fb      	ldr	r3, [r7, #28]
 8008486:	4413      	add	r3, r2
 8008488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800848c:	461a      	mov	r2, r3
 800848e:	68bb      	ldr	r3, [r7, #8]
 8008490:	695b      	ldr	r3, [r3, #20]
 8008492:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	791b      	ldrb	r3, [r3, #4]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d128      	bne.n	80084ee <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800849c:	69fb      	ldr	r3, [r7, #28]
 800849e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d110      	bne.n	80084ce <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	015a      	lsls	r2, r3, #5
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	4413      	add	r3, r2
 80084b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	0151      	lsls	r1, r2, #5
 80084be:	69fa      	ldr	r2, [r7, #28]
 80084c0:	440a      	add	r2, r1
 80084c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80084ca:	6013      	str	r3, [r2, #0]
 80084cc:	e00f      	b.n	80084ee <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	69ba      	ldr	r2, [r7, #24]
 80084de:	0151      	lsls	r1, r2, #5
 80084e0:	69fa      	ldr	r2, [r7, #28]
 80084e2:	440a      	add	r2, r1
 80084e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084ec:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	015a      	lsls	r2, r3, #5
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	4413      	add	r3, r2
 80084f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	69ba      	ldr	r2, [r7, #24]
 80084fe:	0151      	lsls	r1, r2, #5
 8008500:	69fa      	ldr	r2, [r7, #28]
 8008502:	440a      	add	r2, r1
 8008504:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008508:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800850c:	6013      	str	r3, [r2, #0]
 800850e:	e133      	b.n	8008778 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008510:	69bb      	ldr	r3, [r7, #24]
 8008512:	015a      	lsls	r2, r3, #5
 8008514:	69fb      	ldr	r3, [r7, #28]
 8008516:	4413      	add	r3, r2
 8008518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	69ba      	ldr	r2, [r7, #24]
 8008520:	0151      	lsls	r1, r2, #5
 8008522:	69fa      	ldr	r2, [r7, #28]
 8008524:	440a      	add	r2, r1
 8008526:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800852a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800852e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	791b      	ldrb	r3, [r3, #4]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d015      	beq.n	8008564 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	699b      	ldr	r3, [r3, #24]
 800853c:	2b00      	cmp	r3, #0
 800853e:	f000 811b 	beq.w	8008778 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008542:	69fb      	ldr	r3, [r7, #28]
 8008544:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008548:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800854a:	68bb      	ldr	r3, [r7, #8]
 800854c:	781b      	ldrb	r3, [r3, #0]
 800854e:	f003 030f 	and.w	r3, r3, #15
 8008552:	2101      	movs	r1, #1
 8008554:	fa01 f303 	lsl.w	r3, r1, r3
 8008558:	69f9      	ldr	r1, [r7, #28]
 800855a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800855e:	4313      	orrs	r3, r2
 8008560:	634b      	str	r3, [r1, #52]	@ 0x34
 8008562:	e109      	b.n	8008778 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008570:	2b00      	cmp	r3, #0
 8008572:	d110      	bne.n	8008596 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008574:	69bb      	ldr	r3, [r7, #24]
 8008576:	015a      	lsls	r2, r3, #5
 8008578:	69fb      	ldr	r3, [r7, #28]
 800857a:	4413      	add	r3, r2
 800857c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	69ba      	ldr	r2, [r7, #24]
 8008584:	0151      	lsls	r1, r2, #5
 8008586:	69fa      	ldr	r2, [r7, #28]
 8008588:	440a      	add	r2, r1
 800858a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800858e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008592:	6013      	str	r3, [r2, #0]
 8008594:	e00f      	b.n	80085b6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	015a      	lsls	r2, r3, #5
 800859a:	69fb      	ldr	r3, [r7, #28]
 800859c:	4413      	add	r3, r2
 800859e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	69ba      	ldr	r2, [r7, #24]
 80085a6:	0151      	lsls	r1, r2, #5
 80085a8:	69fa      	ldr	r2, [r7, #28]
 80085aa:	440a      	add	r2, r1
 80085ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085b4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80085b6:	68bb      	ldr	r3, [r7, #8]
 80085b8:	6919      	ldr	r1, [r3, #16]
 80085ba:	68bb      	ldr	r3, [r7, #8]
 80085bc:	781a      	ldrb	r2, [r3, #0]
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	b298      	uxth	r0, r3
 80085c4:	79fb      	ldrb	r3, [r7, #7]
 80085c6:	9300      	str	r3, [sp, #0]
 80085c8:	4603      	mov	r3, r0
 80085ca:	68f8      	ldr	r0, [r7, #12]
 80085cc:	f000 fade 	bl	8008b8c <USB_WritePacket>
 80085d0:	e0d2      	b.n	8008778 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	69fb      	ldr	r3, [r7, #28]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085de:	691b      	ldr	r3, [r3, #16]
 80085e0:	69ba      	ldr	r2, [r7, #24]
 80085e2:	0151      	lsls	r1, r2, #5
 80085e4:	69fa      	ldr	r2, [r7, #28]
 80085e6:	440a      	add	r2, r1
 80085e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80085ec:	0cdb      	lsrs	r3, r3, #19
 80085ee:	04db      	lsls	r3, r3, #19
 80085f0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	015a      	lsls	r2, r3, #5
 80085f6:	69fb      	ldr	r3, [r7, #28]
 80085f8:	4413      	add	r3, r2
 80085fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80085fe:	691b      	ldr	r3, [r3, #16]
 8008600:	69ba      	ldr	r2, [r7, #24]
 8008602:	0151      	lsls	r1, r2, #5
 8008604:	69fa      	ldr	r2, [r7, #28]
 8008606:	440a      	add	r2, r1
 8008608:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800860c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008610:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008614:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008616:	68bb      	ldr	r3, [r7, #8]
 8008618:	699b      	ldr	r3, [r3, #24]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d126      	bne.n	800866c <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800861e:	69bb      	ldr	r3, [r7, #24]
 8008620:	015a      	lsls	r2, r3, #5
 8008622:	69fb      	ldr	r3, [r7, #28]
 8008624:	4413      	add	r3, r2
 8008626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800862a:	691a      	ldr	r2, [r3, #16]
 800862c:	68bb      	ldr	r3, [r7, #8]
 800862e:	68db      	ldr	r3, [r3, #12]
 8008630:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008634:	69b9      	ldr	r1, [r7, #24]
 8008636:	0148      	lsls	r0, r1, #5
 8008638:	69f9      	ldr	r1, [r7, #28]
 800863a:	4401      	add	r1, r0
 800863c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008640:	4313      	orrs	r3, r2
 8008642:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008644:	69bb      	ldr	r3, [r7, #24]
 8008646:	015a      	lsls	r2, r3, #5
 8008648:	69fb      	ldr	r3, [r7, #28]
 800864a:	4413      	add	r3, r2
 800864c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	69ba      	ldr	r2, [r7, #24]
 8008654:	0151      	lsls	r1, r2, #5
 8008656:	69fa      	ldr	r2, [r7, #28]
 8008658:	440a      	add	r2, r1
 800865a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800865e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008662:	6113      	str	r3, [r2, #16]
 8008664:	e03a      	b.n	80086dc <USB_EPStartXfer+0x3e4>
 8008666:	bf00      	nop
 8008668:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	699a      	ldr	r2, [r3, #24]
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	4413      	add	r3, r2
 8008676:	1e5a      	subs	r2, r3, #1
 8008678:	68bb      	ldr	r3, [r7, #8]
 800867a:	68db      	ldr	r3, [r3, #12]
 800867c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008680:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	68db      	ldr	r3, [r3, #12]
 8008686:	8afa      	ldrh	r2, [r7, #22]
 8008688:	fb03 f202 	mul.w	r2, r3, r2
 800868c:	68bb      	ldr	r3, [r7, #8]
 800868e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008690:	69bb      	ldr	r3, [r7, #24]
 8008692:	015a      	lsls	r2, r3, #5
 8008694:	69fb      	ldr	r3, [r7, #28]
 8008696:	4413      	add	r3, r2
 8008698:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800869c:	691a      	ldr	r2, [r3, #16]
 800869e:	8afb      	ldrh	r3, [r7, #22]
 80086a0:	04d9      	lsls	r1, r3, #19
 80086a2:	4b38      	ldr	r3, [pc, #224]	@ (8008784 <USB_EPStartXfer+0x48c>)
 80086a4:	400b      	ands	r3, r1
 80086a6:	69b9      	ldr	r1, [r7, #24]
 80086a8:	0148      	lsls	r0, r1, #5
 80086aa:	69f9      	ldr	r1, [r7, #28]
 80086ac:	4401      	add	r1, r0
 80086ae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80086b2:	4313      	orrs	r3, r2
 80086b4:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	015a      	lsls	r2, r3, #5
 80086ba:	69fb      	ldr	r3, [r7, #28]
 80086bc:	4413      	add	r3, r2
 80086be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086c2:	691a      	ldr	r2, [r3, #16]
 80086c4:	68bb      	ldr	r3, [r7, #8]
 80086c6:	69db      	ldr	r3, [r3, #28]
 80086c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086cc:	69b9      	ldr	r1, [r7, #24]
 80086ce:	0148      	lsls	r0, r1, #5
 80086d0:	69f9      	ldr	r1, [r7, #28]
 80086d2:	4401      	add	r1, r0
 80086d4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80086d8:	4313      	orrs	r3, r2
 80086da:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80086dc:	79fb      	ldrb	r3, [r7, #7]
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d10d      	bne.n	80086fe <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	691b      	ldr	r3, [r3, #16]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d009      	beq.n	80086fe <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80086ea:	68bb      	ldr	r3, [r7, #8]
 80086ec:	6919      	ldr	r1, [r3, #16]
 80086ee:	69bb      	ldr	r3, [r7, #24]
 80086f0:	015a      	lsls	r2, r3, #5
 80086f2:	69fb      	ldr	r3, [r7, #28]
 80086f4:	4413      	add	r3, r2
 80086f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086fa:	460a      	mov	r2, r1
 80086fc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80086fe:	68bb      	ldr	r3, [r7, #8]
 8008700:	791b      	ldrb	r3, [r3, #4]
 8008702:	2b01      	cmp	r3, #1
 8008704:	d128      	bne.n	8008758 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800870c:	689b      	ldr	r3, [r3, #8]
 800870e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008712:	2b00      	cmp	r3, #0
 8008714:	d110      	bne.n	8008738 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008716:	69bb      	ldr	r3, [r7, #24]
 8008718:	015a      	lsls	r2, r3, #5
 800871a:	69fb      	ldr	r3, [r7, #28]
 800871c:	4413      	add	r3, r2
 800871e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	69ba      	ldr	r2, [r7, #24]
 8008726:	0151      	lsls	r1, r2, #5
 8008728:	69fa      	ldr	r2, [r7, #28]
 800872a:	440a      	add	r2, r1
 800872c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008730:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008734:	6013      	str	r3, [r2, #0]
 8008736:	e00f      	b.n	8008758 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008738:	69bb      	ldr	r3, [r7, #24]
 800873a:	015a      	lsls	r2, r3, #5
 800873c:	69fb      	ldr	r3, [r7, #28]
 800873e:	4413      	add	r3, r2
 8008740:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	69ba      	ldr	r2, [r7, #24]
 8008748:	0151      	lsls	r1, r2, #5
 800874a:	69fa      	ldr	r2, [r7, #28]
 800874c:	440a      	add	r2, r1
 800874e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008752:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008756:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	015a      	lsls	r2, r3, #5
 800875c:	69fb      	ldr	r3, [r7, #28]
 800875e:	4413      	add	r3, r2
 8008760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	69ba      	ldr	r2, [r7, #24]
 8008768:	0151      	lsls	r1, r2, #5
 800876a:	69fa      	ldr	r2, [r7, #28]
 800876c:	440a      	add	r2, r1
 800876e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008772:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008776:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008778:	2300      	movs	r3, #0
}
 800877a:	4618      	mov	r0, r3
 800877c:	3720      	adds	r7, #32
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	1ff80000 	.word	0x1ff80000

08008788 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008788:	b480      	push	{r7}
 800878a:	b087      	sub	sp, #28
 800878c:	af00      	add	r7, sp, #0
 800878e:	60f8      	str	r0, [r7, #12]
 8008790:	60b9      	str	r1, [r7, #8]
 8008792:	4613      	mov	r3, r2
 8008794:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800879a:	68bb      	ldr	r3, [r7, #8]
 800879c:	781b      	ldrb	r3, [r3, #0]
 800879e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	785b      	ldrb	r3, [r3, #1]
 80087a4:	2b01      	cmp	r3, #1
 80087a6:	f040 80ce 	bne.w	8008946 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	699b      	ldr	r3, [r3, #24]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d132      	bne.n	8008818 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	015a      	lsls	r2, r3, #5
 80087b6:	697b      	ldr	r3, [r7, #20]
 80087b8:	4413      	add	r3, r2
 80087ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	693a      	ldr	r2, [r7, #16]
 80087c2:	0151      	lsls	r1, r2, #5
 80087c4:	697a      	ldr	r2, [r7, #20]
 80087c6:	440a      	add	r2, r1
 80087c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087cc:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087d0:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	697b      	ldr	r3, [r7, #20]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80087e2:	691b      	ldr	r3, [r3, #16]
 80087e4:	693a      	ldr	r2, [r7, #16]
 80087e6:	0151      	lsls	r1, r2, #5
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	440a      	add	r2, r1
 80087ec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80087f0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80087f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	015a      	lsls	r2, r3, #5
 80087fa:	697b      	ldr	r3, [r7, #20]
 80087fc:	4413      	add	r3, r2
 80087fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	693a      	ldr	r2, [r7, #16]
 8008806:	0151      	lsls	r1, r2, #5
 8008808:	697a      	ldr	r2, [r7, #20]
 800880a:	440a      	add	r2, r1
 800880c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008810:	0cdb      	lsrs	r3, r3, #19
 8008812:	04db      	lsls	r3, r3, #19
 8008814:	6113      	str	r3, [r2, #16]
 8008816:	e04e      	b.n	80088b6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	015a      	lsls	r2, r3, #5
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	4413      	add	r3, r2
 8008820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	693a      	ldr	r2, [r7, #16]
 8008828:	0151      	lsls	r1, r2, #5
 800882a:	697a      	ldr	r2, [r7, #20]
 800882c:	440a      	add	r2, r1
 800882e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008832:	0cdb      	lsrs	r3, r3, #19
 8008834:	04db      	lsls	r3, r3, #19
 8008836:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	015a      	lsls	r2, r3, #5
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	4413      	add	r3, r2
 8008840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	693a      	ldr	r2, [r7, #16]
 8008848:	0151      	lsls	r1, r2, #5
 800884a:	697a      	ldr	r2, [r7, #20]
 800884c:	440a      	add	r2, r1
 800884e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008852:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008856:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800885a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	699a      	ldr	r2, [r3, #24]
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	68db      	ldr	r3, [r3, #12]
 8008864:	429a      	cmp	r2, r3
 8008866:	d903      	bls.n	8008870 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	68da      	ldr	r2, [r3, #12]
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	015a      	lsls	r2, r3, #5
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	4413      	add	r3, r2
 8008878:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800887c:	691b      	ldr	r3, [r3, #16]
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	0151      	lsls	r1, r2, #5
 8008882:	697a      	ldr	r2, [r7, #20]
 8008884:	440a      	add	r2, r1
 8008886:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800888a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800888e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	015a      	lsls	r2, r3, #5
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	4413      	add	r3, r2
 8008898:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800889c:	691a      	ldr	r2, [r3, #16]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	699b      	ldr	r3, [r3, #24]
 80088a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088a6:	6939      	ldr	r1, [r7, #16]
 80088a8:	0148      	lsls	r0, r1, #5
 80088aa:	6979      	ldr	r1, [r7, #20]
 80088ac:	4401      	add	r1, r0
 80088ae:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80088b2:	4313      	orrs	r3, r2
 80088b4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80088b6:	79fb      	ldrb	r3, [r7, #7]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d11e      	bne.n	80088fa <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	695b      	ldr	r3, [r3, #20]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d009      	beq.n	80088d8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80088c4:	693b      	ldr	r3, [r7, #16]
 80088c6:	015a      	lsls	r2, r3, #5
 80088c8:	697b      	ldr	r3, [r7, #20]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088d0:	461a      	mov	r2, r3
 80088d2:	68bb      	ldr	r3, [r7, #8]
 80088d4:	695b      	ldr	r3, [r3, #20]
 80088d6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088d8:	693b      	ldr	r3, [r7, #16]
 80088da:	015a      	lsls	r2, r3, #5
 80088dc:	697b      	ldr	r3, [r7, #20]
 80088de:	4413      	add	r3, r2
 80088e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	693a      	ldr	r2, [r7, #16]
 80088e8:	0151      	lsls	r1, r2, #5
 80088ea:	697a      	ldr	r2, [r7, #20]
 80088ec:	440a      	add	r2, r1
 80088ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80088f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80088f6:	6013      	str	r3, [r2, #0]
 80088f8:	e097      	b.n	8008a2a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80088fa:	693b      	ldr	r3, [r7, #16]
 80088fc:	015a      	lsls	r2, r3, #5
 80088fe:	697b      	ldr	r3, [r7, #20]
 8008900:	4413      	add	r3, r2
 8008902:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	693a      	ldr	r2, [r7, #16]
 800890a:	0151      	lsls	r1, r2, #5
 800890c:	697a      	ldr	r2, [r7, #20]
 800890e:	440a      	add	r2, r1
 8008910:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008914:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008918:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800891a:	68bb      	ldr	r3, [r7, #8]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	2b00      	cmp	r3, #0
 8008920:	f000 8083 	beq.w	8008a2a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800892a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	781b      	ldrb	r3, [r3, #0]
 8008930:	f003 030f 	and.w	r3, r3, #15
 8008934:	2101      	movs	r1, #1
 8008936:	fa01 f303 	lsl.w	r3, r1, r3
 800893a:	6979      	ldr	r1, [r7, #20]
 800893c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008940:	4313      	orrs	r3, r2
 8008942:	634b      	str	r3, [r1, #52]	@ 0x34
 8008944:	e071      	b.n	8008a2a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	015a      	lsls	r2, r3, #5
 800894a:	697b      	ldr	r3, [r7, #20]
 800894c:	4413      	add	r3, r2
 800894e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008952:	691b      	ldr	r3, [r3, #16]
 8008954:	693a      	ldr	r2, [r7, #16]
 8008956:	0151      	lsls	r1, r2, #5
 8008958:	697a      	ldr	r2, [r7, #20]
 800895a:	440a      	add	r2, r1
 800895c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008960:	0cdb      	lsrs	r3, r3, #19
 8008962:	04db      	lsls	r3, r3, #19
 8008964:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	015a      	lsls	r2, r3, #5
 800896a:	697b      	ldr	r3, [r7, #20]
 800896c:	4413      	add	r3, r2
 800896e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008972:	691b      	ldr	r3, [r3, #16]
 8008974:	693a      	ldr	r2, [r7, #16]
 8008976:	0151      	lsls	r1, r2, #5
 8008978:	697a      	ldr	r2, [r7, #20]
 800897a:	440a      	add	r2, r1
 800897c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008980:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008984:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008988:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	699b      	ldr	r3, [r3, #24]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d003      	beq.n	800899a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	68da      	ldr	r2, [r3, #12]
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800899a:	68bb      	ldr	r3, [r7, #8]
 800899c:	68da      	ldr	r2, [r3, #12]
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	015a      	lsls	r2, r3, #5
 80089a6:	697b      	ldr	r3, [r7, #20]
 80089a8:	4413      	add	r3, r2
 80089aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ae:	691b      	ldr	r3, [r3, #16]
 80089b0:	693a      	ldr	r2, [r7, #16]
 80089b2:	0151      	lsls	r1, r2, #5
 80089b4:	697a      	ldr	r2, [r7, #20]
 80089b6:	440a      	add	r2, r1
 80089b8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80089c0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80089ce:	691a      	ldr	r2, [r3, #16]
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	69db      	ldr	r3, [r3, #28]
 80089d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089d8:	6939      	ldr	r1, [r7, #16]
 80089da:	0148      	lsls	r0, r1, #5
 80089dc:	6979      	ldr	r1, [r7, #20]
 80089de:	4401      	add	r1, r0
 80089e0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80089e4:	4313      	orrs	r3, r2
 80089e6:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80089e8:	79fb      	ldrb	r3, [r7, #7]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d10d      	bne.n	8008a0a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80089ee:	68bb      	ldr	r3, [r7, #8]
 80089f0:	691b      	ldr	r3, [r3, #16]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d009      	beq.n	8008a0a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	6919      	ldr	r1, [r3, #16]
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	015a      	lsls	r2, r3, #5
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	4413      	add	r3, r2
 8008a02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a06:	460a      	mov	r2, r1
 8008a08:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	015a      	lsls	r2, r3, #5
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	4413      	add	r3, r2
 8008a12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	693a      	ldr	r2, [r7, #16]
 8008a1a:	0151      	lsls	r1, r2, #5
 8008a1c:	697a      	ldr	r2, [r7, #20]
 8008a1e:	440a      	add	r2, r1
 8008a20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008a24:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008a28:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a2a:	2300      	movs	r3, #0
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	371c      	adds	r7, #28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr

08008a38 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a38:	b480      	push	{r7}
 8008a3a:	b087      	sub	sp, #28
 8008a3c:	af00      	add	r7, sp, #0
 8008a3e:	6078      	str	r0, [r7, #4]
 8008a40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008a42:	2300      	movs	r3, #0
 8008a44:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008a46:	2300      	movs	r3, #0
 8008a48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	785b      	ldrb	r3, [r3, #1]
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d14a      	bne.n	8008aec <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	781b      	ldrb	r3, [r3, #0]
 8008a5a:	015a      	lsls	r2, r3, #5
 8008a5c:	693b      	ldr	r3, [r7, #16]
 8008a5e:	4413      	add	r3, r2
 8008a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a6e:	f040 8086 	bne.w	8008b7e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	781b      	ldrb	r3, [r3, #0]
 8008a76:	015a      	lsls	r2, r3, #5
 8008a78:	693b      	ldr	r3, [r7, #16]
 8008a7a:	4413      	add	r3, r2
 8008a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	683a      	ldr	r2, [r7, #0]
 8008a84:	7812      	ldrb	r2, [r2, #0]
 8008a86:	0151      	lsls	r1, r2, #5
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	440a      	add	r2, r1
 8008a8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a90:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a94:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008a96:	683b      	ldr	r3, [r7, #0]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	7812      	ldrb	r2, [r2, #0]
 8008aaa:	0151      	lsls	r1, r2, #5
 8008aac:	693a      	ldr	r2, [r7, #16]
 8008aae:	440a      	add	r2, r1
 8008ab0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ab4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008ab8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	3301      	adds	r3, #1
 8008abe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d902      	bls.n	8008ad0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8008aca:	2301      	movs	r3, #1
 8008acc:	75fb      	strb	r3, [r7, #23]
          break;
 8008ace:	e056      	b.n	8008b7e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	781b      	ldrb	r3, [r3, #0]
 8008ad4:	015a      	lsls	r2, r3, #5
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	4413      	add	r3, r2
 8008ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008ae4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ae8:	d0e7      	beq.n	8008aba <USB_EPStopXfer+0x82>
 8008aea:	e048      	b.n	8008b7e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	015a      	lsls	r2, r3, #5
 8008af2:	693b      	ldr	r3, [r7, #16]
 8008af4:	4413      	add	r3, r2
 8008af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b00:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b04:	d13b      	bne.n	8008b7e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	015a      	lsls	r2, r3, #5
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	4413      	add	r3, r2
 8008b10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	683a      	ldr	r2, [r7, #0]
 8008b18:	7812      	ldrb	r2, [r2, #0]
 8008b1a:	0151      	lsls	r1, r2, #5
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	440a      	add	r2, r1
 8008b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b24:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008b28:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008b2a:	683b      	ldr	r3, [r7, #0]
 8008b2c:	781b      	ldrb	r3, [r3, #0]
 8008b2e:	015a      	lsls	r2, r3, #5
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	4413      	add	r3, r2
 8008b34:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	683a      	ldr	r2, [r7, #0]
 8008b3c:	7812      	ldrb	r2, [r2, #0]
 8008b3e:	0151      	lsls	r1, r2, #5
 8008b40:	693a      	ldr	r2, [r7, #16]
 8008b42:	440a      	add	r2, r1
 8008b44:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b48:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b4c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	3301      	adds	r3, #1
 8008b52:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	f242 7210 	movw	r2, #10000	@ 0x2710
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d902      	bls.n	8008b64 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008b5e:	2301      	movs	r3, #1
 8008b60:	75fb      	strb	r3, [r7, #23]
          break;
 8008b62:	e00c      	b.n	8008b7e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	015a      	lsls	r2, r3, #5
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008b78:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008b7c:	d0e7      	beq.n	8008b4e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b80:	4618      	mov	r0, r3
 8008b82:	371c      	adds	r7, #28
 8008b84:	46bd      	mov	sp, r7
 8008b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8a:	4770      	bx	lr

08008b8c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	b089      	sub	sp, #36	@ 0x24
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	60f8      	str	r0, [r7, #12]
 8008b94:	60b9      	str	r1, [r7, #8]
 8008b96:	4611      	mov	r1, r2
 8008b98:	461a      	mov	r2, r3
 8008b9a:	460b      	mov	r3, r1
 8008b9c:	71fb      	strb	r3, [r7, #7]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008baa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d123      	bne.n	8008bfa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008bb2:	88bb      	ldrh	r3, [r7, #4]
 8008bb4:	3303      	adds	r3, #3
 8008bb6:	089b      	lsrs	r3, r3, #2
 8008bb8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008bba:	2300      	movs	r3, #0
 8008bbc:	61bb      	str	r3, [r7, #24]
 8008bbe:	e018      	b.n	8008bf2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008bc0:	79fb      	ldrb	r3, [r7, #7]
 8008bc2:	031a      	lsls	r2, r3, #12
 8008bc4:	697b      	ldr	r3, [r7, #20]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008bcc:	461a      	mov	r2, r3
 8008bce:	69fb      	ldr	r3, [r7, #28]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	3301      	adds	r3, #1
 8008bd8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008bda:	69fb      	ldr	r3, [r7, #28]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	3301      	adds	r3, #1
 8008be4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008be6:	69fb      	ldr	r3, [r7, #28]
 8008be8:	3301      	adds	r3, #1
 8008bea:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	3301      	adds	r3, #1
 8008bf0:	61bb      	str	r3, [r7, #24]
 8008bf2:	69ba      	ldr	r2, [r7, #24]
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	429a      	cmp	r2, r3
 8008bf8:	d3e2      	bcc.n	8008bc0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3724      	adds	r7, #36	@ 0x24
 8008c00:	46bd      	mov	sp, r7
 8008c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c06:	4770      	bx	lr

08008c08 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b08b      	sub	sp, #44	@ 0x2c
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	60f8      	str	r0, [r7, #12]
 8008c10:	60b9      	str	r1, [r7, #8]
 8008c12:	4613      	mov	r3, r2
 8008c14:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008c1a:	68bb      	ldr	r3, [r7, #8]
 8008c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008c1e:	88fb      	ldrh	r3, [r7, #6]
 8008c20:	089b      	lsrs	r3, r3, #2
 8008c22:	b29b      	uxth	r3, r3
 8008c24:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008c26:	88fb      	ldrh	r3, [r7, #6]
 8008c28:	f003 0303 	and.w	r3, r3, #3
 8008c2c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008c2e:	2300      	movs	r3, #0
 8008c30:	623b      	str	r3, [r7, #32]
 8008c32:	e014      	b.n	8008c5e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008c34:	69bb      	ldr	r3, [r7, #24]
 8008c36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c3e:	601a      	str	r2, [r3, #0]
    pDest++;
 8008c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c42:	3301      	adds	r3, #1
 8008c44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c48:	3301      	adds	r3, #1
 8008c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c4e:	3301      	adds	r3, #1
 8008c50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c54:	3301      	adds	r3, #1
 8008c56:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008c58:	6a3b      	ldr	r3, [r7, #32]
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	623b      	str	r3, [r7, #32]
 8008c5e:	6a3a      	ldr	r2, [r7, #32]
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d3e6      	bcc.n	8008c34 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008c66:	8bfb      	ldrh	r3, [r7, #30]
 8008c68:	2b00      	cmp	r3, #0
 8008c6a:	d01e      	beq.n	8008caa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008c70:	69bb      	ldr	r3, [r7, #24]
 8008c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008c76:	461a      	mov	r2, r3
 8008c78:	f107 0310 	add.w	r3, r7, #16
 8008c7c:	6812      	ldr	r2, [r2, #0]
 8008c7e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008c80:	693a      	ldr	r2, [r7, #16]
 8008c82:	6a3b      	ldr	r3, [r7, #32]
 8008c84:	b2db      	uxtb	r3, r3
 8008c86:	00db      	lsls	r3, r3, #3
 8008c88:	fa22 f303 	lsr.w	r3, r2, r3
 8008c8c:	b2da      	uxtb	r2, r3
 8008c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c90:	701a      	strb	r2, [r3, #0]
      i++;
 8008c92:	6a3b      	ldr	r3, [r7, #32]
 8008c94:	3301      	adds	r3, #1
 8008c96:	623b      	str	r3, [r7, #32]
      pDest++;
 8008c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008c9e:	8bfb      	ldrh	r3, [r7, #30]
 8008ca0:	3b01      	subs	r3, #1
 8008ca2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008ca4:	8bfb      	ldrh	r3, [r7, #30]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1ea      	bne.n	8008c80 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008cac:	4618      	mov	r0, r3
 8008cae:	372c      	adds	r7, #44	@ 0x2c
 8008cb0:	46bd      	mov	sp, r7
 8008cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cb6:	4770      	bx	lr

08008cb8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008cb8:	b480      	push	{r7}
 8008cba:	b085      	sub	sp, #20
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	785b      	ldrb	r3, [r3, #1]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d12c      	bne.n	8008d2e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008cd4:	68bb      	ldr	r3, [r7, #8]
 8008cd6:	015a      	lsls	r2, r3, #5
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	4413      	add	r3, r2
 8008cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	db12      	blt.n	8008d0c <USB_EPSetStall+0x54>
 8008ce6:	68bb      	ldr	r3, [r7, #8]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00f      	beq.n	8008d0c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	015a      	lsls	r2, r3, #5
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	68ba      	ldr	r2, [r7, #8]
 8008cfc:	0151      	lsls	r1, r2, #5
 8008cfe:	68fa      	ldr	r2, [r7, #12]
 8008d00:	440a      	add	r2, r1
 8008d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d0a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	015a      	lsls	r2, r3, #5
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	4413      	add	r3, r2
 8008d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	68ba      	ldr	r2, [r7, #8]
 8008d1c:	0151      	lsls	r1, r2, #5
 8008d1e:	68fa      	ldr	r2, [r7, #12]
 8008d20:	440a      	add	r2, r1
 8008d22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008d26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d2a:	6013      	str	r3, [r2, #0]
 8008d2c:	e02b      	b.n	8008d86 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	015a      	lsls	r2, r3, #5
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	4413      	add	r3, r2
 8008d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	db12      	blt.n	8008d66 <USB_EPSetStall+0xae>
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d00f      	beq.n	8008d66 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	68ba      	ldr	r2, [r7, #8]
 8008d56:	0151      	lsls	r1, r2, #5
 8008d58:	68fa      	ldr	r2, [r7, #12]
 8008d5a:	440a      	add	r2, r1
 8008d5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008d64:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008d66:	68bb      	ldr	r3, [r7, #8]
 8008d68:	015a      	lsls	r2, r3, #5
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	4413      	add	r3, r2
 8008d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	68ba      	ldr	r2, [r7, #8]
 8008d76:	0151      	lsls	r1, r2, #5
 8008d78:	68fa      	ldr	r2, [r7, #12]
 8008d7a:	440a      	add	r2, r1
 8008d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008d84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d86:	2300      	movs	r3, #0
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b085      	sub	sp, #20
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	785b      	ldrb	r3, [r3, #1]
 8008dac:	2b01      	cmp	r3, #1
 8008dae:	d128      	bne.n	8008e02 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	015a      	lsls	r2, r3, #5
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4413      	add	r3, r2
 8008db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	68ba      	ldr	r2, [r7, #8]
 8008dc0:	0151      	lsls	r1, r2, #5
 8008dc2:	68fa      	ldr	r2, [r7, #12]
 8008dc4:	440a      	add	r2, r1
 8008dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008dce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008dd0:	683b      	ldr	r3, [r7, #0]
 8008dd2:	791b      	ldrb	r3, [r3, #4]
 8008dd4:	2b03      	cmp	r3, #3
 8008dd6:	d003      	beq.n	8008de0 <USB_EPClearStall+0x4c>
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	791b      	ldrb	r3, [r3, #4]
 8008ddc:	2b02      	cmp	r3, #2
 8008dde:	d138      	bne.n	8008e52 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008de0:	68bb      	ldr	r3, [r7, #8]
 8008de2:	015a      	lsls	r2, r3, #5
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	4413      	add	r3, r2
 8008de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	0151      	lsls	r1, r2, #5
 8008df2:	68fa      	ldr	r2, [r7, #12]
 8008df4:	440a      	add	r2, r1
 8008df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dfe:	6013      	str	r3, [r2, #0]
 8008e00:	e027      	b.n	8008e52 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e02:	68bb      	ldr	r3, [r7, #8]
 8008e04:	015a      	lsls	r2, r3, #5
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	4413      	add	r3, r2
 8008e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	0151      	lsls	r1, r2, #5
 8008e14:	68fa      	ldr	r2, [r7, #12]
 8008e16:	440a      	add	r2, r1
 8008e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008e20:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	791b      	ldrb	r3, [r3, #4]
 8008e26:	2b03      	cmp	r3, #3
 8008e28:	d003      	beq.n	8008e32 <USB_EPClearStall+0x9e>
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	791b      	ldrb	r3, [r3, #4]
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d10f      	bne.n	8008e52 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e32:	68bb      	ldr	r3, [r7, #8]
 8008e34:	015a      	lsls	r2, r3, #5
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	4413      	add	r3, r2
 8008e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	68ba      	ldr	r2, [r7, #8]
 8008e42:	0151      	lsls	r1, r2, #5
 8008e44:	68fa      	ldr	r2, [r7, #12]
 8008e46:	440a      	add	r2, r1
 8008e48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e50:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008e52:	2300      	movs	r3, #0
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3714      	adds	r7, #20
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b085      	sub	sp, #20
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
 8008e68:	460b      	mov	r3, r1
 8008e6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e7e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008e82:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e8a:	681a      	ldr	r2, [r3, #0]
 8008e8c:	78fb      	ldrb	r3, [r7, #3]
 8008e8e:	011b      	lsls	r3, r3, #4
 8008e90:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008e94:	68f9      	ldr	r1, [r7, #12]
 8008e96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e9a:	4313      	orrs	r3, r2
 8008e9c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008e9e:	2300      	movs	r3, #0
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3714      	adds	r7, #20
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b085      	sub	sp, #20
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008ec6:	f023 0303 	bic.w	r3, r3, #3
 8008eca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed2:	685b      	ldr	r3, [r3, #4]
 8008ed4:	68fa      	ldr	r2, [r7, #12]
 8008ed6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008eda:	f023 0302 	bic.w	r3, r3, #2
 8008ede:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3714      	adds	r7, #20
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr

08008eee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008eee:	b480      	push	{r7}
 8008ef0:	b085      	sub	sp, #20
 8008ef2:	af00      	add	r7, sp, #0
 8008ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008f08:	f023 0303 	bic.w	r3, r3, #3
 8008f0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	68fa      	ldr	r2, [r7, #12]
 8008f18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008f1c:	f043 0302 	orr.w	r3, r3, #2
 8008f20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3714      	adds	r7, #20
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b085      	sub	sp, #20
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	68fa      	ldr	r2, [r7, #12]
 8008f44:	4013      	ands	r3, r2
 8008f46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008f48:	68fb      	ldr	r3, [r7, #12]
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3714      	adds	r7, #20
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f54:	4770      	bx	lr

08008f56 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f56:	b480      	push	{r7}
 8008f58:	b085      	sub	sp, #20
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f68:	699b      	ldr	r3, [r3, #24]
 8008f6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f72:	69db      	ldr	r3, [r3, #28]
 8008f74:	68ba      	ldr	r2, [r7, #8]
 8008f76:	4013      	ands	r3, r2
 8008f78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008f7a:	68bb      	ldr	r3, [r7, #8]
 8008f7c:	0c1b      	lsrs	r3, r3, #16
}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	3714      	adds	r7, #20
 8008f82:	46bd      	mov	sp, r7
 8008f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f88:	4770      	bx	lr

08008f8a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008f8a:	b480      	push	{r7}
 8008f8c:	b085      	sub	sp, #20
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fa6:	69db      	ldr	r3, [r3, #28]
 8008fa8:	68ba      	ldr	r2, [r7, #8]
 8008faa:	4013      	ands	r3, r2
 8008fac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	b29b      	uxth	r3, r3
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr

08008fbe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008fbe:	b480      	push	{r7}
 8008fc0:	b085      	sub	sp, #20
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
 8008fc6:	460b      	mov	r3, r1
 8008fc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008fce:	78fb      	ldrb	r3, [r7, #3]
 8008fd0:	015a      	lsls	r2, r3, #5
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	4413      	add	r3, r2
 8008fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008fe4:	695b      	ldr	r3, [r3, #20]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	4013      	ands	r3, r2
 8008fea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008fec:	68bb      	ldr	r3, [r7, #8]
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3714      	adds	r7, #20
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff8:	4770      	bx	lr

08008ffa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008ffa:	b480      	push	{r7}
 8008ffc:	b087      	sub	sp, #28
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	6078      	str	r0, [r7, #4]
 8009002:	460b      	mov	r3, r1
 8009004:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009010:	691b      	ldr	r3, [r3, #16]
 8009012:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800901a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800901c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800901e:	78fb      	ldrb	r3, [r7, #3]
 8009020:	f003 030f 	and.w	r3, r3, #15
 8009024:	68fa      	ldr	r2, [r7, #12]
 8009026:	fa22 f303 	lsr.w	r3, r2, r3
 800902a:	01db      	lsls	r3, r3, #7
 800902c:	b2db      	uxtb	r3, r3
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	4313      	orrs	r3, r2
 8009032:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009034:	78fb      	ldrb	r3, [r7, #3]
 8009036:	015a      	lsls	r2, r3, #5
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	4413      	add	r3, r2
 800903c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	693a      	ldr	r2, [r7, #16]
 8009044:	4013      	ands	r3, r2
 8009046:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009048:	68bb      	ldr	r3, [r7, #8]
}
 800904a:	4618      	mov	r0, r3
 800904c:	371c      	adds	r7, #28
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr

08009056 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009056:	b480      	push	{r7}
 8009058:	b083      	sub	sp, #12
 800905a:	af00      	add	r7, sp, #0
 800905c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	695b      	ldr	r3, [r3, #20]
 8009062:	f003 0301 	and.w	r3, r3, #1
}
 8009066:	4618      	mov	r0, r3
 8009068:	370c      	adds	r7, #12
 800906a:	46bd      	mov	sp, r7
 800906c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009070:	4770      	bx	lr

08009072 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009072:	b480      	push	{r7}
 8009074:	b085      	sub	sp, #20
 8009076:	af00      	add	r7, sp, #0
 8009078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800908c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009090:	f023 0307 	bic.w	r3, r3, #7
 8009094:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	68fa      	ldr	r2, [r7, #12]
 80090a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80090a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80090a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80090aa:	2300      	movs	r3, #0
}
 80090ac:	4618      	mov	r0, r3
 80090ae:	3714      	adds	r7, #20
 80090b0:	46bd      	mov	sp, r7
 80090b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090b6:	4770      	bx	lr

080090b8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 80090b8:	b480      	push	{r7}
 80090ba:	b087      	sub	sp, #28
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	460b      	mov	r3, r1
 80090c2:	607a      	str	r2, [r7, #4]
 80090c4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	333c      	adds	r3, #60	@ 0x3c
 80090ce:	3304      	adds	r3, #4
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	4a26      	ldr	r2, [pc, #152]	@ (8009170 <USB_EP0_OutStart+0xb8>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d90a      	bls.n	80090f2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090ec:	d101      	bne.n	80090f2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	e037      	b.n	8009162 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80090f2:	697b      	ldr	r3, [r7, #20]
 80090f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090f8:	461a      	mov	r2, r3
 80090fa:	2300      	movs	r3, #0
 80090fc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009104:	691b      	ldr	r3, [r3, #16]
 8009106:	697a      	ldr	r2, [r7, #20]
 8009108:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800910c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009110:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009118:	691b      	ldr	r3, [r3, #16]
 800911a:	697a      	ldr	r2, [r7, #20]
 800911c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009120:	f043 0318 	orr.w	r3, r3, #24
 8009124:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800912c:	691b      	ldr	r3, [r3, #16]
 800912e:	697a      	ldr	r2, [r7, #20]
 8009130:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009134:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009138:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800913a:	7afb      	ldrb	r3, [r7, #11]
 800913c:	2b01      	cmp	r3, #1
 800913e:	d10f      	bne.n	8009160 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009140:	697b      	ldr	r3, [r7, #20]
 8009142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009146:	461a      	mov	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	697a      	ldr	r2, [r7, #20]
 8009156:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800915a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800915e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009160:	2300      	movs	r3, #0
}
 8009162:	4618      	mov	r0, r3
 8009164:	371c      	adds	r7, #28
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop
 8009170:	4f54300a 	.word	0x4f54300a

08009174 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009174:	b480      	push	{r7}
 8009176:	b085      	sub	sp, #20
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800917c:	2300      	movs	r3, #0
 800917e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009180:	68fb      	ldr	r3, [r7, #12]
 8009182:	3301      	adds	r3, #1
 8009184:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009186:	68fb      	ldr	r3, [r7, #12]
 8009188:	4a13      	ldr	r2, [pc, #76]	@ (80091d8 <USB_CoreReset+0x64>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d901      	bls.n	8009192 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800918e:	2303      	movs	r3, #3
 8009190:	e01b      	b.n	80091ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	691b      	ldr	r3, [r3, #16]
 8009196:	2b00      	cmp	r3, #0
 8009198:	daf2      	bge.n	8009180 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800919a:	2300      	movs	r3, #0
 800919c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	691b      	ldr	r3, [r3, #16]
 80091a2:	f043 0201 	orr.w	r2, r3, #1
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	3301      	adds	r3, #1
 80091ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	4a09      	ldr	r2, [pc, #36]	@ (80091d8 <USB_CoreReset+0x64>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d901      	bls.n	80091bc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80091b8:	2303      	movs	r3, #3
 80091ba:	e006      	b.n	80091ca <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	691b      	ldr	r3, [r3, #16]
 80091c0:	f003 0301 	and.w	r3, r3, #1
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d0f0      	beq.n	80091aa <USB_CoreReset+0x36>

  return HAL_OK;
 80091c8:	2300      	movs	r3, #0
}
 80091ca:	4618      	mov	r0, r3
 80091cc:	3714      	adds	r7, #20
 80091ce:	46bd      	mov	sp, r7
 80091d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop
 80091d8:	00030d40 	.word	0x00030d40

080091dc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b084      	sub	sp, #16
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	460b      	mov	r3, r1
 80091e6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80091e8:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80091ec:	f002 ff04 	bl	800bff8 <USBD_static_malloc>
 80091f0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d109      	bne.n	800920c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	32b0      	adds	r2, #176	@ 0xb0
 8009202:	2100      	movs	r1, #0
 8009204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009208:	2302      	movs	r3, #2
 800920a:	e0d4      	b.n	80093b6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800920c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8009210:	2100      	movs	r1, #0
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f003 fe7a 	bl	800cf0c <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	32b0      	adds	r2, #176	@ 0xb0
 8009222:	68f9      	ldr	r1, [r7, #12]
 8009224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	32b0      	adds	r2, #176	@ 0xb0
 8009232:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	7c1b      	ldrb	r3, [r3, #16]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d138      	bne.n	80092b6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009244:	4b5e      	ldr	r3, [pc, #376]	@ (80093c0 <USBD_CDC_Init+0x1e4>)
 8009246:	7819      	ldrb	r1, [r3, #0]
 8009248:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800924c:	2202      	movs	r2, #2
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f002 fdaf 	bl	800bdb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009254:	4b5a      	ldr	r3, [pc, #360]	@ (80093c0 <USBD_CDC_Init+0x1e4>)
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	f003 020f 	and.w	r2, r3, #15
 800925c:	6879      	ldr	r1, [r7, #4]
 800925e:	4613      	mov	r3, r2
 8009260:	009b      	lsls	r3, r3, #2
 8009262:	4413      	add	r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	440b      	add	r3, r1
 8009268:	3324      	adds	r3, #36	@ 0x24
 800926a:	2201      	movs	r2, #1
 800926c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800926e:	4b55      	ldr	r3, [pc, #340]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 8009270:	7819      	ldrb	r1, [r3, #0]
 8009272:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009276:	2202      	movs	r2, #2
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f002 fd9a 	bl	800bdb2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800927e:	4b51      	ldr	r3, [pc, #324]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 8009280:	781b      	ldrb	r3, [r3, #0]
 8009282:	f003 020f 	and.w	r2, r3, #15
 8009286:	6879      	ldr	r1, [r7, #4]
 8009288:	4613      	mov	r3, r2
 800928a:	009b      	lsls	r3, r3, #2
 800928c:	4413      	add	r3, r2
 800928e:	009b      	lsls	r3, r3, #2
 8009290:	440b      	add	r3, r1
 8009292:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009296:	2201      	movs	r2, #1
 8009298:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800929a:	4b4b      	ldr	r3, [pc, #300]	@ (80093c8 <USBD_CDC_Init+0x1ec>)
 800929c:	781b      	ldrb	r3, [r3, #0]
 800929e:	f003 020f 	and.w	r2, r3, #15
 80092a2:	6879      	ldr	r1, [r7, #4]
 80092a4:	4613      	mov	r3, r2
 80092a6:	009b      	lsls	r3, r3, #2
 80092a8:	4413      	add	r3, r2
 80092aa:	009b      	lsls	r3, r3, #2
 80092ac:	440b      	add	r3, r1
 80092ae:	3326      	adds	r3, #38	@ 0x26
 80092b0:	2210      	movs	r2, #16
 80092b2:	801a      	strh	r2, [r3, #0]
 80092b4:	e035      	b.n	8009322 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80092b6:	4b42      	ldr	r3, [pc, #264]	@ (80093c0 <USBD_CDC_Init+0x1e4>)
 80092b8:	7819      	ldrb	r1, [r3, #0]
 80092ba:	2340      	movs	r3, #64	@ 0x40
 80092bc:	2202      	movs	r2, #2
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f002 fd77 	bl	800bdb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80092c4:	4b3e      	ldr	r3, [pc, #248]	@ (80093c0 <USBD_CDC_Init+0x1e4>)
 80092c6:	781b      	ldrb	r3, [r3, #0]
 80092c8:	f003 020f 	and.w	r2, r3, #15
 80092cc:	6879      	ldr	r1, [r7, #4]
 80092ce:	4613      	mov	r3, r2
 80092d0:	009b      	lsls	r3, r3, #2
 80092d2:	4413      	add	r3, r2
 80092d4:	009b      	lsls	r3, r3, #2
 80092d6:	440b      	add	r3, r1
 80092d8:	3324      	adds	r3, #36	@ 0x24
 80092da:	2201      	movs	r2, #1
 80092dc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80092de:	4b39      	ldr	r3, [pc, #228]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 80092e0:	7819      	ldrb	r1, [r3, #0]
 80092e2:	2340      	movs	r3, #64	@ 0x40
 80092e4:	2202      	movs	r2, #2
 80092e6:	6878      	ldr	r0, [r7, #4]
 80092e8:	f002 fd63 	bl	800bdb2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80092ec:	4b35      	ldr	r3, [pc, #212]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 80092ee:	781b      	ldrb	r3, [r3, #0]
 80092f0:	f003 020f 	and.w	r2, r3, #15
 80092f4:	6879      	ldr	r1, [r7, #4]
 80092f6:	4613      	mov	r3, r2
 80092f8:	009b      	lsls	r3, r3, #2
 80092fa:	4413      	add	r3, r2
 80092fc:	009b      	lsls	r3, r3, #2
 80092fe:	440b      	add	r3, r1
 8009300:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009304:	2201      	movs	r2, #1
 8009306:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009308:	4b2f      	ldr	r3, [pc, #188]	@ (80093c8 <USBD_CDC_Init+0x1ec>)
 800930a:	781b      	ldrb	r3, [r3, #0]
 800930c:	f003 020f 	and.w	r2, r3, #15
 8009310:	6879      	ldr	r1, [r7, #4]
 8009312:	4613      	mov	r3, r2
 8009314:	009b      	lsls	r3, r3, #2
 8009316:	4413      	add	r3, r2
 8009318:	009b      	lsls	r3, r3, #2
 800931a:	440b      	add	r3, r1
 800931c:	3326      	adds	r3, #38	@ 0x26
 800931e:	2210      	movs	r2, #16
 8009320:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009322:	4b29      	ldr	r3, [pc, #164]	@ (80093c8 <USBD_CDC_Init+0x1ec>)
 8009324:	7819      	ldrb	r1, [r3, #0]
 8009326:	2308      	movs	r3, #8
 8009328:	2203      	movs	r2, #3
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f002 fd41 	bl	800bdb2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009330:	4b25      	ldr	r3, [pc, #148]	@ (80093c8 <USBD_CDC_Init+0x1ec>)
 8009332:	781b      	ldrb	r3, [r3, #0]
 8009334:	f003 020f 	and.w	r2, r3, #15
 8009338:	6879      	ldr	r1, [r7, #4]
 800933a:	4613      	mov	r3, r2
 800933c:	009b      	lsls	r3, r3, #2
 800933e:	4413      	add	r3, r2
 8009340:	009b      	lsls	r3, r3, #2
 8009342:	440b      	add	r3, r1
 8009344:	3324      	adds	r3, #36	@ 0x24
 8009346:	2201      	movs	r2, #1
 8009348:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	2200      	movs	r2, #0
 800934e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	33b0      	adds	r3, #176	@ 0xb0
 800935c:	009b      	lsls	r3, r3, #2
 800935e:	4413      	add	r3, r2
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	2200      	movs	r2, #0
 800936a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2200      	movs	r2, #0
 8009372:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800937c:	2b00      	cmp	r3, #0
 800937e:	d101      	bne.n	8009384 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009380:	2302      	movs	r3, #2
 8009382:	e018      	b.n	80093b6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	7c1b      	ldrb	r3, [r3, #16]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d10a      	bne.n	80093a2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800938c:	4b0d      	ldr	r3, [pc, #52]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 800938e:	7819      	ldrb	r1, [r3, #0]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009396:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800939a:	6878      	ldr	r0, [r7, #4]
 800939c:	f002 fdf8 	bl	800bf90 <USBD_LL_PrepareReceive>
 80093a0:	e008      	b.n	80093b4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80093a2:	4b08      	ldr	r3, [pc, #32]	@ (80093c4 <USBD_CDC_Init+0x1e8>)
 80093a4:	7819      	ldrb	r1, [r3, #0]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80093ac:	2340      	movs	r3, #64	@ 0x40
 80093ae:	6878      	ldr	r0, [r7, #4]
 80093b0:	f002 fdee 	bl	800bf90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80093b4:	2300      	movs	r3, #0
}
 80093b6:	4618      	mov	r0, r3
 80093b8:	3710      	adds	r7, #16
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	20000557 	.word	0x20000557
 80093c4:	20000558 	.word	0x20000558
 80093c8:	20000559 	.word	0x20000559

080093cc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b082      	sub	sp, #8
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
 80093d4:	460b      	mov	r3, r1
 80093d6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80093d8:	4b3a      	ldr	r3, [pc, #232]	@ (80094c4 <USBD_CDC_DeInit+0xf8>)
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	4619      	mov	r1, r3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f002 fd0d 	bl	800bdfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80093e4:	4b37      	ldr	r3, [pc, #220]	@ (80094c4 <USBD_CDC_DeInit+0xf8>)
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	f003 020f 	and.w	r2, r3, #15
 80093ec:	6879      	ldr	r1, [r7, #4]
 80093ee:	4613      	mov	r3, r2
 80093f0:	009b      	lsls	r3, r3, #2
 80093f2:	4413      	add	r3, r2
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	440b      	add	r3, r1
 80093f8:	3324      	adds	r3, #36	@ 0x24
 80093fa:	2200      	movs	r2, #0
 80093fc:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80093fe:	4b32      	ldr	r3, [pc, #200]	@ (80094c8 <USBD_CDC_DeInit+0xfc>)
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	4619      	mov	r1, r3
 8009404:	6878      	ldr	r0, [r7, #4]
 8009406:	f002 fcfa 	bl	800bdfe <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800940a:	4b2f      	ldr	r3, [pc, #188]	@ (80094c8 <USBD_CDC_DeInit+0xfc>)
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	f003 020f 	and.w	r2, r3, #15
 8009412:	6879      	ldr	r1, [r7, #4]
 8009414:	4613      	mov	r3, r2
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	4413      	add	r3, r2
 800941a:	009b      	lsls	r3, r3, #2
 800941c:	440b      	add	r3, r1
 800941e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009422:	2200      	movs	r2, #0
 8009424:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009426:	4b29      	ldr	r3, [pc, #164]	@ (80094cc <USBD_CDC_DeInit+0x100>)
 8009428:	781b      	ldrb	r3, [r3, #0]
 800942a:	4619      	mov	r1, r3
 800942c:	6878      	ldr	r0, [r7, #4]
 800942e:	f002 fce6 	bl	800bdfe <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009432:	4b26      	ldr	r3, [pc, #152]	@ (80094cc <USBD_CDC_DeInit+0x100>)
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	f003 020f 	and.w	r2, r3, #15
 800943a:	6879      	ldr	r1, [r7, #4]
 800943c:	4613      	mov	r3, r2
 800943e:	009b      	lsls	r3, r3, #2
 8009440:	4413      	add	r3, r2
 8009442:	009b      	lsls	r3, r3, #2
 8009444:	440b      	add	r3, r1
 8009446:	3324      	adds	r3, #36	@ 0x24
 8009448:	2200      	movs	r2, #0
 800944a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800944c:	4b1f      	ldr	r3, [pc, #124]	@ (80094cc <USBD_CDC_DeInit+0x100>)
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	f003 020f 	and.w	r2, r3, #15
 8009454:	6879      	ldr	r1, [r7, #4]
 8009456:	4613      	mov	r3, r2
 8009458:	009b      	lsls	r3, r3, #2
 800945a:	4413      	add	r3, r2
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	440b      	add	r3, r1
 8009460:	3326      	adds	r3, #38	@ 0x26
 8009462:	2200      	movs	r2, #0
 8009464:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	32b0      	adds	r2, #176	@ 0xb0
 8009470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d01f      	beq.n	80094b8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	33b0      	adds	r3, #176	@ 0xb0
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	4413      	add	r3, r2
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	685b      	ldr	r3, [r3, #4]
 800948a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	32b0      	adds	r2, #176	@ 0xb0
 8009496:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800949a:	4618      	mov	r0, r3
 800949c:	f002 fdba 	bl	800c014 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	32b0      	adds	r2, #176	@ 0xb0
 80094aa:	2100      	movs	r1, #0
 80094ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	2200      	movs	r2, #0
 80094b4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80094b8:	2300      	movs	r3, #0
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3708      	adds	r7, #8
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	bf00      	nop
 80094c4:	20000557 	.word	0x20000557
 80094c8:	20000558 	.word	0x20000558
 80094cc:	20000559 	.word	0x20000559

080094d0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b086      	sub	sp, #24
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	32b0      	adds	r2, #176	@ 0xb0
 80094e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094e8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80094ea:	2300      	movs	r3, #0
 80094ec:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80094f2:	2300      	movs	r3, #0
 80094f4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d101      	bne.n	8009500 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80094fc:	2303      	movs	r3, #3
 80094fe:	e0bf      	b.n	8009680 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009500:	683b      	ldr	r3, [r7, #0]
 8009502:	781b      	ldrb	r3, [r3, #0]
 8009504:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009508:	2b00      	cmp	r3, #0
 800950a:	d050      	beq.n	80095ae <USBD_CDC_Setup+0xde>
 800950c:	2b20      	cmp	r3, #32
 800950e:	f040 80af 	bne.w	8009670 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	88db      	ldrh	r3, [r3, #6]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d03a      	beq.n	8009590 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800951a:	683b      	ldr	r3, [r7, #0]
 800951c:	781b      	ldrb	r3, [r3, #0]
 800951e:	b25b      	sxtb	r3, r3
 8009520:	2b00      	cmp	r3, #0
 8009522:	da1b      	bge.n	800955c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	33b0      	adds	r3, #176	@ 0xb0
 800952e:	009b      	lsls	r3, r3, #2
 8009530:	4413      	add	r3, r2
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	689b      	ldr	r3, [r3, #8]
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800953a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800953c:	683a      	ldr	r2, [r7, #0]
 800953e:	88d2      	ldrh	r2, [r2, #6]
 8009540:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	88db      	ldrh	r3, [r3, #6]
 8009546:	2b07      	cmp	r3, #7
 8009548:	bf28      	it	cs
 800954a:	2307      	movcs	r3, #7
 800954c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	89fa      	ldrh	r2, [r7, #14]
 8009552:	4619      	mov	r1, r3
 8009554:	6878      	ldr	r0, [r7, #4]
 8009556:	f001 fd41 	bl	800afdc <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800955a:	e090      	b.n	800967e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800955c:	683b      	ldr	r3, [r7, #0]
 800955e:	785a      	ldrb	r2, [r3, #1]
 8009560:	693b      	ldr	r3, [r7, #16]
 8009562:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	88db      	ldrh	r3, [r3, #6]
 800956a:	2b3f      	cmp	r3, #63	@ 0x3f
 800956c:	d803      	bhi.n	8009576 <USBD_CDC_Setup+0xa6>
 800956e:	683b      	ldr	r3, [r7, #0]
 8009570:	88db      	ldrh	r3, [r3, #6]
 8009572:	b2da      	uxtb	r2, r3
 8009574:	e000      	b.n	8009578 <USBD_CDC_Setup+0xa8>
 8009576:	2240      	movs	r2, #64	@ 0x40
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800957e:	6939      	ldr	r1, [r7, #16]
 8009580:	693b      	ldr	r3, [r7, #16]
 8009582:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009586:	461a      	mov	r2, r3
 8009588:	6878      	ldr	r0, [r7, #4]
 800958a:	f001 fd53 	bl	800b034 <USBD_CtlPrepareRx>
      break;
 800958e:	e076      	b.n	800967e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009596:	687a      	ldr	r2, [r7, #4]
 8009598:	33b0      	adds	r3, #176	@ 0xb0
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	4413      	add	r3, r2
 800959e:	685b      	ldr	r3, [r3, #4]
 80095a0:	689b      	ldr	r3, [r3, #8]
 80095a2:	683a      	ldr	r2, [r7, #0]
 80095a4:	7850      	ldrb	r0, [r2, #1]
 80095a6:	2200      	movs	r2, #0
 80095a8:	6839      	ldr	r1, [r7, #0]
 80095aa:	4798      	blx	r3
      break;
 80095ac:	e067      	b.n	800967e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	785b      	ldrb	r3, [r3, #1]
 80095b2:	2b0b      	cmp	r3, #11
 80095b4:	d851      	bhi.n	800965a <USBD_CDC_Setup+0x18a>
 80095b6:	a201      	add	r2, pc, #4	@ (adr r2, 80095bc <USBD_CDC_Setup+0xec>)
 80095b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095bc:	080095ed 	.word	0x080095ed
 80095c0:	08009669 	.word	0x08009669
 80095c4:	0800965b 	.word	0x0800965b
 80095c8:	0800965b 	.word	0x0800965b
 80095cc:	0800965b 	.word	0x0800965b
 80095d0:	0800965b 	.word	0x0800965b
 80095d4:	0800965b 	.word	0x0800965b
 80095d8:	0800965b 	.word	0x0800965b
 80095dc:	0800965b 	.word	0x0800965b
 80095e0:	0800965b 	.word	0x0800965b
 80095e4:	08009617 	.word	0x08009617
 80095e8:	08009641 	.word	0x08009641
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	2b03      	cmp	r3, #3
 80095f6:	d107      	bne.n	8009608 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80095f8:	f107 030a 	add.w	r3, r7, #10
 80095fc:	2202      	movs	r2, #2
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f001 fceb 	bl	800afdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009606:	e032      	b.n	800966e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009608:	6839      	ldr	r1, [r7, #0]
 800960a:	6878      	ldr	r0, [r7, #4]
 800960c:	f001 fc75 	bl	800aefa <USBD_CtlError>
            ret = USBD_FAIL;
 8009610:	2303      	movs	r3, #3
 8009612:	75fb      	strb	r3, [r7, #23]
          break;
 8009614:	e02b      	b.n	800966e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800961c:	b2db      	uxtb	r3, r3
 800961e:	2b03      	cmp	r3, #3
 8009620:	d107      	bne.n	8009632 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009622:	f107 030d 	add.w	r3, r7, #13
 8009626:	2201      	movs	r2, #1
 8009628:	4619      	mov	r1, r3
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f001 fcd6 	bl	800afdc <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009630:	e01d      	b.n	800966e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009632:	6839      	ldr	r1, [r7, #0]
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f001 fc60 	bl	800aefa <USBD_CtlError>
            ret = USBD_FAIL;
 800963a:	2303      	movs	r3, #3
 800963c:	75fb      	strb	r3, [r7, #23]
          break;
 800963e:	e016      	b.n	800966e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b03      	cmp	r3, #3
 800964a:	d00f      	beq.n	800966c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800964c:	6839      	ldr	r1, [r7, #0]
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f001 fc53 	bl	800aefa <USBD_CtlError>
            ret = USBD_FAIL;
 8009654:	2303      	movs	r3, #3
 8009656:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009658:	e008      	b.n	800966c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800965a:	6839      	ldr	r1, [r7, #0]
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f001 fc4c 	bl	800aefa <USBD_CtlError>
          ret = USBD_FAIL;
 8009662:	2303      	movs	r3, #3
 8009664:	75fb      	strb	r3, [r7, #23]
          break;
 8009666:	e002      	b.n	800966e <USBD_CDC_Setup+0x19e>
          break;
 8009668:	bf00      	nop
 800966a:	e008      	b.n	800967e <USBD_CDC_Setup+0x1ae>
          break;
 800966c:	bf00      	nop
      }
      break;
 800966e:	e006      	b.n	800967e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009670:	6839      	ldr	r1, [r7, #0]
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f001 fc41 	bl	800aefa <USBD_CtlError>
      ret = USBD_FAIL;
 8009678:	2303      	movs	r3, #3
 800967a:	75fb      	strb	r3, [r7, #23]
      break;
 800967c:	bf00      	nop
  }

  return (uint8_t)ret;
 800967e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009680:	4618      	mov	r0, r3
 8009682:	3718      	adds	r7, #24
 8009684:	46bd      	mov	sp, r7
 8009686:	bd80      	pop	{r7, pc}

08009688 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b084      	sub	sp, #16
 800968c:	af00      	add	r7, sp, #0
 800968e:	6078      	str	r0, [r7, #4]
 8009690:	460b      	mov	r3, r1
 8009692:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800969a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	32b0      	adds	r2, #176	@ 0xb0
 80096a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d101      	bne.n	80096b2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 80096ae:	2303      	movs	r3, #3
 80096b0:	e065      	b.n	800977e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	32b0      	adds	r2, #176	@ 0xb0
 80096bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80096c0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80096c2:	78fb      	ldrb	r3, [r7, #3]
 80096c4:	f003 020f 	and.w	r2, r3, #15
 80096c8:	6879      	ldr	r1, [r7, #4]
 80096ca:	4613      	mov	r3, r2
 80096cc:	009b      	lsls	r3, r3, #2
 80096ce:	4413      	add	r3, r2
 80096d0:	009b      	lsls	r3, r3, #2
 80096d2:	440b      	add	r3, r1
 80096d4:	3318      	adds	r3, #24
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d02f      	beq.n	800973c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80096dc:	78fb      	ldrb	r3, [r7, #3]
 80096de:	f003 020f 	and.w	r2, r3, #15
 80096e2:	6879      	ldr	r1, [r7, #4]
 80096e4:	4613      	mov	r3, r2
 80096e6:	009b      	lsls	r3, r3, #2
 80096e8:	4413      	add	r3, r2
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	440b      	add	r3, r1
 80096ee:	3318      	adds	r3, #24
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	78fb      	ldrb	r3, [r7, #3]
 80096f4:	f003 010f 	and.w	r1, r3, #15
 80096f8:	68f8      	ldr	r0, [r7, #12]
 80096fa:	460b      	mov	r3, r1
 80096fc:	00db      	lsls	r3, r3, #3
 80096fe:	440b      	add	r3, r1
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	4403      	add	r3, r0
 8009704:	3348      	adds	r3, #72	@ 0x48
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	fbb2 f1f3 	udiv	r1, r2, r3
 800970c:	fb01 f303 	mul.w	r3, r1, r3
 8009710:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009712:	2b00      	cmp	r3, #0
 8009714:	d112      	bne.n	800973c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009716:	78fb      	ldrb	r3, [r7, #3]
 8009718:	f003 020f 	and.w	r2, r3, #15
 800971c:	6879      	ldr	r1, [r7, #4]
 800971e:	4613      	mov	r3, r2
 8009720:	009b      	lsls	r3, r3, #2
 8009722:	4413      	add	r3, r2
 8009724:	009b      	lsls	r3, r3, #2
 8009726:	440b      	add	r3, r1
 8009728:	3318      	adds	r3, #24
 800972a:	2200      	movs	r2, #0
 800972c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800972e:	78f9      	ldrb	r1, [r7, #3]
 8009730:	2300      	movs	r3, #0
 8009732:	2200      	movs	r2, #0
 8009734:	6878      	ldr	r0, [r7, #4]
 8009736:	f002 fc0a 	bl	800bf4e <USBD_LL_Transmit>
 800973a:	e01f      	b.n	800977c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800973c:	68bb      	ldr	r3, [r7, #8]
 800973e:	2200      	movs	r2, #0
 8009740:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	33b0      	adds	r3, #176	@ 0xb0
 800974e:	009b      	lsls	r3, r3, #2
 8009750:	4413      	add	r3, r2
 8009752:	685b      	ldr	r3, [r3, #4]
 8009754:	691b      	ldr	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d010      	beq.n	800977c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009760:	687a      	ldr	r2, [r7, #4]
 8009762:	33b0      	adds	r3, #176	@ 0xb0
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4413      	add	r3, r2
 8009768:	685b      	ldr	r3, [r3, #4]
 800976a:	691b      	ldr	r3, [r3, #16]
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009778:	78fa      	ldrb	r2, [r7, #3]
 800977a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b084      	sub	sp, #16
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	460b      	mov	r3, r1
 8009790:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	32b0      	adds	r2, #176	@ 0xb0
 800979c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097a0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	32b0      	adds	r2, #176	@ 0xb0
 80097ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80097b0:	2b00      	cmp	r3, #0
 80097b2:	d101      	bne.n	80097b8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80097b4:	2303      	movs	r3, #3
 80097b6:	e01a      	b.n	80097ee <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80097b8:	78fb      	ldrb	r3, [r7, #3]
 80097ba:	4619      	mov	r1, r3
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f002 fc08 	bl	800bfd2 <USBD_LL_GetRxDataSize>
 80097c2:	4602      	mov	r2, r0
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	33b0      	adds	r3, #176	@ 0xb0
 80097d4:	009b      	lsls	r3, r3, #2
 80097d6:	4413      	add	r3, r2
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	68fa      	ldr	r2, [r7, #12]
 80097de:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80097e2:	68fa      	ldr	r2, [r7, #12]
 80097e4:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80097e8:	4611      	mov	r1, r2
 80097ea:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80097ec:	2300      	movs	r3, #0
}
 80097ee:	4618      	mov	r0, r3
 80097f0:	3710      	adds	r7, #16
 80097f2:	46bd      	mov	sp, r7
 80097f4:	bd80      	pop	{r7, pc}

080097f6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80097f6:	b580      	push	{r7, lr}
 80097f8:	b084      	sub	sp, #16
 80097fa:	af00      	add	r7, sp, #0
 80097fc:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	32b0      	adds	r2, #176	@ 0xb0
 8009808:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800980c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d101      	bne.n	8009818 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009814:	2303      	movs	r3, #3
 8009816:	e024      	b.n	8009862 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	33b0      	adds	r3, #176	@ 0xb0
 8009822:	009b      	lsls	r3, r3, #2
 8009824:	4413      	add	r3, r2
 8009826:	685b      	ldr	r3, [r3, #4]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d019      	beq.n	8009860 <USBD_CDC_EP0_RxReady+0x6a>
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009832:	2bff      	cmp	r3, #255	@ 0xff
 8009834:	d014      	beq.n	8009860 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800983c:	687a      	ldr	r2, [r7, #4]
 800983e:	33b0      	adds	r3, #176	@ 0xb0
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	4413      	add	r3, r2
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800984e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009850:	68fa      	ldr	r2, [r7, #12]
 8009852:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009856:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	22ff      	movs	r2, #255	@ 0xff
 800985c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009860:	2300      	movs	r3, #0
}
 8009862:	4618      	mov	r0, r3
 8009864:	3710      	adds	r7, #16
 8009866:	46bd      	mov	sp, r7
 8009868:	bd80      	pop	{r7, pc}
	...

0800986c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b086      	sub	sp, #24
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009874:	2182      	movs	r1, #130	@ 0x82
 8009876:	4818      	ldr	r0, [pc, #96]	@ (80098d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009878:	f000 fd09 	bl	800a28e <USBD_GetEpDesc>
 800987c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800987e:	2101      	movs	r1, #1
 8009880:	4815      	ldr	r0, [pc, #84]	@ (80098d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009882:	f000 fd04 	bl	800a28e <USBD_GetEpDesc>
 8009886:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009888:	2181      	movs	r1, #129	@ 0x81
 800988a:	4813      	ldr	r0, [pc, #76]	@ (80098d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800988c:	f000 fcff 	bl	800a28e <USBD_GetEpDesc>
 8009890:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009892:	697b      	ldr	r3, [r7, #20]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d002      	beq.n	800989e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	2210      	movs	r2, #16
 800989c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800989e:	693b      	ldr	r3, [r7, #16]
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d006      	beq.n	80098b2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	2200      	movs	r2, #0
 80098a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098ac:	711a      	strb	r2, [r3, #4]
 80098ae:	2200      	movs	r2, #0
 80098b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d006      	beq.n	80098c6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2200      	movs	r2, #0
 80098bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80098c0:	711a      	strb	r2, [r3, #4]
 80098c2:	2200      	movs	r2, #0
 80098c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2243      	movs	r2, #67	@ 0x43
 80098ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80098cc:	4b02      	ldr	r3, [pc, #8]	@ (80098d8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}
 80098d6:	bf00      	nop
 80098d8:	20000514 	.word	0x20000514

080098dc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b086      	sub	sp, #24
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80098e4:	2182      	movs	r1, #130	@ 0x82
 80098e6:	4818      	ldr	r0, [pc, #96]	@ (8009948 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098e8:	f000 fcd1 	bl	800a28e <USBD_GetEpDesc>
 80098ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80098ee:	2101      	movs	r1, #1
 80098f0:	4815      	ldr	r0, [pc, #84]	@ (8009948 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098f2:	f000 fccc 	bl	800a28e <USBD_GetEpDesc>
 80098f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80098f8:	2181      	movs	r1, #129	@ 0x81
 80098fa:	4813      	ldr	r0, [pc, #76]	@ (8009948 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80098fc:	f000 fcc7 	bl	800a28e <USBD_GetEpDesc>
 8009900:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d002      	beq.n	800990e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009908:	697b      	ldr	r3, [r7, #20]
 800990a:	2210      	movs	r2, #16
 800990c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800990e:	693b      	ldr	r3, [r7, #16]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d006      	beq.n	8009922 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	2200      	movs	r2, #0
 8009918:	711a      	strb	r2, [r3, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f042 0202 	orr.w	r2, r2, #2
 8009920:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d006      	beq.n	8009936 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2200      	movs	r2, #0
 800992c:	711a      	strb	r2, [r3, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f042 0202 	orr.w	r2, r2, #2
 8009934:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	2243      	movs	r2, #67	@ 0x43
 800993a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800993c:	4b02      	ldr	r3, [pc, #8]	@ (8009948 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800993e:	4618      	mov	r0, r3
 8009940:	3718      	adds	r7, #24
 8009942:	46bd      	mov	sp, r7
 8009944:	bd80      	pop	{r7, pc}
 8009946:	bf00      	nop
 8009948:	20000514 	.word	0x20000514

0800994c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b086      	sub	sp, #24
 8009950:	af00      	add	r7, sp, #0
 8009952:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009954:	2182      	movs	r1, #130	@ 0x82
 8009956:	4818      	ldr	r0, [pc, #96]	@ (80099b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009958:	f000 fc99 	bl	800a28e <USBD_GetEpDesc>
 800995c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800995e:	2101      	movs	r1, #1
 8009960:	4815      	ldr	r0, [pc, #84]	@ (80099b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009962:	f000 fc94 	bl	800a28e <USBD_GetEpDesc>
 8009966:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009968:	2181      	movs	r1, #129	@ 0x81
 800996a:	4813      	ldr	r0, [pc, #76]	@ (80099b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800996c:	f000 fc8f 	bl	800a28e <USBD_GetEpDesc>
 8009970:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009972:	697b      	ldr	r3, [r7, #20]
 8009974:	2b00      	cmp	r3, #0
 8009976:	d002      	beq.n	800997e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009978:	697b      	ldr	r3, [r7, #20]
 800997a:	2210      	movs	r2, #16
 800997c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	2b00      	cmp	r3, #0
 8009982:	d006      	beq.n	8009992 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	2200      	movs	r2, #0
 8009988:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800998c:	711a      	strb	r2, [r3, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d006      	beq.n	80099a6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	2200      	movs	r2, #0
 800999c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80099a0:	711a      	strb	r2, [r3, #4]
 80099a2:	2200      	movs	r2, #0
 80099a4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	2243      	movs	r2, #67	@ 0x43
 80099aa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80099ac:	4b02      	ldr	r3, [pc, #8]	@ (80099b8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 80099ae:	4618      	mov	r0, r3
 80099b0:	3718      	adds	r7, #24
 80099b2:	46bd      	mov	sp, r7
 80099b4:	bd80      	pop	{r7, pc}
 80099b6:	bf00      	nop
 80099b8:	20000514 	.word	0x20000514

080099bc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80099bc:	b480      	push	{r7}
 80099be:	b083      	sub	sp, #12
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	220a      	movs	r2, #10
 80099c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80099ca:	4b03      	ldr	r3, [pc, #12]	@ (80099d8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80099cc:	4618      	mov	r0, r3
 80099ce:	370c      	adds	r7, #12
 80099d0:	46bd      	mov	sp, r7
 80099d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d6:	4770      	bx	lr
 80099d8:	200004d0 	.word	0x200004d0

080099dc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d101      	bne.n	80099f0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80099ec:	2303      	movs	r3, #3
 80099ee:	e009      	b.n	8009a04 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	33b0      	adds	r3, #176	@ 0xb0
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	4413      	add	r3, r2
 80099fe:	683a      	ldr	r2, [r7, #0]
 8009a00:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8009a02:	2300      	movs	r3, #0
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	370c      	adds	r7, #12
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr

08009a10 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8009a10:	b480      	push	{r7}
 8009a12:	b087      	sub	sp, #28
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	60f8      	str	r0, [r7, #12]
 8009a18:	60b9      	str	r1, [r7, #8]
 8009a1a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	32b0      	adds	r2, #176	@ 0xb0
 8009a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a2a:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d101      	bne.n	8009a36 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8009a32:	2303      	movs	r3, #3
 8009a34:	e008      	b.n	8009a48 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	68ba      	ldr	r2, [r7, #8]
 8009a3a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8009a3e:	697b      	ldr	r3, [r7, #20]
 8009a40:	687a      	ldr	r2, [r7, #4]
 8009a42:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8009a46:	2300      	movs	r3, #0
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	371c      	adds	r7, #28
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a52:	4770      	bx	lr

08009a54 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b085      	sub	sp, #20
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	6078      	str	r0, [r7, #4]
 8009a5c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	32b0      	adds	r2, #176	@ 0xb0
 8009a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a6c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8009a74:	2303      	movs	r3, #3
 8009a76:	e004      	b.n	8009a82 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	683a      	ldr	r2, [r7, #0]
 8009a7c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3714      	adds	r7, #20
 8009a86:	46bd      	mov	sp, r7
 8009a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a8c:	4770      	bx	lr
	...

08009a90 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	32b0      	adds	r2, #176	@ 0xb0
 8009aa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009aa6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	32b0      	adds	r2, #176	@ 0xb0
 8009ab2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d101      	bne.n	8009abe <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8009aba:	2303      	movs	r3, #3
 8009abc:	e018      	b.n	8009af0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	7c1b      	ldrb	r3, [r3, #16]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d10a      	bne.n	8009adc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009ac6:	4b0c      	ldr	r3, [pc, #48]	@ (8009af8 <USBD_CDC_ReceivePacket+0x68>)
 8009ac8:	7819      	ldrb	r1, [r3, #0]
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ad0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f002 fa5b 	bl	800bf90 <USBD_LL_PrepareReceive>
 8009ada:	e008      	b.n	8009aee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009adc:	4b06      	ldr	r3, [pc, #24]	@ (8009af8 <USBD_CDC_ReceivePacket+0x68>)
 8009ade:	7819      	ldrb	r1, [r3, #0]
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009ae6:	2340      	movs	r3, #64	@ 0x40
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	f002 fa51 	bl	800bf90 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009aee:	2300      	movs	r3, #0
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3710      	adds	r7, #16
 8009af4:	46bd      	mov	sp, r7
 8009af6:	bd80      	pop	{r7, pc}
 8009af8:	20000558 	.word	0x20000558

08009afc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b086      	sub	sp, #24
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	60f8      	str	r0, [r7, #12]
 8009b04:	60b9      	str	r1, [r7, #8]
 8009b06:	4613      	mov	r3, r2
 8009b08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d101      	bne.n	8009b14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e01f      	b.n	8009b54 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	2200      	movs	r2, #0
 8009b18:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2200      	movs	r2, #0
 8009b28:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d003      	beq.n	8009b3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	68ba      	ldr	r2, [r7, #8]
 8009b36:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	79fa      	ldrb	r2, [r7, #7]
 8009b46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009b48:	68f8      	ldr	r0, [r7, #12]
 8009b4a:	f002 f8cb 	bl	800bce4 <USBD_LL_Init>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3718      	adds	r7, #24
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b084      	sub	sp, #16
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b66:	2300      	movs	r3, #0
 8009b68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d101      	bne.n	8009b74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009b70:	2303      	movs	r3, #3
 8009b72:	e025      	b.n	8009bc0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	683a      	ldr	r2, [r7, #0]
 8009b78:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	32ae      	adds	r2, #174	@ 0xae
 8009b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d00f      	beq.n	8009bb0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	32ae      	adds	r2, #174	@ 0xae
 8009b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ba0:	f107 020e 	add.w	r2, r7, #14
 8009ba4:	4610      	mov	r0, r2
 8009ba6:	4798      	blx	r3
 8009ba8:	4602      	mov	r2, r0
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8009bb6:	1c5a      	adds	r2, r3, #1
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8009bbe:	2300      	movs	r3, #0
}
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	3710      	adds	r7, #16
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b082      	sub	sp, #8
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f002 f8d3 	bl	800bd7c <USBD_LL_Start>
 8009bd6:	4603      	mov	r3, r0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	3708      	adds	r7, #8
 8009bdc:	46bd      	mov	sp, r7
 8009bde:	bd80      	pop	{r7, pc}

08009be0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009be0:	b480      	push	{r7}
 8009be2:	b083      	sub	sp, #12
 8009be4:	af00      	add	r7, sp, #0
 8009be6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009be8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009bea:	4618      	mov	r0, r3
 8009bec:	370c      	adds	r7, #12
 8009bee:	46bd      	mov	sp, r7
 8009bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf4:	4770      	bx	lr

08009bf6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009bf6:	b580      	push	{r7, lr}
 8009bf8:	b084      	sub	sp, #16
 8009bfa:	af00      	add	r7, sp, #0
 8009bfc:	6078      	str	r0, [r7, #4]
 8009bfe:	460b      	mov	r3, r1
 8009c00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c02:	2300      	movs	r3, #0
 8009c04:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d009      	beq.n	8009c24 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	78fa      	ldrb	r2, [r7, #3]
 8009c1a:	4611      	mov	r1, r2
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	4798      	blx	r3
 8009c20:	4603      	mov	r3, r0
 8009c22:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c26:	4618      	mov	r0, r3
 8009c28:	3710      	adds	r7, #16
 8009c2a:	46bd      	mov	sp, r7
 8009c2c:	bd80      	pop	{r7, pc}

08009c2e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c2e:	b580      	push	{r7, lr}
 8009c30:	b084      	sub	sp, #16
 8009c32:	af00      	add	r7, sp, #0
 8009c34:	6078      	str	r0, [r7, #4]
 8009c36:	460b      	mov	r3, r1
 8009c38:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	78fa      	ldrb	r2, [r7, #3]
 8009c48:	4611      	mov	r1, r2
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	4798      	blx	r3
 8009c4e:	4603      	mov	r3, r0
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d001      	beq.n	8009c58 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009c54:	2303      	movs	r3, #3
 8009c56:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}

08009c62 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009c62:	b580      	push	{r7, lr}
 8009c64:	b084      	sub	sp, #16
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009c72:	6839      	ldr	r1, [r7, #0]
 8009c74:	4618      	mov	r0, r3
 8009c76:	f001 f906 	bl	800ae86 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8009c88:	461a      	mov	r2, r3
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009c96:	f003 031f 	and.w	r3, r3, #31
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d01a      	beq.n	8009cd4 <USBD_LL_SetupStage+0x72>
 8009c9e:	2b02      	cmp	r3, #2
 8009ca0:	d822      	bhi.n	8009ce8 <USBD_LL_SetupStage+0x86>
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d002      	beq.n	8009cac <USBD_LL_SetupStage+0x4a>
 8009ca6:	2b01      	cmp	r3, #1
 8009ca8:	d00a      	beq.n	8009cc0 <USBD_LL_SetupStage+0x5e>
 8009caa:	e01d      	b.n	8009ce8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cb2:	4619      	mov	r1, r3
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f000 fb5d 	bl	800a374 <USBD_StdDevReq>
 8009cba:	4603      	mov	r3, r0
 8009cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8009cbe:	e020      	b.n	8009d02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cc6:	4619      	mov	r1, r3
 8009cc8:	6878      	ldr	r0, [r7, #4]
 8009cca:	f000 fbc5 	bl	800a458 <USBD_StdItfReq>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	73fb      	strb	r3, [r7, #15]
      break;
 8009cd2:	e016      	b.n	8009d02 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8009cda:	4619      	mov	r1, r3
 8009cdc:	6878      	ldr	r0, [r7, #4]
 8009cde:	f000 fc27 	bl	800a530 <USBD_StdEPReq>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	73fb      	strb	r3, [r7, #15]
      break;
 8009ce6:	e00c      	b.n	8009d02 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009cee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009cf2:	b2db      	uxtb	r3, r3
 8009cf4:	4619      	mov	r1, r3
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f002 f8a0 	bl	800be3c <USBD_LL_StallEP>
 8009cfc:	4603      	mov	r3, r0
 8009cfe:	73fb      	strb	r3, [r7, #15]
      break;
 8009d00:	bf00      	nop
  }

  return ret;
 8009d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d04:	4618      	mov	r0, r3
 8009d06:	3710      	adds	r7, #16
 8009d08:	46bd      	mov	sp, r7
 8009d0a:	bd80      	pop	{r7, pc}

08009d0c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b086      	sub	sp, #24
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	60f8      	str	r0, [r7, #12]
 8009d14:	460b      	mov	r3, r1
 8009d16:	607a      	str	r2, [r7, #4]
 8009d18:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009d1e:	7afb      	ldrb	r3, [r7, #11]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d16e      	bne.n	8009e02 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009d2a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009d32:	2b03      	cmp	r3, #3
 8009d34:	f040 8098 	bne.w	8009e68 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009d38:	693b      	ldr	r3, [r7, #16]
 8009d3a:	689a      	ldr	r2, [r3, #8]
 8009d3c:	693b      	ldr	r3, [r7, #16]
 8009d3e:	68db      	ldr	r3, [r3, #12]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d913      	bls.n	8009d6c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009d44:	693b      	ldr	r3, [r7, #16]
 8009d46:	689a      	ldr	r2, [r3, #8]
 8009d48:	693b      	ldr	r3, [r7, #16]
 8009d4a:	68db      	ldr	r3, [r3, #12]
 8009d4c:	1ad2      	subs	r2, r2, r3
 8009d4e:	693b      	ldr	r3, [r7, #16]
 8009d50:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	68da      	ldr	r2, [r3, #12]
 8009d56:	693b      	ldr	r3, [r7, #16]
 8009d58:	689b      	ldr	r3, [r3, #8]
 8009d5a:	4293      	cmp	r3, r2
 8009d5c:	bf28      	it	cs
 8009d5e:	4613      	movcs	r3, r2
 8009d60:	461a      	mov	r2, r3
 8009d62:	6879      	ldr	r1, [r7, #4]
 8009d64:	68f8      	ldr	r0, [r7, #12]
 8009d66:	f001 f982 	bl	800b06e <USBD_CtlContinueRx>
 8009d6a:	e07d      	b.n	8009e68 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8009d72:	f003 031f 	and.w	r3, r3, #31
 8009d76:	2b02      	cmp	r3, #2
 8009d78:	d014      	beq.n	8009da4 <USBD_LL_DataOutStage+0x98>
 8009d7a:	2b02      	cmp	r3, #2
 8009d7c:	d81d      	bhi.n	8009dba <USBD_LL_DataOutStage+0xae>
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d002      	beq.n	8009d88 <USBD_LL_DataOutStage+0x7c>
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d003      	beq.n	8009d8e <USBD_LL_DataOutStage+0x82>
 8009d86:	e018      	b.n	8009dba <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	75bb      	strb	r3, [r7, #22]
            break;
 8009d8c:	e018      	b.n	8009dc0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009d94:	b2db      	uxtb	r3, r3
 8009d96:	4619      	mov	r1, r3
 8009d98:	68f8      	ldr	r0, [r7, #12]
 8009d9a:	f000 fa5e 	bl	800a25a <USBD_CoreFindIF>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	75bb      	strb	r3, [r7, #22]
            break;
 8009da2:	e00d      	b.n	8009dc0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	4619      	mov	r1, r3
 8009dae:	68f8      	ldr	r0, [r7, #12]
 8009db0:	f000 fa60 	bl	800a274 <USBD_CoreFindEP>
 8009db4:	4603      	mov	r3, r0
 8009db6:	75bb      	strb	r3, [r7, #22]
            break;
 8009db8:	e002      	b.n	8009dc0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	75bb      	strb	r3, [r7, #22]
            break;
 8009dbe:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8009dc0:	7dbb      	ldrb	r3, [r7, #22]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d119      	bne.n	8009dfa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	2b03      	cmp	r3, #3
 8009dd0:	d113      	bne.n	8009dfa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8009dd2:	7dba      	ldrb	r2, [r7, #22]
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	32ae      	adds	r2, #174	@ 0xae
 8009dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009ddc:	691b      	ldr	r3, [r3, #16]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d00b      	beq.n	8009dfa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8009de2:	7dba      	ldrb	r2, [r7, #22]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8009dea:	7dba      	ldrb	r2, [r7, #22]
 8009dec:	68fb      	ldr	r3, [r7, #12]
 8009dee:	32ae      	adds	r2, #174	@ 0xae
 8009df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	68f8      	ldr	r0, [r7, #12]
 8009df8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8009dfa:	68f8      	ldr	r0, [r7, #12]
 8009dfc:	f001 f948 	bl	800b090 <USBD_CtlSendStatus>
 8009e00:	e032      	b.n	8009e68 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8009e02:	7afb      	ldrb	r3, [r7, #11]
 8009e04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f000 fa31 	bl	800a274 <USBD_CoreFindEP>
 8009e12:	4603      	mov	r3, r0
 8009e14:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009e16:	7dbb      	ldrb	r3, [r7, #22]
 8009e18:	2bff      	cmp	r3, #255	@ 0xff
 8009e1a:	d025      	beq.n	8009e68 <USBD_LL_DataOutStage+0x15c>
 8009e1c:	7dbb      	ldrb	r3, [r7, #22]
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d122      	bne.n	8009e68 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e28:	b2db      	uxtb	r3, r3
 8009e2a:	2b03      	cmp	r3, #3
 8009e2c:	d117      	bne.n	8009e5e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8009e2e:	7dba      	ldrb	r2, [r7, #22]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	32ae      	adds	r2, #174	@ 0xae
 8009e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e38:	699b      	ldr	r3, [r3, #24]
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d00f      	beq.n	8009e5e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8009e3e:	7dba      	ldrb	r2, [r7, #22]
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8009e46:	7dba      	ldrb	r2, [r7, #22]
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	32ae      	adds	r2, #174	@ 0xae
 8009e4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e50:	699b      	ldr	r3, [r3, #24]
 8009e52:	7afa      	ldrb	r2, [r7, #11]
 8009e54:	4611      	mov	r1, r2
 8009e56:	68f8      	ldr	r0, [r7, #12]
 8009e58:	4798      	blx	r3
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8009e5e:	7dfb      	ldrb	r3, [r7, #23]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d001      	beq.n	8009e68 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8009e64:	7dfb      	ldrb	r3, [r7, #23]
 8009e66:	e000      	b.n	8009e6a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3718      	adds	r7, #24
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b086      	sub	sp, #24
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	60f8      	str	r0, [r7, #12]
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	607a      	str	r2, [r7, #4]
 8009e7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8009e80:	7afb      	ldrb	r3, [r7, #11]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d16f      	bne.n	8009f66 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	3314      	adds	r3, #20
 8009e8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009e92:	2b02      	cmp	r3, #2
 8009e94:	d15a      	bne.n	8009f4c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e96:	693b      	ldr	r3, [r7, #16]
 8009e98:	689a      	ldr	r2, [r3, #8]
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	68db      	ldr	r3, [r3, #12]
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d914      	bls.n	8009ecc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009ea2:	693b      	ldr	r3, [r7, #16]
 8009ea4:	689a      	ldr	r2, [r3, #8]
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	68db      	ldr	r3, [r3, #12]
 8009eaa:	1ad2      	subs	r2, r2, r3
 8009eac:	693b      	ldr	r3, [r7, #16]
 8009eae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009eb0:	693b      	ldr	r3, [r7, #16]
 8009eb2:	689b      	ldr	r3, [r3, #8]
 8009eb4:	461a      	mov	r2, r3
 8009eb6:	6879      	ldr	r1, [r7, #4]
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f001 f8aa 	bl	800b012 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	2100      	movs	r1, #0
 8009ec4:	68f8      	ldr	r0, [r7, #12]
 8009ec6:	f002 f863 	bl	800bf90 <USBD_LL_PrepareReceive>
 8009eca:	e03f      	b.n	8009f4c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009ecc:	693b      	ldr	r3, [r7, #16]
 8009ece:	68da      	ldr	r2, [r3, #12]
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	689b      	ldr	r3, [r3, #8]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d11c      	bne.n	8009f12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	685a      	ldr	r2, [r3, #4]
 8009edc:	693b      	ldr	r3, [r7, #16]
 8009ede:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d316      	bcc.n	8009f12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009ee4:	693b      	ldr	r3, [r7, #16]
 8009ee6:	685a      	ldr	r2, [r3, #4]
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009eee:	429a      	cmp	r2, r3
 8009ef0:	d20f      	bcs.n	8009f12 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ef2:	2200      	movs	r2, #0
 8009ef4:	2100      	movs	r1, #0
 8009ef6:	68f8      	ldr	r0, [r7, #12]
 8009ef8:	f001 f88b 	bl	800b012 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2200      	movs	r2, #0
 8009f00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f04:	2300      	movs	r3, #0
 8009f06:	2200      	movs	r2, #0
 8009f08:	2100      	movs	r1, #0
 8009f0a:	68f8      	ldr	r0, [r7, #12]
 8009f0c:	f002 f840 	bl	800bf90 <USBD_LL_PrepareReceive>
 8009f10:	e01c      	b.n	8009f4c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f18:	b2db      	uxtb	r3, r3
 8009f1a:	2b03      	cmp	r3, #3
 8009f1c:	d10f      	bne.n	8009f3e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f24:	68db      	ldr	r3, [r3, #12]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d009      	beq.n	8009f3e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	68f8      	ldr	r0, [r7, #12]
 8009f3c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f3e:	2180      	movs	r1, #128	@ 0x80
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f001 ff7b 	bl	800be3c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009f46:	68f8      	ldr	r0, [r7, #12]
 8009f48:	f001 f8b5 	bl	800b0b6 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d03a      	beq.n	8009fcc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f7ff fe42 	bl	8009be0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009f64:	e032      	b.n	8009fcc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8009f66:	7afb      	ldrb	r3, [r7, #11]
 8009f68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	4619      	mov	r1, r3
 8009f70:	68f8      	ldr	r0, [r7, #12]
 8009f72:	f000 f97f 	bl	800a274 <USBD_CoreFindEP>
 8009f76:	4603      	mov	r3, r0
 8009f78:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009f7a:	7dfb      	ldrb	r3, [r7, #23]
 8009f7c:	2bff      	cmp	r3, #255	@ 0xff
 8009f7e:	d025      	beq.n	8009fcc <USBD_LL_DataInStage+0x15a>
 8009f80:	7dfb      	ldrb	r3, [r7, #23]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d122      	bne.n	8009fcc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f8c:	b2db      	uxtb	r3, r3
 8009f8e:	2b03      	cmp	r3, #3
 8009f90:	d11c      	bne.n	8009fcc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8009f92:	7dfa      	ldrb	r2, [r7, #23]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	32ae      	adds	r2, #174	@ 0xae
 8009f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f9c:	695b      	ldr	r3, [r3, #20]
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d014      	beq.n	8009fcc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8009fa2:	7dfa      	ldrb	r2, [r7, #23]
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009faa:	7dfa      	ldrb	r2, [r7, #23]
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	32ae      	adds	r2, #174	@ 0xae
 8009fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fb4:	695b      	ldr	r3, [r3, #20]
 8009fb6:	7afa      	ldrb	r2, [r7, #11]
 8009fb8:	4611      	mov	r1, r2
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	4798      	blx	r3
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8009fc2:	7dbb      	ldrb	r3, [r7, #22]
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d001      	beq.n	8009fcc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8009fc8:	7dbb      	ldrb	r3, [r7, #22]
 8009fca:	e000      	b.n	8009fce <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8009fcc:	2300      	movs	r3, #0
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}

08009fd6 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fd6:	b580      	push	{r7, lr}
 8009fd8:	b084      	sub	sp, #16
 8009fda:	af00      	add	r7, sp, #0
 8009fdc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	2200      	movs	r2, #0
 8009fee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2200      	movs	r2, #0
 800a004:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d014      	beq.n	800a03c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d00e      	beq.n	800a03c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a024:	685b      	ldr	r3, [r3, #4]
 800a026:	687a      	ldr	r2, [r7, #4]
 800a028:	6852      	ldr	r2, [r2, #4]
 800a02a:	b2d2      	uxtb	r2, r2
 800a02c:	4611      	mov	r1, r2
 800a02e:	6878      	ldr	r0, [r7, #4]
 800a030:	4798      	blx	r3
 800a032:	4603      	mov	r3, r0
 800a034:	2b00      	cmp	r3, #0
 800a036:	d001      	beq.n	800a03c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a038:	2303      	movs	r3, #3
 800a03a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a03c:	2340      	movs	r3, #64	@ 0x40
 800a03e:	2200      	movs	r2, #0
 800a040:	2100      	movs	r1, #0
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f001 feb5 	bl	800bdb2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2240      	movs	r2, #64	@ 0x40
 800a054:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a058:	2340      	movs	r3, #64	@ 0x40
 800a05a:	2200      	movs	r2, #0
 800a05c:	2180      	movs	r1, #128	@ 0x80
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f001 fea7 	bl	800bdb2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2240      	movs	r2, #64	@ 0x40
 800a06e:	621a      	str	r2, [r3, #32]

  return ret;
 800a070:	7bfb      	ldrb	r3, [r7, #15]
}
 800a072:	4618      	mov	r0, r3
 800a074:	3710      	adds	r7, #16
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}

0800a07a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a07a:	b480      	push	{r7}
 800a07c:	b083      	sub	sp, #12
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
 800a082:	460b      	mov	r3, r1
 800a084:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	78fa      	ldrb	r2, [r7, #3]
 800a08a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0a8:	b2da      	uxtb	r2, r3
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2204      	movs	r2, #4
 800a0b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr

0800a0c6 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a0c6:	b480      	push	{r7}
 800a0c8:	b083      	sub	sp, #12
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b04      	cmp	r3, #4
 800a0d8:	d106      	bne.n	800a0e8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a0e0:	b2da      	uxtb	r2, r3
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	370c      	adds	r7, #12
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0f4:	4770      	bx	lr

0800a0f6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a0f6:	b580      	push	{r7, lr}
 800a0f8:	b082      	sub	sp, #8
 800a0fa:	af00      	add	r7, sp, #0
 800a0fc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a104:	b2db      	uxtb	r3, r3
 800a106:	2b03      	cmp	r3, #3
 800a108:	d110      	bne.n	800a12c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00b      	beq.n	800a12c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a11a:	69db      	ldr	r3, [r3, #28]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d005      	beq.n	800a12c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a126:	69db      	ldr	r3, [r3, #28]
 800a128:	6878      	ldr	r0, [r7, #4]
 800a12a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3708      	adds	r7, #8
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}

0800a136 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a136:	b580      	push	{r7, lr}
 800a138:	b082      	sub	sp, #8
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	6078      	str	r0, [r7, #4]
 800a13e:	460b      	mov	r3, r1
 800a140:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	32ae      	adds	r2, #174	@ 0xae
 800a14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d101      	bne.n	800a158 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a154:	2303      	movs	r3, #3
 800a156:	e01c      	b.n	800a192 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	2b03      	cmp	r3, #3
 800a162:	d115      	bne.n	800a190 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	32ae      	adds	r2, #174	@ 0xae
 800a16e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a172:	6a1b      	ldr	r3, [r3, #32]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d00b      	beq.n	800a190 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	32ae      	adds	r2, #174	@ 0xae
 800a182:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a186:	6a1b      	ldr	r3, [r3, #32]
 800a188:	78fa      	ldrb	r2, [r7, #3]
 800a18a:	4611      	mov	r1, r2
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b082      	sub	sp, #8
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	32ae      	adds	r2, #174	@ 0xae
 800a1b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	d101      	bne.n	800a1bc <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a1b8:	2303      	movs	r3, #3
 800a1ba:	e01c      	b.n	800a1f6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a1c2:	b2db      	uxtb	r3, r3
 800a1c4:	2b03      	cmp	r3, #3
 800a1c6:	d115      	bne.n	800a1f4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	32ae      	adds	r2, #174	@ 0xae
 800a1d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d00b      	beq.n	800a1f4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	32ae      	adds	r2, #174	@ 0xae
 800a1e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1ec:	78fa      	ldrb	r2, [r7, #3]
 800a1ee:	4611      	mov	r1, r2
 800a1f0:	6878      	ldr	r0, [r7, #4]
 800a1f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a1f4:	2300      	movs	r3, #0
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3708      	adds	r7, #8
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	bd80      	pop	{r7, pc}

0800a1fe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a1fe:	b480      	push	{r7}
 800a200:	b083      	sub	sp, #12
 800a202:	af00      	add	r7, sp, #0
 800a204:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a206:	2300      	movs	r3, #0
}
 800a208:	4618      	mov	r0, r3
 800a20a:	370c      	adds	r7, #12
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr

0800a214 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a214:	b580      	push	{r7, lr}
 800a216:	b084      	sub	sp, #16
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a21c:	2300      	movs	r3, #0
 800a21e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2201      	movs	r2, #1
 800a224:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d00e      	beq.n	800a250 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	687a      	ldr	r2, [r7, #4]
 800a23c:	6852      	ldr	r2, [r2, #4]
 800a23e:	b2d2      	uxtb	r2, r2
 800a240:	4611      	mov	r1, r2
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	4798      	blx	r3
 800a246:	4603      	mov	r3, r0
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d001      	beq.n	800a250 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a24c:	2303      	movs	r3, #3
 800a24e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a250:	7bfb      	ldrb	r3, [r7, #15]
}
 800a252:	4618      	mov	r0, r3
 800a254:	3710      	adds	r7, #16
 800a256:	46bd      	mov	sp, r7
 800a258:	bd80      	pop	{r7, pc}

0800a25a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a25a:	b480      	push	{r7}
 800a25c:	b083      	sub	sp, #12
 800a25e:	af00      	add	r7, sp, #0
 800a260:	6078      	str	r0, [r7, #4]
 800a262:	460b      	mov	r3, r1
 800a264:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a266:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a268:	4618      	mov	r0, r3
 800a26a:	370c      	adds	r7, #12
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	460b      	mov	r3, r1
 800a27e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a280:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a282:	4618      	mov	r0, r3
 800a284:	370c      	adds	r7, #12
 800a286:	46bd      	mov	sp, r7
 800a288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28c:	4770      	bx	lr

0800a28e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a28e:	b580      	push	{r7, lr}
 800a290:	b086      	sub	sp, #24
 800a292:	af00      	add	r7, sp, #0
 800a294:	6078      	str	r0, [r7, #4]
 800a296:	460b      	mov	r3, r1
 800a298:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a2a2:	2300      	movs	r3, #0
 800a2a4:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	885b      	ldrh	r3, [r3, #2]
 800a2aa:	b29b      	uxth	r3, r3
 800a2ac:	68fa      	ldr	r2, [r7, #12]
 800a2ae:	7812      	ldrb	r2, [r2, #0]
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d91f      	bls.n	800a2f4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	781b      	ldrb	r3, [r3, #0]
 800a2b8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a2ba:	e013      	b.n	800a2e4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a2bc:	f107 030a 	add.w	r3, r7, #10
 800a2c0:	4619      	mov	r1, r3
 800a2c2:	6978      	ldr	r0, [r7, #20]
 800a2c4:	f000 f81b 	bl	800a2fe <USBD_GetNextDesc>
 800a2c8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	785b      	ldrb	r3, [r3, #1]
 800a2ce:	2b05      	cmp	r3, #5
 800a2d0:	d108      	bne.n	800a2e4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a2d6:	693b      	ldr	r3, [r7, #16]
 800a2d8:	789b      	ldrb	r3, [r3, #2]
 800a2da:	78fa      	ldrb	r2, [r7, #3]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d008      	beq.n	800a2f2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	885b      	ldrh	r3, [r3, #2]
 800a2e8:	b29a      	uxth	r2, r3
 800a2ea:	897b      	ldrh	r3, [r7, #10]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d8e5      	bhi.n	800a2bc <USBD_GetEpDesc+0x2e>
 800a2f0:	e000      	b.n	800a2f4 <USBD_GetEpDesc+0x66>
          break;
 800a2f2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a2f4:	693b      	ldr	r3, [r7, #16]
}
 800a2f6:	4618      	mov	r0, r3
 800a2f8:	3718      	adds	r7, #24
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}

0800a2fe <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a2fe:	b480      	push	{r7}
 800a300:	b085      	sub	sp, #20
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
 800a306:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a30c:	683b      	ldr	r3, [r7, #0]
 800a30e:	881b      	ldrh	r3, [r3, #0]
 800a310:	68fa      	ldr	r2, [r7, #12]
 800a312:	7812      	ldrb	r2, [r2, #0]
 800a314:	4413      	add	r3, r2
 800a316:	b29a      	uxth	r2, r3
 800a318:	683b      	ldr	r3, [r7, #0]
 800a31a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	461a      	mov	r2, r3
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	4413      	add	r3, r2
 800a326:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a328:	68fb      	ldr	r3, [r7, #12]
}
 800a32a:	4618      	mov	r0, r3
 800a32c:	3714      	adds	r7, #20
 800a32e:	46bd      	mov	sp, r7
 800a330:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a334:	4770      	bx	lr

0800a336 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a336:	b480      	push	{r7}
 800a338:	b087      	sub	sp, #28
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	781b      	ldrb	r3, [r3, #0]
 800a346:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	3301      	adds	r3, #1
 800a34c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	781b      	ldrb	r3, [r3, #0]
 800a352:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a354:	8a3b      	ldrh	r3, [r7, #16]
 800a356:	021b      	lsls	r3, r3, #8
 800a358:	b21a      	sxth	r2, r3
 800a35a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a35e:	4313      	orrs	r3, r2
 800a360:	b21b      	sxth	r3, r3
 800a362:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a364:	89fb      	ldrh	r3, [r7, #14]
}
 800a366:	4618      	mov	r0, r3
 800a368:	371c      	adds	r7, #28
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr
	...

0800a374 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
 800a37a:	6078      	str	r0, [r7, #4]
 800a37c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a382:	683b      	ldr	r3, [r7, #0]
 800a384:	781b      	ldrb	r3, [r3, #0]
 800a386:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a38a:	2b40      	cmp	r3, #64	@ 0x40
 800a38c:	d005      	beq.n	800a39a <USBD_StdDevReq+0x26>
 800a38e:	2b40      	cmp	r3, #64	@ 0x40
 800a390:	d857      	bhi.n	800a442 <USBD_StdDevReq+0xce>
 800a392:	2b00      	cmp	r3, #0
 800a394:	d00f      	beq.n	800a3b6 <USBD_StdDevReq+0x42>
 800a396:	2b20      	cmp	r3, #32
 800a398:	d153      	bne.n	800a442 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	32ae      	adds	r2, #174	@ 0xae
 800a3a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3a8:	689b      	ldr	r3, [r3, #8]
 800a3aa:	6839      	ldr	r1, [r7, #0]
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	4798      	blx	r3
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	73fb      	strb	r3, [r7, #15]
      break;
 800a3b4:	e04a      	b.n	800a44c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a3b6:	683b      	ldr	r3, [r7, #0]
 800a3b8:	785b      	ldrb	r3, [r3, #1]
 800a3ba:	2b09      	cmp	r3, #9
 800a3bc:	d83b      	bhi.n	800a436 <USBD_StdDevReq+0xc2>
 800a3be:	a201      	add	r2, pc, #4	@ (adr r2, 800a3c4 <USBD_StdDevReq+0x50>)
 800a3c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3c4:	0800a419 	.word	0x0800a419
 800a3c8:	0800a42d 	.word	0x0800a42d
 800a3cc:	0800a437 	.word	0x0800a437
 800a3d0:	0800a423 	.word	0x0800a423
 800a3d4:	0800a437 	.word	0x0800a437
 800a3d8:	0800a3f7 	.word	0x0800a3f7
 800a3dc:	0800a3ed 	.word	0x0800a3ed
 800a3e0:	0800a437 	.word	0x0800a437
 800a3e4:	0800a40f 	.word	0x0800a40f
 800a3e8:	0800a401 	.word	0x0800a401
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a3ec:	6839      	ldr	r1, [r7, #0]
 800a3ee:	6878      	ldr	r0, [r7, #4]
 800a3f0:	f000 fa3c 	bl	800a86c <USBD_GetDescriptor>
          break;
 800a3f4:	e024      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a3f6:	6839      	ldr	r1, [r7, #0]
 800a3f8:	6878      	ldr	r0, [r7, #4]
 800a3fa:	f000 fba1 	bl	800ab40 <USBD_SetAddress>
          break;
 800a3fe:	e01f      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fbe0 	bl	800abc8 <USBD_SetConfig>
 800a408:	4603      	mov	r3, r0
 800a40a:	73fb      	strb	r3, [r7, #15]
          break;
 800a40c:	e018      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a40e:	6839      	ldr	r1, [r7, #0]
 800a410:	6878      	ldr	r0, [r7, #4]
 800a412:	f000 fc83 	bl	800ad1c <USBD_GetConfig>
          break;
 800a416:	e013      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a418:	6839      	ldr	r1, [r7, #0]
 800a41a:	6878      	ldr	r0, [r7, #4]
 800a41c:	f000 fcb4 	bl	800ad88 <USBD_GetStatus>
          break;
 800a420:	e00e      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a422:	6839      	ldr	r1, [r7, #0]
 800a424:	6878      	ldr	r0, [r7, #4]
 800a426:	f000 fce3 	bl	800adf0 <USBD_SetFeature>
          break;
 800a42a:	e009      	b.n	800a440 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a42c:	6839      	ldr	r1, [r7, #0]
 800a42e:	6878      	ldr	r0, [r7, #4]
 800a430:	f000 fd07 	bl	800ae42 <USBD_ClrFeature>
          break;
 800a434:	e004      	b.n	800a440 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a436:	6839      	ldr	r1, [r7, #0]
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 fd5e 	bl	800aefa <USBD_CtlError>
          break;
 800a43e:	bf00      	nop
      }
      break;
 800a440:	e004      	b.n	800a44c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a442:	6839      	ldr	r1, [r7, #0]
 800a444:	6878      	ldr	r0, [r7, #4]
 800a446:	f000 fd58 	bl	800aefa <USBD_CtlError>
      break;
 800a44a:	bf00      	nop
  }

  return ret;
 800a44c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3710      	adds	r7, #16
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
 800a456:	bf00      	nop

0800a458 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a462:	2300      	movs	r3, #0
 800a464:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	781b      	ldrb	r3, [r3, #0]
 800a46a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a46e:	2b40      	cmp	r3, #64	@ 0x40
 800a470:	d005      	beq.n	800a47e <USBD_StdItfReq+0x26>
 800a472:	2b40      	cmp	r3, #64	@ 0x40
 800a474:	d852      	bhi.n	800a51c <USBD_StdItfReq+0xc4>
 800a476:	2b00      	cmp	r3, #0
 800a478:	d001      	beq.n	800a47e <USBD_StdItfReq+0x26>
 800a47a:	2b20      	cmp	r3, #32
 800a47c:	d14e      	bne.n	800a51c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a484:	b2db      	uxtb	r3, r3
 800a486:	3b01      	subs	r3, #1
 800a488:	2b02      	cmp	r3, #2
 800a48a:	d840      	bhi.n	800a50e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a48c:	683b      	ldr	r3, [r7, #0]
 800a48e:	889b      	ldrh	r3, [r3, #4]
 800a490:	b2db      	uxtb	r3, r3
 800a492:	2b01      	cmp	r3, #1
 800a494:	d836      	bhi.n	800a504 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a496:	683b      	ldr	r3, [r7, #0]
 800a498:	889b      	ldrh	r3, [r3, #4]
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	4619      	mov	r1, r3
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f7ff fedb 	bl	800a25a <USBD_CoreFindIF>
 800a4a4:	4603      	mov	r3, r0
 800a4a6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a4a8:	7bbb      	ldrb	r3, [r7, #14]
 800a4aa:	2bff      	cmp	r3, #255	@ 0xff
 800a4ac:	d01d      	beq.n	800a4ea <USBD_StdItfReq+0x92>
 800a4ae:	7bbb      	ldrb	r3, [r7, #14]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d11a      	bne.n	800a4ea <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a4b4:	7bba      	ldrb	r2, [r7, #14]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	32ae      	adds	r2, #174	@ 0xae
 800a4ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d00f      	beq.n	800a4e4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a4c4:	7bba      	ldrb	r2, [r7, #14]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a4cc:	7bba      	ldrb	r2, [r7, #14]
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	32ae      	adds	r2, #174	@ 0xae
 800a4d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4d6:	689b      	ldr	r3, [r3, #8]
 800a4d8:	6839      	ldr	r1, [r7, #0]
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	4798      	blx	r3
 800a4de:	4603      	mov	r3, r0
 800a4e0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4e2:	e004      	b.n	800a4ee <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a4e8:	e001      	b.n	800a4ee <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a4ea:	2303      	movs	r3, #3
 800a4ec:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	88db      	ldrh	r3, [r3, #6]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d110      	bne.n	800a518 <USBD_StdItfReq+0xc0>
 800a4f6:	7bfb      	ldrb	r3, [r7, #15]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d10d      	bne.n	800a518 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a4fc:	6878      	ldr	r0, [r7, #4]
 800a4fe:	f000 fdc7 	bl	800b090 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a502:	e009      	b.n	800a518 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a504:	6839      	ldr	r1, [r7, #0]
 800a506:	6878      	ldr	r0, [r7, #4]
 800a508:	f000 fcf7 	bl	800aefa <USBD_CtlError>
          break;
 800a50c:	e004      	b.n	800a518 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 fcf2 	bl	800aefa <USBD_CtlError>
          break;
 800a516:	e000      	b.n	800a51a <USBD_StdItfReq+0xc2>
          break;
 800a518:	bf00      	nop
      }
      break;
 800a51a:	e004      	b.n	800a526 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a51c:	6839      	ldr	r1, [r7, #0]
 800a51e:	6878      	ldr	r0, [r7, #4]
 800a520:	f000 fceb 	bl	800aefa <USBD_CtlError>
      break;
 800a524:	bf00      	nop
  }

  return ret;
 800a526:	7bfb      	ldrb	r3, [r7, #15]
}
 800a528:	4618      	mov	r0, r3
 800a52a:	3710      	adds	r7, #16
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bd80      	pop	{r7, pc}

0800a530 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a530:	b580      	push	{r7, lr}
 800a532:	b084      	sub	sp, #16
 800a534:	af00      	add	r7, sp, #0
 800a536:	6078      	str	r0, [r7, #4]
 800a538:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a53a:	2300      	movs	r3, #0
 800a53c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a53e:	683b      	ldr	r3, [r7, #0]
 800a540:	889b      	ldrh	r3, [r3, #4]
 800a542:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a544:	683b      	ldr	r3, [r7, #0]
 800a546:	781b      	ldrb	r3, [r3, #0]
 800a548:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a54c:	2b40      	cmp	r3, #64	@ 0x40
 800a54e:	d007      	beq.n	800a560 <USBD_StdEPReq+0x30>
 800a550:	2b40      	cmp	r3, #64	@ 0x40
 800a552:	f200 817f 	bhi.w	800a854 <USBD_StdEPReq+0x324>
 800a556:	2b00      	cmp	r3, #0
 800a558:	d02a      	beq.n	800a5b0 <USBD_StdEPReq+0x80>
 800a55a:	2b20      	cmp	r3, #32
 800a55c:	f040 817a 	bne.w	800a854 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a560:	7bbb      	ldrb	r3, [r7, #14]
 800a562:	4619      	mov	r1, r3
 800a564:	6878      	ldr	r0, [r7, #4]
 800a566:	f7ff fe85 	bl	800a274 <USBD_CoreFindEP>
 800a56a:	4603      	mov	r3, r0
 800a56c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a56e:	7b7b      	ldrb	r3, [r7, #13]
 800a570:	2bff      	cmp	r3, #255	@ 0xff
 800a572:	f000 8174 	beq.w	800a85e <USBD_StdEPReq+0x32e>
 800a576:	7b7b      	ldrb	r3, [r7, #13]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	f040 8170 	bne.w	800a85e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a57e:	7b7a      	ldrb	r2, [r7, #13]
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a586:	7b7a      	ldrb	r2, [r7, #13]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	32ae      	adds	r2, #174	@ 0xae
 800a58c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a590:	689b      	ldr	r3, [r3, #8]
 800a592:	2b00      	cmp	r3, #0
 800a594:	f000 8163 	beq.w	800a85e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a598:	7b7a      	ldrb	r2, [r7, #13]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	32ae      	adds	r2, #174	@ 0xae
 800a59e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5a2:	689b      	ldr	r3, [r3, #8]
 800a5a4:	6839      	ldr	r1, [r7, #0]
 800a5a6:	6878      	ldr	r0, [r7, #4]
 800a5a8:	4798      	blx	r3
 800a5aa:	4603      	mov	r3, r0
 800a5ac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a5ae:	e156      	b.n	800a85e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	785b      	ldrb	r3, [r3, #1]
 800a5b4:	2b03      	cmp	r3, #3
 800a5b6:	d008      	beq.n	800a5ca <USBD_StdEPReq+0x9a>
 800a5b8:	2b03      	cmp	r3, #3
 800a5ba:	f300 8145 	bgt.w	800a848 <USBD_StdEPReq+0x318>
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	f000 809b 	beq.w	800a6fa <USBD_StdEPReq+0x1ca>
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d03c      	beq.n	800a642 <USBD_StdEPReq+0x112>
 800a5c8:	e13e      	b.n	800a848 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5d0:	b2db      	uxtb	r3, r3
 800a5d2:	2b02      	cmp	r3, #2
 800a5d4:	d002      	beq.n	800a5dc <USBD_StdEPReq+0xac>
 800a5d6:	2b03      	cmp	r3, #3
 800a5d8:	d016      	beq.n	800a608 <USBD_StdEPReq+0xd8>
 800a5da:	e02c      	b.n	800a636 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a5dc:	7bbb      	ldrb	r3, [r7, #14]
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d00d      	beq.n	800a5fe <USBD_StdEPReq+0xce>
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
 800a5e4:	2b80      	cmp	r3, #128	@ 0x80
 800a5e6:	d00a      	beq.n	800a5fe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a5e8:	7bbb      	ldrb	r3, [r7, #14]
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f001 fc25 	bl	800be3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a5f2:	2180      	movs	r1, #128	@ 0x80
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f001 fc21 	bl	800be3c <USBD_LL_StallEP>
 800a5fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a5fc:	e020      	b.n	800a640 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a5fe:	6839      	ldr	r1, [r7, #0]
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f000 fc7a 	bl	800aefa <USBD_CtlError>
              break;
 800a606:	e01b      	b.n	800a640 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a608:	683b      	ldr	r3, [r7, #0]
 800a60a:	885b      	ldrh	r3, [r3, #2]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d10e      	bne.n	800a62e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a610:	7bbb      	ldrb	r3, [r7, #14]
 800a612:	2b00      	cmp	r3, #0
 800a614:	d00b      	beq.n	800a62e <USBD_StdEPReq+0xfe>
 800a616:	7bbb      	ldrb	r3, [r7, #14]
 800a618:	2b80      	cmp	r3, #128	@ 0x80
 800a61a:	d008      	beq.n	800a62e <USBD_StdEPReq+0xfe>
 800a61c:	683b      	ldr	r3, [r7, #0]
 800a61e:	88db      	ldrh	r3, [r3, #6]
 800a620:	2b00      	cmp	r3, #0
 800a622:	d104      	bne.n	800a62e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a624:	7bbb      	ldrb	r3, [r7, #14]
 800a626:	4619      	mov	r1, r3
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f001 fc07 	bl	800be3c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fd2e 	bl	800b090 <USBD_CtlSendStatus>

              break;
 800a634:	e004      	b.n	800a640 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a636:	6839      	ldr	r1, [r7, #0]
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 fc5e 	bl	800aefa <USBD_CtlError>
              break;
 800a63e:	bf00      	nop
          }
          break;
 800a640:	e107      	b.n	800a852 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b02      	cmp	r3, #2
 800a64c:	d002      	beq.n	800a654 <USBD_StdEPReq+0x124>
 800a64e:	2b03      	cmp	r3, #3
 800a650:	d016      	beq.n	800a680 <USBD_StdEPReq+0x150>
 800a652:	e04b      	b.n	800a6ec <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a654:	7bbb      	ldrb	r3, [r7, #14]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d00d      	beq.n	800a676 <USBD_StdEPReq+0x146>
 800a65a:	7bbb      	ldrb	r3, [r7, #14]
 800a65c:	2b80      	cmp	r3, #128	@ 0x80
 800a65e:	d00a      	beq.n	800a676 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a660:	7bbb      	ldrb	r3, [r7, #14]
 800a662:	4619      	mov	r1, r3
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f001 fbe9 	bl	800be3c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a66a:	2180      	movs	r1, #128	@ 0x80
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f001 fbe5 	bl	800be3c <USBD_LL_StallEP>
 800a672:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a674:	e040      	b.n	800a6f8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a676:	6839      	ldr	r1, [r7, #0]
 800a678:	6878      	ldr	r0, [r7, #4]
 800a67a:	f000 fc3e 	bl	800aefa <USBD_CtlError>
              break;
 800a67e:	e03b      	b.n	800a6f8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a680:	683b      	ldr	r3, [r7, #0]
 800a682:	885b      	ldrh	r3, [r3, #2]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d136      	bne.n	800a6f6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a688:	7bbb      	ldrb	r3, [r7, #14]
 800a68a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d004      	beq.n	800a69c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a692:	7bbb      	ldrb	r3, [r7, #14]
 800a694:	4619      	mov	r1, r3
 800a696:	6878      	ldr	r0, [r7, #4]
 800a698:	f001 fbef 	bl	800be7a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a69c:	6878      	ldr	r0, [r7, #4]
 800a69e:	f000 fcf7 	bl	800b090 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a6a2:	7bbb      	ldrb	r3, [r7, #14]
 800a6a4:	4619      	mov	r1, r3
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7ff fde4 	bl	800a274 <USBD_CoreFindEP>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6b0:	7b7b      	ldrb	r3, [r7, #13]
 800a6b2:	2bff      	cmp	r3, #255	@ 0xff
 800a6b4:	d01f      	beq.n	800a6f6 <USBD_StdEPReq+0x1c6>
 800a6b6:	7b7b      	ldrb	r3, [r7, #13]
 800a6b8:	2b00      	cmp	r3, #0
 800a6ba:	d11c      	bne.n	800a6f6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a6bc:	7b7a      	ldrb	r2, [r7, #13]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a6c4:	7b7a      	ldrb	r2, [r7, #13]
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	32ae      	adds	r2, #174	@ 0xae
 800a6ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ce:	689b      	ldr	r3, [r3, #8]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d010      	beq.n	800a6f6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a6d4:	7b7a      	ldrb	r2, [r7, #13]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	32ae      	adds	r2, #174	@ 0xae
 800a6da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6de:	689b      	ldr	r3, [r3, #8]
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	4798      	blx	r3
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a6ea:	e004      	b.n	800a6f6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a6ec:	6839      	ldr	r1, [r7, #0]
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f000 fc03 	bl	800aefa <USBD_CtlError>
              break;
 800a6f4:	e000      	b.n	800a6f8 <USBD_StdEPReq+0x1c8>
              break;
 800a6f6:	bf00      	nop
          }
          break;
 800a6f8:	e0ab      	b.n	800a852 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a700:	b2db      	uxtb	r3, r3
 800a702:	2b02      	cmp	r3, #2
 800a704:	d002      	beq.n	800a70c <USBD_StdEPReq+0x1dc>
 800a706:	2b03      	cmp	r3, #3
 800a708:	d032      	beq.n	800a770 <USBD_StdEPReq+0x240>
 800a70a:	e097      	b.n	800a83c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a70c:	7bbb      	ldrb	r3, [r7, #14]
 800a70e:	2b00      	cmp	r3, #0
 800a710:	d007      	beq.n	800a722 <USBD_StdEPReq+0x1f2>
 800a712:	7bbb      	ldrb	r3, [r7, #14]
 800a714:	2b80      	cmp	r3, #128	@ 0x80
 800a716:	d004      	beq.n	800a722 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a718:	6839      	ldr	r1, [r7, #0]
 800a71a:	6878      	ldr	r0, [r7, #4]
 800a71c:	f000 fbed 	bl	800aefa <USBD_CtlError>
                break;
 800a720:	e091      	b.n	800a846 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a722:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a726:	2b00      	cmp	r3, #0
 800a728:	da0b      	bge.n	800a742 <USBD_StdEPReq+0x212>
 800a72a:	7bbb      	ldrb	r3, [r7, #14]
 800a72c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a730:	4613      	mov	r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	4413      	add	r3, r2
 800a736:	009b      	lsls	r3, r3, #2
 800a738:	3310      	adds	r3, #16
 800a73a:	687a      	ldr	r2, [r7, #4]
 800a73c:	4413      	add	r3, r2
 800a73e:	3304      	adds	r3, #4
 800a740:	e00b      	b.n	800a75a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a742:	7bbb      	ldrb	r3, [r7, #14]
 800a744:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a748:	4613      	mov	r3, r2
 800a74a:	009b      	lsls	r3, r3, #2
 800a74c:	4413      	add	r3, r2
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a754:	687a      	ldr	r2, [r7, #4]
 800a756:	4413      	add	r3, r2
 800a758:	3304      	adds	r3, #4
 800a75a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a75c:	68bb      	ldr	r3, [r7, #8]
 800a75e:	2200      	movs	r2, #0
 800a760:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a762:	68bb      	ldr	r3, [r7, #8]
 800a764:	2202      	movs	r2, #2
 800a766:	4619      	mov	r1, r3
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f000 fc37 	bl	800afdc <USBD_CtlSendData>
              break;
 800a76e:	e06a      	b.n	800a846 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a770:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a774:	2b00      	cmp	r3, #0
 800a776:	da11      	bge.n	800a79c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a778:	7bbb      	ldrb	r3, [r7, #14]
 800a77a:	f003 020f 	and.w	r2, r3, #15
 800a77e:	6879      	ldr	r1, [r7, #4]
 800a780:	4613      	mov	r3, r2
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4413      	add	r3, r2
 800a786:	009b      	lsls	r3, r3, #2
 800a788:	440b      	add	r3, r1
 800a78a:	3324      	adds	r3, #36	@ 0x24
 800a78c:	881b      	ldrh	r3, [r3, #0]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d117      	bne.n	800a7c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a792:	6839      	ldr	r1, [r7, #0]
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 fbb0 	bl	800aefa <USBD_CtlError>
                  break;
 800a79a:	e054      	b.n	800a846 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a79c:	7bbb      	ldrb	r3, [r7, #14]
 800a79e:	f003 020f 	and.w	r2, r3, #15
 800a7a2:	6879      	ldr	r1, [r7, #4]
 800a7a4:	4613      	mov	r3, r2
 800a7a6:	009b      	lsls	r3, r3, #2
 800a7a8:	4413      	add	r3, r2
 800a7aa:	009b      	lsls	r3, r3, #2
 800a7ac:	440b      	add	r3, r1
 800a7ae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a7b2:	881b      	ldrh	r3, [r3, #0]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d104      	bne.n	800a7c2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a7b8:	6839      	ldr	r1, [r7, #0]
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	f000 fb9d 	bl	800aefa <USBD_CtlError>
                  break;
 800a7c0:	e041      	b.n	800a846 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	da0b      	bge.n	800a7e2 <USBD_StdEPReq+0x2b2>
 800a7ca:	7bbb      	ldrb	r3, [r7, #14]
 800a7cc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7d0:	4613      	mov	r3, r2
 800a7d2:	009b      	lsls	r3, r3, #2
 800a7d4:	4413      	add	r3, r2
 800a7d6:	009b      	lsls	r3, r3, #2
 800a7d8:	3310      	adds	r3, #16
 800a7da:	687a      	ldr	r2, [r7, #4]
 800a7dc:	4413      	add	r3, r2
 800a7de:	3304      	adds	r3, #4
 800a7e0:	e00b      	b.n	800a7fa <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a7e2:	7bbb      	ldrb	r3, [r7, #14]
 800a7e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a7e8:	4613      	mov	r3, r2
 800a7ea:	009b      	lsls	r3, r3, #2
 800a7ec:	4413      	add	r3, r2
 800a7ee:	009b      	lsls	r3, r3, #2
 800a7f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800a7f4:	687a      	ldr	r2, [r7, #4]
 800a7f6:	4413      	add	r3, r2
 800a7f8:	3304      	adds	r3, #4
 800a7fa:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a7fc:	7bbb      	ldrb	r3, [r7, #14]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d002      	beq.n	800a808 <USBD_StdEPReq+0x2d8>
 800a802:	7bbb      	ldrb	r3, [r7, #14]
 800a804:	2b80      	cmp	r3, #128	@ 0x80
 800a806:	d103      	bne.n	800a810 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800a808:	68bb      	ldr	r3, [r7, #8]
 800a80a:	2200      	movs	r2, #0
 800a80c:	601a      	str	r2, [r3, #0]
 800a80e:	e00e      	b.n	800a82e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a810:	7bbb      	ldrb	r3, [r7, #14]
 800a812:	4619      	mov	r1, r3
 800a814:	6878      	ldr	r0, [r7, #4]
 800a816:	f001 fb4f 	bl	800beb8 <USBD_LL_IsStallEP>
 800a81a:	4603      	mov	r3, r0
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d003      	beq.n	800a828 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	2201      	movs	r2, #1
 800a824:	601a      	str	r2, [r3, #0]
 800a826:	e002      	b.n	800a82e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800a828:	68bb      	ldr	r3, [r7, #8]
 800a82a:	2200      	movs	r2, #0
 800a82c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a82e:	68bb      	ldr	r3, [r7, #8]
 800a830:	2202      	movs	r2, #2
 800a832:	4619      	mov	r1, r3
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 fbd1 	bl	800afdc <USBD_CtlSendData>
              break;
 800a83a:	e004      	b.n	800a846 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800a83c:	6839      	ldr	r1, [r7, #0]
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 fb5b 	bl	800aefa <USBD_CtlError>
              break;
 800a844:	bf00      	nop
          }
          break;
 800a846:	e004      	b.n	800a852 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800a848:	6839      	ldr	r1, [r7, #0]
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 fb55 	bl	800aefa <USBD_CtlError>
          break;
 800a850:	bf00      	nop
      }
      break;
 800a852:	e005      	b.n	800a860 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800a854:	6839      	ldr	r1, [r7, #0]
 800a856:	6878      	ldr	r0, [r7, #4]
 800a858:	f000 fb4f 	bl	800aefa <USBD_CtlError>
      break;
 800a85c:	e000      	b.n	800a860 <USBD_StdEPReq+0x330>
      break;
 800a85e:	bf00      	nop
  }

  return ret;
 800a860:	7bfb      	ldrb	r3, [r7, #15]
}
 800a862:	4618      	mov	r0, r3
 800a864:	3710      	adds	r7, #16
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
	...

0800a86c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b084      	sub	sp, #16
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
 800a874:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a876:	2300      	movs	r3, #0
 800a878:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a87a:	2300      	movs	r3, #0
 800a87c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a87e:	2300      	movs	r3, #0
 800a880:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a882:	683b      	ldr	r3, [r7, #0]
 800a884:	885b      	ldrh	r3, [r3, #2]
 800a886:	0a1b      	lsrs	r3, r3, #8
 800a888:	b29b      	uxth	r3, r3
 800a88a:	3b01      	subs	r3, #1
 800a88c:	2b06      	cmp	r3, #6
 800a88e:	f200 8128 	bhi.w	800aae2 <USBD_GetDescriptor+0x276>
 800a892:	a201      	add	r2, pc, #4	@ (adr r2, 800a898 <USBD_GetDescriptor+0x2c>)
 800a894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a898:	0800a8b5 	.word	0x0800a8b5
 800a89c:	0800a8cd 	.word	0x0800a8cd
 800a8a0:	0800a90d 	.word	0x0800a90d
 800a8a4:	0800aae3 	.word	0x0800aae3
 800a8a8:	0800aae3 	.word	0x0800aae3
 800a8ac:	0800aa83 	.word	0x0800aa83
 800a8b0:	0800aaaf 	.word	0x0800aaaf
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	687a      	ldr	r2, [r7, #4]
 800a8be:	7c12      	ldrb	r2, [r2, #16]
 800a8c0:	f107 0108 	add.w	r1, r7, #8
 800a8c4:	4610      	mov	r0, r2
 800a8c6:	4798      	blx	r3
 800a8c8:	60f8      	str	r0, [r7, #12]
      break;
 800a8ca:	e112      	b.n	800aaf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	7c1b      	ldrb	r3, [r3, #16]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d10d      	bne.n	800a8f0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8dc:	f107 0208 	add.w	r2, r7, #8
 800a8e0:	4610      	mov	r0, r2
 800a8e2:	4798      	blx	r3
 800a8e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	2202      	movs	r2, #2
 800a8ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a8ee:	e100      	b.n	800aaf2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a8f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a8f8:	f107 0208 	add.w	r2, r7, #8
 800a8fc:	4610      	mov	r0, r2
 800a8fe:	4798      	blx	r3
 800a900:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	3301      	adds	r3, #1
 800a906:	2202      	movs	r2, #2
 800a908:	701a      	strb	r2, [r3, #0]
      break;
 800a90a:	e0f2      	b.n	800aaf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	885b      	ldrh	r3, [r3, #2]
 800a910:	b2db      	uxtb	r3, r3
 800a912:	2b05      	cmp	r3, #5
 800a914:	f200 80ac 	bhi.w	800aa70 <USBD_GetDescriptor+0x204>
 800a918:	a201      	add	r2, pc, #4	@ (adr r2, 800a920 <USBD_GetDescriptor+0xb4>)
 800a91a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a91e:	bf00      	nop
 800a920:	0800a939 	.word	0x0800a939
 800a924:	0800a96d 	.word	0x0800a96d
 800a928:	0800a9a1 	.word	0x0800a9a1
 800a92c:	0800a9d5 	.word	0x0800a9d5
 800a930:	0800aa09 	.word	0x0800aa09
 800a934:	0800aa3d 	.word	0x0800aa3d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a93e:	685b      	ldr	r3, [r3, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d00b      	beq.n	800a95c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	687a      	ldr	r2, [r7, #4]
 800a94e:	7c12      	ldrb	r2, [r2, #16]
 800a950:	f107 0108 	add.w	r1, r7, #8
 800a954:	4610      	mov	r0, r2
 800a956:	4798      	blx	r3
 800a958:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a95a:	e091      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a95c:	6839      	ldr	r1, [r7, #0]
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	f000 facb 	bl	800aefa <USBD_CtlError>
            err++;
 800a964:	7afb      	ldrb	r3, [r7, #11]
 800a966:	3301      	adds	r3, #1
 800a968:	72fb      	strb	r3, [r7, #11]
          break;
 800a96a:	e089      	b.n	800aa80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a972:	689b      	ldr	r3, [r3, #8]
 800a974:	2b00      	cmp	r3, #0
 800a976:	d00b      	beq.n	800a990 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a97e:	689b      	ldr	r3, [r3, #8]
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	7c12      	ldrb	r2, [r2, #16]
 800a984:	f107 0108 	add.w	r1, r7, #8
 800a988:	4610      	mov	r0, r2
 800a98a:	4798      	blx	r3
 800a98c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a98e:	e077      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a990:	6839      	ldr	r1, [r7, #0]
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fab1 	bl	800aefa <USBD_CtlError>
            err++;
 800a998:	7afb      	ldrb	r3, [r7, #11]
 800a99a:	3301      	adds	r3, #1
 800a99c:	72fb      	strb	r3, [r7, #11]
          break;
 800a99e:	e06f      	b.n	800aa80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d00b      	beq.n	800a9c4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9b2:	68db      	ldr	r3, [r3, #12]
 800a9b4:	687a      	ldr	r2, [r7, #4]
 800a9b6:	7c12      	ldrb	r2, [r2, #16]
 800a9b8:	f107 0108 	add.w	r1, r7, #8
 800a9bc:	4610      	mov	r0, r2
 800a9be:	4798      	blx	r3
 800a9c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9c2:	e05d      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9c4:	6839      	ldr	r1, [r7, #0]
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 fa97 	bl	800aefa <USBD_CtlError>
            err++;
 800a9cc:	7afb      	ldrb	r3, [r7, #11]
 800a9ce:	3301      	adds	r3, #1
 800a9d0:	72fb      	strb	r3, [r7, #11]
          break;
 800a9d2:	e055      	b.n	800aa80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9da:	691b      	ldr	r3, [r3, #16]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d00b      	beq.n	800a9f8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800a9e6:	691b      	ldr	r3, [r3, #16]
 800a9e8:	687a      	ldr	r2, [r7, #4]
 800a9ea:	7c12      	ldrb	r2, [r2, #16]
 800a9ec:	f107 0108 	add.w	r1, r7, #8
 800a9f0:	4610      	mov	r0, r2
 800a9f2:	4798      	blx	r3
 800a9f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a9f6:	e043      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f000 fa7d 	bl	800aefa <USBD_CtlError>
            err++;
 800aa00:	7afb      	ldrb	r3, [r7, #11]
 800aa02:	3301      	adds	r3, #1
 800aa04:	72fb      	strb	r3, [r7, #11]
          break;
 800aa06:	e03b      	b.n	800aa80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa0e:	695b      	ldr	r3, [r3, #20]
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d00b      	beq.n	800aa2c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa1a:	695b      	ldr	r3, [r3, #20]
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	7c12      	ldrb	r2, [r2, #16]
 800aa20:	f107 0108 	add.w	r1, r7, #8
 800aa24:	4610      	mov	r0, r2
 800aa26:	4798      	blx	r3
 800aa28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa2a:	e029      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aa2c:	6839      	ldr	r1, [r7, #0]
 800aa2e:	6878      	ldr	r0, [r7, #4]
 800aa30:	f000 fa63 	bl	800aefa <USBD_CtlError>
            err++;
 800aa34:	7afb      	ldrb	r3, [r7, #11]
 800aa36:	3301      	adds	r3, #1
 800aa38:	72fb      	strb	r3, [r7, #11]
          break;
 800aa3a:	e021      	b.n	800aa80 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa42:	699b      	ldr	r3, [r3, #24]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d00b      	beq.n	800aa60 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800aa4e:	699b      	ldr	r3, [r3, #24]
 800aa50:	687a      	ldr	r2, [r7, #4]
 800aa52:	7c12      	ldrb	r2, [r2, #16]
 800aa54:	f107 0108 	add.w	r1, r7, #8
 800aa58:	4610      	mov	r0, r2
 800aa5a:	4798      	blx	r3
 800aa5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aa5e:	e00f      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aa60:	6839      	ldr	r1, [r7, #0]
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fa49 	bl	800aefa <USBD_CtlError>
            err++;
 800aa68:	7afb      	ldrb	r3, [r7, #11]
 800aa6a:	3301      	adds	r3, #1
 800aa6c:	72fb      	strb	r3, [r7, #11]
          break;
 800aa6e:	e007      	b.n	800aa80 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aa70:	6839      	ldr	r1, [r7, #0]
 800aa72:	6878      	ldr	r0, [r7, #4]
 800aa74:	f000 fa41 	bl	800aefa <USBD_CtlError>
          err++;
 800aa78:	7afb      	ldrb	r3, [r7, #11]
 800aa7a:	3301      	adds	r3, #1
 800aa7c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800aa7e:	bf00      	nop
      }
      break;
 800aa80:	e037      	b.n	800aaf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	7c1b      	ldrb	r3, [r3, #16]
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	d109      	bne.n	800aa9e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aa90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aa92:	f107 0208 	add.w	r2, r7, #8
 800aa96:	4610      	mov	r0, r2
 800aa98:	4798      	blx	r3
 800aa9a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa9c:	e029      	b.n	800aaf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aa9e:	6839      	ldr	r1, [r7, #0]
 800aaa0:	6878      	ldr	r0, [r7, #4]
 800aaa2:	f000 fa2a 	bl	800aefa <USBD_CtlError>
        err++;
 800aaa6:	7afb      	ldrb	r3, [r7, #11]
 800aaa8:	3301      	adds	r3, #1
 800aaaa:	72fb      	strb	r3, [r7, #11]
      break;
 800aaac:	e021      	b.n	800aaf2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	7c1b      	ldrb	r3, [r3, #16]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d10d      	bne.n	800aad2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aabc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aabe:	f107 0208 	add.w	r2, r7, #8
 800aac2:	4610      	mov	r0, r2
 800aac4:	4798      	blx	r3
 800aac6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	3301      	adds	r3, #1
 800aacc:	2207      	movs	r2, #7
 800aace:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aad0:	e00f      	b.n	800aaf2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800aad2:	6839      	ldr	r1, [r7, #0]
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f000 fa10 	bl	800aefa <USBD_CtlError>
        err++;
 800aada:	7afb      	ldrb	r3, [r7, #11]
 800aadc:	3301      	adds	r3, #1
 800aade:	72fb      	strb	r3, [r7, #11]
      break;
 800aae0:	e007      	b.n	800aaf2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800aae2:	6839      	ldr	r1, [r7, #0]
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 fa08 	bl	800aefa <USBD_CtlError>
      err++;
 800aaea:	7afb      	ldrb	r3, [r7, #11]
 800aaec:	3301      	adds	r3, #1
 800aaee:	72fb      	strb	r3, [r7, #11]
      break;
 800aaf0:	bf00      	nop
  }

  if (err != 0U)
 800aaf2:	7afb      	ldrb	r3, [r7, #11]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d11e      	bne.n	800ab36 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800aaf8:	683b      	ldr	r3, [r7, #0]
 800aafa:	88db      	ldrh	r3, [r3, #6]
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d016      	beq.n	800ab2e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ab00:	893b      	ldrh	r3, [r7, #8]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d00e      	beq.n	800ab24 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	88da      	ldrh	r2, [r3, #6]
 800ab0a:	893b      	ldrh	r3, [r7, #8]
 800ab0c:	4293      	cmp	r3, r2
 800ab0e:	bf28      	it	cs
 800ab10:	4613      	movcs	r3, r2
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ab16:	893b      	ldrh	r3, [r7, #8]
 800ab18:	461a      	mov	r2, r3
 800ab1a:	68f9      	ldr	r1, [r7, #12]
 800ab1c:	6878      	ldr	r0, [r7, #4]
 800ab1e:	f000 fa5d 	bl	800afdc <USBD_CtlSendData>
 800ab22:	e009      	b.n	800ab38 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ab24:	6839      	ldr	r1, [r7, #0]
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	f000 f9e7 	bl	800aefa <USBD_CtlError>
 800ab2c:	e004      	b.n	800ab38 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 faae 	bl	800b090 <USBD_CtlSendStatus>
 800ab34:	e000      	b.n	800ab38 <USBD_GetDescriptor+0x2cc>
    return;
 800ab36:	bf00      	nop
  }
}
 800ab38:	3710      	adds	r7, #16
 800ab3a:	46bd      	mov	sp, r7
 800ab3c:	bd80      	pop	{r7, pc}
 800ab3e:	bf00      	nop

0800ab40 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b084      	sub	sp, #16
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	889b      	ldrh	r3, [r3, #4]
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d131      	bne.n	800abb6 <USBD_SetAddress+0x76>
 800ab52:	683b      	ldr	r3, [r7, #0]
 800ab54:	88db      	ldrh	r3, [r3, #6]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d12d      	bne.n	800abb6 <USBD_SetAddress+0x76>
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	885b      	ldrh	r3, [r3, #2]
 800ab5e:	2b7f      	cmp	r3, #127	@ 0x7f
 800ab60:	d829      	bhi.n	800abb6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ab62:	683b      	ldr	r3, [r7, #0]
 800ab64:	885b      	ldrh	r3, [r3, #2]
 800ab66:	b2db      	uxtb	r3, r3
 800ab68:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ab6c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ab74:	b2db      	uxtb	r3, r3
 800ab76:	2b03      	cmp	r3, #3
 800ab78:	d104      	bne.n	800ab84 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800ab7a:	6839      	ldr	r1, [r7, #0]
 800ab7c:	6878      	ldr	r0, [r7, #4]
 800ab7e:	f000 f9bc 	bl	800aefa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ab82:	e01d      	b.n	800abc0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	7bfa      	ldrb	r2, [r7, #15]
 800ab88:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ab8c:	7bfb      	ldrb	r3, [r7, #15]
 800ab8e:	4619      	mov	r1, r3
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f001 f9bd 	bl	800bf10 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 fa7a 	bl	800b090 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ab9c:	7bfb      	ldrb	r3, [r7, #15]
 800ab9e:	2b00      	cmp	r3, #0
 800aba0:	d004      	beq.n	800abac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2202      	movs	r2, #2
 800aba6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abaa:	e009      	b.n	800abc0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2201      	movs	r2, #1
 800abb0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800abb4:	e004      	b.n	800abc0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800abb6:	6839      	ldr	r1, [r7, #0]
 800abb8:	6878      	ldr	r0, [r7, #4]
 800abba:	f000 f99e 	bl	800aefa <USBD_CtlError>
  }
}
 800abbe:	bf00      	nop
 800abc0:	bf00      	nop
 800abc2:	3710      	adds	r7, #16
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b084      	sub	sp, #16
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800abd2:	2300      	movs	r3, #0
 800abd4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800abd6:	683b      	ldr	r3, [r7, #0]
 800abd8:	885b      	ldrh	r3, [r3, #2]
 800abda:	b2da      	uxtb	r2, r3
 800abdc:	4b4e      	ldr	r3, [pc, #312]	@ (800ad18 <USBD_SetConfig+0x150>)
 800abde:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800abe0:	4b4d      	ldr	r3, [pc, #308]	@ (800ad18 <USBD_SetConfig+0x150>)
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	2b01      	cmp	r3, #1
 800abe6:	d905      	bls.n	800abf4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800abe8:	6839      	ldr	r1, [r7, #0]
 800abea:	6878      	ldr	r0, [r7, #4]
 800abec:	f000 f985 	bl	800aefa <USBD_CtlError>
    return USBD_FAIL;
 800abf0:	2303      	movs	r3, #3
 800abf2:	e08c      	b.n	800ad0e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800abfa:	b2db      	uxtb	r3, r3
 800abfc:	2b02      	cmp	r3, #2
 800abfe:	d002      	beq.n	800ac06 <USBD_SetConfig+0x3e>
 800ac00:	2b03      	cmp	r3, #3
 800ac02:	d029      	beq.n	800ac58 <USBD_SetConfig+0x90>
 800ac04:	e075      	b.n	800acf2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ac06:	4b44      	ldr	r3, [pc, #272]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac08:	781b      	ldrb	r3, [r3, #0]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d020      	beq.n	800ac50 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ac0e:	4b42      	ldr	r3, [pc, #264]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	461a      	mov	r2, r3
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ac18:	4b3f      	ldr	r3, [pc, #252]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	4619      	mov	r1, r3
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f7fe ffe9 	bl	8009bf6 <USBD_SetClassConfig>
 800ac24:	4603      	mov	r3, r0
 800ac26:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ac28:	7bfb      	ldrb	r3, [r7, #15]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d008      	beq.n	800ac40 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ac2e:	6839      	ldr	r1, [r7, #0]
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f000 f962 	bl	800aefa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	2202      	movs	r2, #2
 800ac3a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac3e:	e065      	b.n	800ad0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ac40:	6878      	ldr	r0, [r7, #4]
 800ac42:	f000 fa25 	bl	800b090 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2203      	movs	r2, #3
 800ac4a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ac4e:	e05d      	b.n	800ad0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f000 fa1d 	bl	800b090 <USBD_CtlSendStatus>
      break;
 800ac56:	e059      	b.n	800ad0c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ac58:	4b2f      	ldr	r3, [pc, #188]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac5a:	781b      	ldrb	r3, [r3, #0]
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d112      	bne.n	800ac86 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	2202      	movs	r2, #2
 800ac64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ac68:	4b2b      	ldr	r3, [pc, #172]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac6a:	781b      	ldrb	r3, [r3, #0]
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ac72:	4b29      	ldr	r3, [pc, #164]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac74:	781b      	ldrb	r3, [r3, #0]
 800ac76:	4619      	mov	r1, r3
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f7fe ffd8 	bl	8009c2e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ac7e:	6878      	ldr	r0, [r7, #4]
 800ac80:	f000 fa06 	bl	800b090 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ac84:	e042      	b.n	800ad0c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ac86:	4b24      	ldr	r3, [pc, #144]	@ (800ad18 <USBD_SetConfig+0x150>)
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	d02a      	beq.n	800acea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	685b      	ldr	r3, [r3, #4]
 800ac98:	b2db      	uxtb	r3, r3
 800ac9a:	4619      	mov	r1, r3
 800ac9c:	6878      	ldr	r0, [r7, #4]
 800ac9e:	f7fe ffc6 	bl	8009c2e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aca2:	4b1d      	ldr	r3, [pc, #116]	@ (800ad18 <USBD_SetConfig+0x150>)
 800aca4:	781b      	ldrb	r3, [r3, #0]
 800aca6:	461a      	mov	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800acac:	4b1a      	ldr	r3, [pc, #104]	@ (800ad18 <USBD_SetConfig+0x150>)
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	4619      	mov	r1, r3
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	f7fe ff9f 	bl	8009bf6 <USBD_SetClassConfig>
 800acb8:	4603      	mov	r3, r0
 800acba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800acbc:	7bfb      	ldrb	r3, [r7, #15]
 800acbe:	2b00      	cmp	r3, #0
 800acc0:	d00f      	beq.n	800ace2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800acc2:	6839      	ldr	r1, [r7, #0]
 800acc4:	6878      	ldr	r0, [r7, #4]
 800acc6:	f000 f918 	bl	800aefa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	685b      	ldr	r3, [r3, #4]
 800acce:	b2db      	uxtb	r3, r3
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f7fe ffab 	bl	8009c2e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2202      	movs	r2, #2
 800acdc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ace0:	e014      	b.n	800ad0c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 f9d4 	bl	800b090 <USBD_CtlSendStatus>
      break;
 800ace8:	e010      	b.n	800ad0c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800acea:	6878      	ldr	r0, [r7, #4]
 800acec:	f000 f9d0 	bl	800b090 <USBD_CtlSendStatus>
      break;
 800acf0:	e00c      	b.n	800ad0c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800acf2:	6839      	ldr	r1, [r7, #0]
 800acf4:	6878      	ldr	r0, [r7, #4]
 800acf6:	f000 f900 	bl	800aefa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800acfa:	4b07      	ldr	r3, [pc, #28]	@ (800ad18 <USBD_SetConfig+0x150>)
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	4619      	mov	r1, r3
 800ad00:	6878      	ldr	r0, [r7, #4]
 800ad02:	f7fe ff94 	bl	8009c2e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ad06:	2303      	movs	r3, #3
 800ad08:	73fb      	strb	r3, [r7, #15]
      break;
 800ad0a:	bf00      	nop
  }

  return ret;
 800ad0c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad0e:	4618      	mov	r0, r3
 800ad10:	3710      	adds	r7, #16
 800ad12:	46bd      	mov	sp, r7
 800ad14:	bd80      	pop	{r7, pc}
 800ad16:	bf00      	nop
 800ad18:	2000094c 	.word	0x2000094c

0800ad1c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b082      	sub	sp, #8
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
 800ad24:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	88db      	ldrh	r3, [r3, #6]
 800ad2a:	2b01      	cmp	r3, #1
 800ad2c:	d004      	beq.n	800ad38 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ad2e:	6839      	ldr	r1, [r7, #0]
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f000 f8e2 	bl	800aefa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ad36:	e023      	b.n	800ad80 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad3e:	b2db      	uxtb	r3, r3
 800ad40:	2b02      	cmp	r3, #2
 800ad42:	dc02      	bgt.n	800ad4a <USBD_GetConfig+0x2e>
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	dc03      	bgt.n	800ad50 <USBD_GetConfig+0x34>
 800ad48:	e015      	b.n	800ad76 <USBD_GetConfig+0x5a>
 800ad4a:	2b03      	cmp	r3, #3
 800ad4c:	d00b      	beq.n	800ad66 <USBD_GetConfig+0x4a>
 800ad4e:	e012      	b.n	800ad76 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	2200      	movs	r2, #0
 800ad54:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	3308      	adds	r3, #8
 800ad5a:	2201      	movs	r2, #1
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	6878      	ldr	r0, [r7, #4]
 800ad60:	f000 f93c 	bl	800afdc <USBD_CtlSendData>
        break;
 800ad64:	e00c      	b.n	800ad80 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	3304      	adds	r3, #4
 800ad6a:	2201      	movs	r2, #1
 800ad6c:	4619      	mov	r1, r3
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 f934 	bl	800afdc <USBD_CtlSendData>
        break;
 800ad74:	e004      	b.n	800ad80 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ad76:	6839      	ldr	r1, [r7, #0]
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 f8be 	bl	800aefa <USBD_CtlError>
        break;
 800ad7e:	bf00      	nop
}
 800ad80:	bf00      	nop
 800ad82:	3708      	adds	r7, #8
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}

0800ad88 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b082      	sub	sp, #8
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad98:	b2db      	uxtb	r3, r3
 800ad9a:	3b01      	subs	r3, #1
 800ad9c:	2b02      	cmp	r3, #2
 800ad9e:	d81e      	bhi.n	800adde <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ada0:	683b      	ldr	r3, [r7, #0]
 800ada2:	88db      	ldrh	r3, [r3, #6]
 800ada4:	2b02      	cmp	r3, #2
 800ada6:	d004      	beq.n	800adb2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ada8:	6839      	ldr	r1, [r7, #0]
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f8a5 	bl	800aefa <USBD_CtlError>
        break;
 800adb0:	e01a      	b.n	800ade8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	2201      	movs	r2, #1
 800adb6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d005      	beq.n	800adce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	68db      	ldr	r3, [r3, #12]
 800adc6:	f043 0202 	orr.w	r2, r3, #2
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	330c      	adds	r3, #12
 800add2:	2202      	movs	r2, #2
 800add4:	4619      	mov	r1, r3
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 f900 	bl	800afdc <USBD_CtlSendData>
      break;
 800addc:	e004      	b.n	800ade8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800adde:	6839      	ldr	r1, [r7, #0]
 800ade0:	6878      	ldr	r0, [r7, #4]
 800ade2:	f000 f88a 	bl	800aefa <USBD_CtlError>
      break;
 800ade6:	bf00      	nop
  }
}
 800ade8:	bf00      	nop
 800adea:	3708      	adds	r7, #8
 800adec:	46bd      	mov	sp, r7
 800adee:	bd80      	pop	{r7, pc}

0800adf0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800adf0:	b580      	push	{r7, lr}
 800adf2:	b082      	sub	sp, #8
 800adf4:	af00      	add	r7, sp, #0
 800adf6:	6078      	str	r0, [r7, #4]
 800adf8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	885b      	ldrh	r3, [r3, #2]
 800adfe:	2b01      	cmp	r3, #1
 800ae00:	d107      	bne.n	800ae12 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	2201      	movs	r2, #1
 800ae06:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 f940 	bl	800b090 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ae10:	e013      	b.n	800ae3a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	885b      	ldrh	r3, [r3, #2]
 800ae16:	2b02      	cmp	r3, #2
 800ae18:	d10b      	bne.n	800ae32 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	889b      	ldrh	r3, [r3, #4]
 800ae1e:	0a1b      	lsrs	r3, r3, #8
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	b2da      	uxtb	r2, r3
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ae2a:	6878      	ldr	r0, [r7, #4]
 800ae2c:	f000 f930 	bl	800b090 <USBD_CtlSendStatus>
}
 800ae30:	e003      	b.n	800ae3a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ae32:	6839      	ldr	r1, [r7, #0]
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f000 f860 	bl	800aefa <USBD_CtlError>
}
 800ae3a:	bf00      	nop
 800ae3c:	3708      	adds	r7, #8
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	bd80      	pop	{r7, pc}

0800ae42 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae42:	b580      	push	{r7, lr}
 800ae44:	b082      	sub	sp, #8
 800ae46:	af00      	add	r7, sp, #0
 800ae48:	6078      	str	r0, [r7, #4]
 800ae4a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae52:	b2db      	uxtb	r3, r3
 800ae54:	3b01      	subs	r3, #1
 800ae56:	2b02      	cmp	r3, #2
 800ae58:	d80b      	bhi.n	800ae72 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ae5a:	683b      	ldr	r3, [r7, #0]
 800ae5c:	885b      	ldrh	r3, [r3, #2]
 800ae5e:	2b01      	cmp	r3, #1
 800ae60:	d10c      	bne.n	800ae7c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	2200      	movs	r2, #0
 800ae66:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ae6a:	6878      	ldr	r0, [r7, #4]
 800ae6c:	f000 f910 	bl	800b090 <USBD_CtlSendStatus>
      }
      break;
 800ae70:	e004      	b.n	800ae7c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ae72:	6839      	ldr	r1, [r7, #0]
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f000 f840 	bl	800aefa <USBD_CtlError>
      break;
 800ae7a:	e000      	b.n	800ae7e <USBD_ClrFeature+0x3c>
      break;
 800ae7c:	bf00      	nop
  }
}
 800ae7e:	bf00      	nop
 800ae80:	3708      	adds	r7, #8
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ae86:	b580      	push	{r7, lr}
 800ae88:	b084      	sub	sp, #16
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]
 800ae8e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	781a      	ldrb	r2, [r3, #0]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	3301      	adds	r3, #1
 800aea0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	781a      	ldrb	r2, [r3, #0]
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	3301      	adds	r3, #1
 800aeae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800aeb0:	68f8      	ldr	r0, [r7, #12]
 800aeb2:	f7ff fa40 	bl	800a336 <SWAPBYTE>
 800aeb6:	4603      	mov	r3, r0
 800aeb8:	461a      	mov	r2, r3
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	3301      	adds	r3, #1
 800aec2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	3301      	adds	r3, #1
 800aec8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800aeca:	68f8      	ldr	r0, [r7, #12]
 800aecc:	f7ff fa33 	bl	800a336 <SWAPBYTE>
 800aed0:	4603      	mov	r3, r0
 800aed2:	461a      	mov	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	3301      	adds	r3, #1
 800aedc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	3301      	adds	r3, #1
 800aee2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800aee4:	68f8      	ldr	r0, [r7, #12]
 800aee6:	f7ff fa26 	bl	800a336 <SWAPBYTE>
 800aeea:	4603      	mov	r3, r0
 800aeec:	461a      	mov	r2, r3
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	80da      	strh	r2, [r3, #6]
}
 800aef2:	bf00      	nop
 800aef4:	3710      	adds	r7, #16
 800aef6:	46bd      	mov	sp, r7
 800aef8:	bd80      	pop	{r7, pc}

0800aefa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aefa:	b580      	push	{r7, lr}
 800aefc:	b082      	sub	sp, #8
 800aefe:	af00      	add	r7, sp, #0
 800af00:	6078      	str	r0, [r7, #4]
 800af02:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800af04:	2180      	movs	r1, #128	@ 0x80
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 ff98 	bl	800be3c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800af0c:	2100      	movs	r1, #0
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 ff94 	bl	800be3c <USBD_LL_StallEP>
}
 800af14:	bf00      	nop
 800af16:	3708      	adds	r7, #8
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b086      	sub	sp, #24
 800af20:	af00      	add	r7, sp, #0
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800af28:	2300      	movs	r3, #0
 800af2a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d036      	beq.n	800afa0 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800af36:	6938      	ldr	r0, [r7, #16]
 800af38:	f000 f836 	bl	800afa8 <USBD_GetLen>
 800af3c:	4603      	mov	r3, r0
 800af3e:	3301      	adds	r3, #1
 800af40:	b29b      	uxth	r3, r3
 800af42:	005b      	lsls	r3, r3, #1
 800af44:	b29a      	uxth	r2, r3
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800af4a:	7dfb      	ldrb	r3, [r7, #23]
 800af4c:	68ba      	ldr	r2, [r7, #8]
 800af4e:	4413      	add	r3, r2
 800af50:	687a      	ldr	r2, [r7, #4]
 800af52:	7812      	ldrb	r2, [r2, #0]
 800af54:	701a      	strb	r2, [r3, #0]
  idx++;
 800af56:	7dfb      	ldrb	r3, [r7, #23]
 800af58:	3301      	adds	r3, #1
 800af5a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800af5c:	7dfb      	ldrb	r3, [r7, #23]
 800af5e:	68ba      	ldr	r2, [r7, #8]
 800af60:	4413      	add	r3, r2
 800af62:	2203      	movs	r2, #3
 800af64:	701a      	strb	r2, [r3, #0]
  idx++;
 800af66:	7dfb      	ldrb	r3, [r7, #23]
 800af68:	3301      	adds	r3, #1
 800af6a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800af6c:	e013      	b.n	800af96 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800af6e:	7dfb      	ldrb	r3, [r7, #23]
 800af70:	68ba      	ldr	r2, [r7, #8]
 800af72:	4413      	add	r3, r2
 800af74:	693a      	ldr	r2, [r7, #16]
 800af76:	7812      	ldrb	r2, [r2, #0]
 800af78:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	3301      	adds	r3, #1
 800af7e:	613b      	str	r3, [r7, #16]
    idx++;
 800af80:	7dfb      	ldrb	r3, [r7, #23]
 800af82:	3301      	adds	r3, #1
 800af84:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800af86:	7dfb      	ldrb	r3, [r7, #23]
 800af88:	68ba      	ldr	r2, [r7, #8]
 800af8a:	4413      	add	r3, r2
 800af8c:	2200      	movs	r2, #0
 800af8e:	701a      	strb	r2, [r3, #0]
    idx++;
 800af90:	7dfb      	ldrb	r3, [r7, #23]
 800af92:	3301      	adds	r3, #1
 800af94:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800af96:	693b      	ldr	r3, [r7, #16]
 800af98:	781b      	ldrb	r3, [r3, #0]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d1e7      	bne.n	800af6e <USBD_GetString+0x52>
 800af9e:	e000      	b.n	800afa2 <USBD_GetString+0x86>
    return;
 800afa0:	bf00      	nop
  }
}
 800afa2:	3718      	adds	r7, #24
 800afa4:	46bd      	mov	sp, r7
 800afa6:	bd80      	pop	{r7, pc}

0800afa8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800afa8:	b480      	push	{r7}
 800afaa:	b085      	sub	sp, #20
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800afb0:	2300      	movs	r3, #0
 800afb2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800afb8:	e005      	b.n	800afc6 <USBD_GetLen+0x1e>
  {
    len++;
 800afba:	7bfb      	ldrb	r3, [r7, #15]
 800afbc:	3301      	adds	r3, #1
 800afbe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800afc0:	68bb      	ldr	r3, [r7, #8]
 800afc2:	3301      	adds	r3, #1
 800afc4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	781b      	ldrb	r3, [r3, #0]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d1f5      	bne.n	800afba <USBD_GetLen+0x12>
  }

  return len;
 800afce:	7bfb      	ldrb	r3, [r7, #15]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3714      	adds	r7, #20
 800afd4:	46bd      	mov	sp, r7
 800afd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afda:	4770      	bx	lr

0800afdc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800afdc:	b580      	push	{r7, lr}
 800afde:	b084      	sub	sp, #16
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	2202      	movs	r2, #2
 800afec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	687a      	ldr	r2, [r7, #4]
 800affa:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	68ba      	ldr	r2, [r7, #8]
 800b000:	2100      	movs	r1, #0
 800b002:	68f8      	ldr	r0, [r7, #12]
 800b004:	f000 ffa3 	bl	800bf4e <USBD_LL_Transmit>

  return USBD_OK;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3710      	adds	r7, #16
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}

0800b012 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b012:	b580      	push	{r7, lr}
 800b014:	b084      	sub	sp, #16
 800b016:	af00      	add	r7, sp, #0
 800b018:	60f8      	str	r0, [r7, #12]
 800b01a:	60b9      	str	r1, [r7, #8]
 800b01c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	68ba      	ldr	r2, [r7, #8]
 800b022:	2100      	movs	r1, #0
 800b024:	68f8      	ldr	r0, [r7, #12]
 800b026:	f000 ff92 	bl	800bf4e <USBD_LL_Transmit>

  return USBD_OK;
 800b02a:	2300      	movs	r3, #0
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	3710      	adds	r7, #16
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	60f8      	str	r0, [r7, #12]
 800b03c:	60b9      	str	r1, [r7, #8]
 800b03e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	2203      	movs	r2, #3
 800b044:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b050:	68fb      	ldr	r3, [r7, #12]
 800b052:	687a      	ldr	r2, [r7, #4]
 800b054:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	2100      	movs	r1, #0
 800b05e:	68f8      	ldr	r0, [r7, #12]
 800b060:	f000 ff96 	bl	800bf90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3710      	adds	r7, #16
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b084      	sub	sp, #16
 800b072:	af00      	add	r7, sp, #0
 800b074:	60f8      	str	r0, [r7, #12]
 800b076:	60b9      	str	r1, [r7, #8]
 800b078:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	68ba      	ldr	r2, [r7, #8]
 800b07e:	2100      	movs	r1, #0
 800b080:	68f8      	ldr	r0, [r7, #12]
 800b082:	f000 ff85 	bl	800bf90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	2204      	movs	r2, #4
 800b09c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	2100      	movs	r1, #0
 800b0a6:	6878      	ldr	r0, [r7, #4]
 800b0a8:	f000 ff51 	bl	800bf4e <USBD_LL_Transmit>

  return USBD_OK;
 800b0ac:	2300      	movs	r3, #0
}
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	3708      	adds	r7, #8
 800b0b2:	46bd      	mov	sp, r7
 800b0b4:	bd80      	pop	{r7, pc}

0800b0b6 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b0b6:	b580      	push	{r7, lr}
 800b0b8:	b082      	sub	sp, #8
 800b0ba:	af00      	add	r7, sp, #0
 800b0bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2205      	movs	r2, #5
 800b0c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f000 ff5f 	bl	800bf90 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b0d2:	2300      	movs	r3, #0
}
 800b0d4:	4618      	mov	r0, r3
 800b0d6:	3708      	adds	r7, #8
 800b0d8:	46bd      	mov	sp, r7
 800b0da:	bd80      	pop	{r7, pc}

0800b0dc <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

void ST7735_Select() {
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 800b0e0:	2200      	movs	r2, #0
 800b0e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b0e6:	4802      	ldr	r0, [pc, #8]	@ (800b0f0 <ST7735_Select+0x14>)
 800b0e8:	f7f7 fd82 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800b0ec:	bf00      	nop
 800b0ee:	bd80      	pop	{r7, pc}
 800b0f0:	40020000 	.word	0x40020000

0800b0f4 <ST7735_Unselect>:

void ST7735_Unselect() {
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 800b0f8:	2201      	movs	r2, #1
 800b0fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800b0fe:	4802      	ldr	r0, [pc, #8]	@ (800b108 <ST7735_Unselect+0x14>)
 800b100:	f7f7 fd76 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800b104:	bf00      	nop
 800b106:	bd80      	pop	{r7, pc}
 800b108:	40020000 	.word	0x40020000

0800b10c <ST7735_Reset>:

void ST7735_Reset() {
 800b10c:	b580      	push	{r7, lr}
 800b10e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 800b110:	2200      	movs	r2, #0
 800b112:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b116:	4807      	ldr	r0, [pc, #28]	@ (800b134 <ST7735_Reset+0x28>)
 800b118:	f7f7 fd6a 	bl	8002bf0 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800b11c:	2005      	movs	r0, #5
 800b11e:	f7f6 fd61 	bl	8001be4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800b122:	2201      	movs	r2, #1
 800b124:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800b128:	4802      	ldr	r0, [pc, #8]	@ (800b134 <ST7735_Reset+0x28>)
 800b12a:	f7f7 fd61 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800b12e:	bf00      	nop
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	40020000 	.word	0x40020000

0800b138 <ST7735_WriteCommand>:

void ST7735_WriteCommand(uint8_t cmd) {
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	4603      	mov	r3, r0
 800b140:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 800b142:	2200      	movs	r2, #0
 800b144:	2110      	movs	r1, #16
 800b146:	4807      	ldr	r0, [pc, #28]	@ (800b164 <ST7735_WriteCommand+0x2c>)
 800b148:	f7f7 fd52 	bl	8002bf0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800b14c:	1df9      	adds	r1, r7, #7
 800b14e:	f04f 33ff 	mov.w	r3, #4294967295
 800b152:	2201      	movs	r2, #1
 800b154:	4804      	ldr	r0, [pc, #16]	@ (800b168 <ST7735_WriteCommand+0x30>)
 800b156:	f7fa fe21 	bl	8005d9c <HAL_SPI_Transmit>
}
 800b15a:	bf00      	nop
 800b15c:	3708      	adds	r7, #8
 800b15e:	46bd      	mov	sp, r7
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	40020000 	.word	0x40020000
 800b168:	20000700 	.word	0x20000700

0800b16c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b082      	sub	sp, #8
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
 800b174:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800b176:	2201      	movs	r2, #1
 800b178:	2110      	movs	r1, #16
 800b17a:	4807      	ldr	r0, [pc, #28]	@ (800b198 <ST7735_WriteData+0x2c>)
 800b17c:	f7f7 fd38 	bl	8002bf0 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	b29a      	uxth	r2, r3
 800b184:	f04f 33ff 	mov.w	r3, #4294967295
 800b188:	6879      	ldr	r1, [r7, #4]
 800b18a:	4804      	ldr	r0, [pc, #16]	@ (800b19c <ST7735_WriteData+0x30>)
 800b18c:	f7fa fe06 	bl	8005d9c <HAL_SPI_Transmit>
}
 800b190:	bf00      	nop
 800b192:	3708      	adds	r7, #8
 800b194:	46bd      	mov	sp, r7
 800b196:	bd80      	pop	{r7, pc}
 800b198:	40020000 	.word	0x40020000
 800b19c:	20000700 	.word	0x20000700

0800b1a0 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 800b1a0:	b580      	push	{r7, lr}
 800b1a2:	b084      	sub	sp, #16
 800b1a4:	af00      	add	r7, sp, #0
 800b1a6:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	1c5a      	adds	r2, r3, #1
 800b1ac:	607a      	str	r2, [r7, #4]
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 800b1b2:	e034      	b.n	800b21e <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	1c5a      	adds	r2, r3, #1
 800b1b8:	607a      	str	r2, [r7, #4]
 800b1ba:	781b      	ldrb	r3, [r3, #0]
 800b1bc:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800b1be:	7afb      	ldrb	r3, [r7, #11]
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f7ff ffb9 	bl	800b138 <ST7735_WriteCommand>

        numArgs = *addr++;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	1c5a      	adds	r2, r3, #1
 800b1ca:	607a      	str	r2, [r7, #4]
 800b1cc:	781b      	ldrb	r3, [r3, #0]
 800b1ce:	72bb      	strb	r3, [r7, #10]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 800b1d0:	7abb      	ldrb	r3, [r7, #10]
 800b1d2:	b29b      	uxth	r3, r3
 800b1d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b1d8:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~DELAY;
 800b1da:	7abb      	ldrb	r3, [r7, #10]
 800b1dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b1e0:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800b1e2:	7abb      	ldrb	r3, [r7, #10]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d008      	beq.n	800b1fa <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 800b1e8:	7abb      	ldrb	r3, [r7, #10]
 800b1ea:	4619      	mov	r1, r3
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	f7ff ffbd 	bl	800b16c <ST7735_WriteData>
            addr += numArgs;
 800b1f2:	7abb      	ldrb	r3, [r7, #10]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 800b1fa:	89bb      	ldrh	r3, [r7, #12]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d00e      	beq.n	800b21e <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	1c5a      	adds	r2, r3, #1
 800b204:	607a      	str	r2, [r7, #4]
 800b206:	781b      	ldrb	r3, [r3, #0]
 800b208:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 800b20a:	89bb      	ldrh	r3, [r7, #12]
 800b20c:	2bff      	cmp	r3, #255	@ 0xff
 800b20e:	d102      	bne.n	800b216 <ST7735_ExecuteCommandList+0x76>
 800b210:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800b214:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 800b216:	89bb      	ldrh	r3, [r7, #12]
 800b218:	4618      	mov	r0, r3
 800b21a:	f7f6 fce3 	bl	8001be4 <HAL_Delay>
    while(numCommands--) {
 800b21e:	7bfb      	ldrb	r3, [r7, #15]
 800b220:	1e5a      	subs	r2, r3, #1
 800b222:	73fa      	strb	r2, [r7, #15]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1c5      	bne.n	800b1b4 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 800b228:	bf00      	nop
 800b22a:	bf00      	nop
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}

0800b232 <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800b232:	b590      	push	{r4, r7, lr}
 800b234:	b085      	sub	sp, #20
 800b236:	af00      	add	r7, sp, #0
 800b238:	4604      	mov	r4, r0
 800b23a:	4608      	mov	r0, r1
 800b23c:	4611      	mov	r1, r2
 800b23e:	461a      	mov	r2, r3
 800b240:	4623      	mov	r3, r4
 800b242:	71fb      	strb	r3, [r7, #7]
 800b244:	4603      	mov	r3, r0
 800b246:	71bb      	strb	r3, [r7, #6]
 800b248:	460b      	mov	r3, r1
 800b24a:	717b      	strb	r3, [r7, #5]
 800b24c:	4613      	mov	r3, r2
 800b24e:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 800b250:	202a      	movs	r0, #42	@ 0x2a
 800b252:	f7ff ff71 	bl	800b138 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800b256:	2300      	movs	r3, #0
 800b258:	733b      	strb	r3, [r7, #12]
 800b25a:	79fb      	ldrb	r3, [r7, #7]
 800b25c:	737b      	strb	r3, [r7, #13]
 800b25e:	2300      	movs	r3, #0
 800b260:	73bb      	strb	r3, [r7, #14]
 800b262:	797b      	ldrb	r3, [r7, #5]
 800b264:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800b266:	f107 030c 	add.w	r3, r7, #12
 800b26a:	2104      	movs	r1, #4
 800b26c:	4618      	mov	r0, r3
 800b26e:	f7ff ff7d 	bl	800b16c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800b272:	202b      	movs	r0, #43	@ 0x2b
 800b274:	f7ff ff60 	bl	800b138 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 800b278:	79bb      	ldrb	r3, [r7, #6]
 800b27a:	3318      	adds	r3, #24
 800b27c:	b2db      	uxtb	r3, r3
 800b27e:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 800b280:	793b      	ldrb	r3, [r7, #4]
 800b282:	3318      	adds	r3, #24
 800b284:	b2db      	uxtb	r3, r3
 800b286:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 800b288:	f107 030c 	add.w	r3, r7, #12
 800b28c:	2104      	movs	r1, #4
 800b28e:	4618      	mov	r0, r3
 800b290:	f7ff ff6c 	bl	800b16c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 800b294:	202c      	movs	r0, #44	@ 0x2c
 800b296:	f7ff ff4f 	bl	800b138 <ST7735_WriteCommand>
}
 800b29a:	bf00      	nop
 800b29c:	3714      	adds	r7, #20
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd90      	pop	{r4, r7, pc}
	...

0800b2a4 <ST7735_Init>:

void ST7735_Init() {
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	af00      	add	r7, sp, #0
    ST7735_Select();
 800b2a8:	f7ff ff18 	bl	800b0dc <ST7735_Select>
    ST7735_Reset();
 800b2ac:	f7ff ff2e 	bl	800b10c <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 800b2b0:	4806      	ldr	r0, [pc, #24]	@ (800b2cc <ST7735_Init+0x28>)
 800b2b2:	f7ff ff75 	bl	800b1a0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800b2b6:	4806      	ldr	r0, [pc, #24]	@ (800b2d0 <ST7735_Init+0x2c>)
 800b2b8:	f7ff ff72 	bl	800b1a0 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 800b2bc:	4805      	ldr	r0, [pc, #20]	@ (800b2d4 <ST7735_Init+0x30>)
 800b2be:	f7ff ff6f 	bl	800b1a0 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 800b2c2:	f7ff ff17 	bl	800b0f4 <ST7735_Unselect>
}
 800b2c6:	bf00      	nop
 800b2c8:	bd80      	pop	{r7, pc}
 800b2ca:	bf00      	nop
 800b2cc:	08010374 	.word	0x08010374
 800b2d0:	080103b0 	.word	0x080103b0
 800b2d4:	080103c0 	.word	0x080103c0

0800b2d8 <ST7735_DrawPixel>:

void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b084      	sub	sp, #16
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	4603      	mov	r3, r0
 800b2e0:	80fb      	strh	r3, [r7, #6]
 800b2e2:	460b      	mov	r3, r1
 800b2e4:	80bb      	strh	r3, [r7, #4]
 800b2e6:	4613      	mov	r3, r2
 800b2e8:	807b      	strh	r3, [r7, #2]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 800b2ea:	88fb      	ldrh	r3, [r7, #6]
 800b2ec:	2b9f      	cmp	r3, #159	@ 0x9f
 800b2ee:	d823      	bhi.n	800b338 <ST7735_DrawPixel+0x60>
 800b2f0:	88bb      	ldrh	r3, [r7, #4]
 800b2f2:	2b4f      	cmp	r3, #79	@ 0x4f
 800b2f4:	d820      	bhi.n	800b338 <ST7735_DrawPixel+0x60>
        return;
		
    ST7735_Select();
 800b2f6:	f7ff fef1 	bl	800b0dc <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+1, y+1);
 800b2fa:	88fb      	ldrh	r3, [r7, #6]
 800b2fc:	b2d8      	uxtb	r0, r3
 800b2fe:	88bb      	ldrh	r3, [r7, #4]
 800b300:	b2d9      	uxtb	r1, r3
 800b302:	88fb      	ldrh	r3, [r7, #6]
 800b304:	b2db      	uxtb	r3, r3
 800b306:	3301      	adds	r3, #1
 800b308:	b2da      	uxtb	r2, r3
 800b30a:	88bb      	ldrh	r3, [r7, #4]
 800b30c:	b2db      	uxtb	r3, r3
 800b30e:	3301      	adds	r3, #1
 800b310:	b2db      	uxtb	r3, r3
 800b312:	f7ff ff8e 	bl	800b232 <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 800b316:	887b      	ldrh	r3, [r7, #2]
 800b318:	0a1b      	lsrs	r3, r3, #8
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	b2db      	uxtb	r3, r3
 800b31e:	733b      	strb	r3, [r7, #12]
 800b320:	887b      	ldrh	r3, [r7, #2]
 800b322:	b2db      	uxtb	r3, r3
 800b324:	737b      	strb	r3, [r7, #13]
    ST7735_WriteData(data, sizeof(data));
 800b326:	f107 030c 	add.w	r3, r7, #12
 800b32a:	2102      	movs	r1, #2
 800b32c:	4618      	mov	r0, r3
 800b32e:	f7ff ff1d 	bl	800b16c <ST7735_WriteData>
    ST7735_Unselect();
 800b332:	f7ff fedf 	bl	800b0f4 <ST7735_Unselect>
 800b336:	e000      	b.n	800b33a <ST7735_DrawPixel+0x62>
        return;
 800b338:	bf00      	nop
}
 800b33a:	3710      	adds	r7, #16
 800b33c:	46bd      	mov	sp, r7
 800b33e:	bd80      	pop	{r7, pc}

0800b340 <ST7735_WriteChar>:

void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 800b340:	b082      	sub	sp, #8
 800b342:	b590      	push	{r4, r7, lr}
 800b344:	b089      	sub	sp, #36	@ 0x24
 800b346:	af00      	add	r7, sp, #0
 800b348:	637b      	str	r3, [r7, #52]	@ 0x34
 800b34a:	4603      	mov	r3, r0
 800b34c:	80fb      	strh	r3, [r7, #6]
 800b34e:	460b      	mov	r3, r1
 800b350:	80bb      	strh	r3, [r7, #4]
 800b352:	4613      	mov	r3, r2
 800b354:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j, shift;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800b356:	88fb      	ldrh	r3, [r7, #6]
 800b358:	b2d8      	uxtb	r0, r3
 800b35a:	88bb      	ldrh	r3, [r7, #4]
 800b35c:	b2d9      	uxtb	r1, r3
 800b35e:	88fb      	ldrh	r3, [r7, #6]
 800b360:	b2da      	uxtb	r2, r3
 800b362:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b366:	4413      	add	r3, r2
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	3b01      	subs	r3, #1
 800b36c:	b2dc      	uxtb	r4, r3
 800b36e:	88bb      	ldrh	r3, [r7, #4]
 800b370:	b2da      	uxtb	r2, r3
 800b372:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800b376:	4413      	add	r3, r2
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	3b01      	subs	r3, #1
 800b37c:	b2db      	uxtb	r3, r3
 800b37e:	4622      	mov	r2, r4
 800b380:	f7ff ff57 	bl	800b232 <ST7735_SetAddressWindow>
//    }
//    else
//    {
//    	shift = 0;
//    }
    shift = 0;
 800b384:	2300      	movs	r3, #0
 800b386:	617b      	str	r3, [r7, #20]

    if(font.height == 8)
 800b388:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800b38c:	2b08      	cmp	r3, #8
 800b38e:	d106      	bne.n	800b39e <ST7735_WriteChar+0x5e>
    {
    	shift = 14;
 800b390:	230e      	movs	r3, #14
 800b392:	617b      	str	r3, [r7, #20]
    	if(ch == '%')
 800b394:	78fb      	ldrb	r3, [r7, #3]
 800b396:	2b25      	cmp	r3, #37	@ 0x25
 800b398:	d101      	bne.n	800b39e <ST7735_WriteChar+0x5e>
    	{
    		shift = 4;
 800b39a:	2304      	movs	r3, #4
 800b39c:	617b      	str	r3, [r7, #20]
    	}
    }



    for(i = 0; i < font.height; i++) {
 800b39e:	2300      	movs	r3, #0
 800b3a0:	61fb      	str	r3, [r7, #28]
 800b3a2:	e044      	b.n	800b42e <ST7735_WriteChar+0xee>
        b = font.data[(ch - 32- shift) * font.height + i]; // -32-16   
 800b3a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b3a6:	78f9      	ldrb	r1, [r7, #3]
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	1acb      	subs	r3, r1, r3
 800b3ac:	3b20      	subs	r3, #32
 800b3ae:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800b3b2:	fb03 f101 	mul.w	r1, r3, r1
 800b3b6:	69fb      	ldr	r3, [r7, #28]
 800b3b8:	440b      	add	r3, r1
 800b3ba:	005b      	lsls	r3, r3, #1
 800b3bc:	4413      	add	r3, r2
 800b3be:	881b      	ldrh	r3, [r3, #0]
 800b3c0:	613b      	str	r3, [r7, #16]
        for(j = 0; j < font.width; j++) {
 800b3c2:	2300      	movs	r3, #0
 800b3c4:	61bb      	str	r3, [r7, #24]
 800b3c6:	e029      	b.n	800b41c <ST7735_WriteChar+0xdc>
            if((b << j) & 0x8000)  {
 800b3c8:	693a      	ldr	r2, [r7, #16]
 800b3ca:	69bb      	ldr	r3, [r7, #24]
 800b3cc:	fa02 f303 	lsl.w	r3, r2, r3
 800b3d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d00e      	beq.n	800b3f6 <ST7735_WriteChar+0xb6>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800b3d8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b3da:	0a1b      	lsrs	r3, r3, #8
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	b2db      	uxtb	r3, r3
 800b3e0:	733b      	strb	r3, [r7, #12]
 800b3e2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800b3e4:	b2db      	uxtb	r3, r3
 800b3e6:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 800b3e8:	f107 030c 	add.w	r3, r7, #12
 800b3ec:	2102      	movs	r1, #2
 800b3ee:	4618      	mov	r0, r3
 800b3f0:	f7ff febc 	bl	800b16c <ST7735_WriteData>
 800b3f4:	e00f      	b.n	800b416 <ST7735_WriteChar+0xd6>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800b3f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800b3fa:	0a1b      	lsrs	r3, r3, #8
 800b3fc:	b29b      	uxth	r3, r3
 800b3fe:	b2db      	uxtb	r3, r3
 800b400:	723b      	strb	r3, [r7, #8]
 800b402:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800b406:	b2db      	uxtb	r3, r3
 800b408:	727b      	strb	r3, [r7, #9]
                ST7735_WriteData(data, sizeof(data));
 800b40a:	f107 0308 	add.w	r3, r7, #8
 800b40e:	2102      	movs	r1, #2
 800b410:	4618      	mov	r0, r3
 800b412:	f7ff feab 	bl	800b16c <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 800b416:	69bb      	ldr	r3, [r7, #24]
 800b418:	3301      	adds	r3, #1
 800b41a:	61bb      	str	r3, [r7, #24]
 800b41c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800b420:	461a      	mov	r2, r3
 800b422:	69bb      	ldr	r3, [r7, #24]
 800b424:	4293      	cmp	r3, r2
 800b426:	d3cf      	bcc.n	800b3c8 <ST7735_WriteChar+0x88>
    for(i = 0; i < font.height; i++) {
 800b428:	69fb      	ldr	r3, [r7, #28]
 800b42a:	3301      	adds	r3, #1
 800b42c:	61fb      	str	r3, [r7, #28]
 800b42e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800b432:	461a      	mov	r2, r3
 800b434:	69fb      	ldr	r3, [r7, #28]
 800b436:	4293      	cmp	r3, r2
 800b438:	d3b4      	bcc.n	800b3a4 <ST7735_WriteChar+0x64>
            }
        }
    }
}
 800b43a:	bf00      	nop
 800b43c:	bf00      	nop
 800b43e:	3724      	adds	r7, #36	@ 0x24
 800b440:	46bd      	mov	sp, r7
 800b442:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 800b446:	b002      	add	sp, #8
 800b448:	4770      	bx	lr

0800b44a <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800b44a:	b082      	sub	sp, #8
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b086      	sub	sp, #24
 800b450:	af04      	add	r7, sp, #16
 800b452:	603a      	str	r2, [r7, #0]
 800b454:	617b      	str	r3, [r7, #20]
 800b456:	4603      	mov	r3, r0
 800b458:	80fb      	strh	r3, [r7, #6]
 800b45a:	460b      	mov	r3, r1
 800b45c:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 800b45e:	f7ff fe3d 	bl	800b0dc <ST7735_Select>

    while(*str) {
 800b462:	e02d      	b.n	800b4c0 <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 800b464:	88fb      	ldrh	r3, [r7, #6]
 800b466:	7d3a      	ldrb	r2, [r7, #20]
 800b468:	4413      	add	r3, r2
 800b46a:	2b9f      	cmp	r3, #159	@ 0x9f
 800b46c:	dd13      	ble.n	800b496 <ST7735_WriteString+0x4c>
            x = 0;
 800b46e:	2300      	movs	r3, #0
 800b470:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800b472:	7d7b      	ldrb	r3, [r7, #21]
 800b474:	461a      	mov	r2, r3
 800b476:	88bb      	ldrh	r3, [r7, #4]
 800b478:	4413      	add	r3, r2
 800b47a:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 800b47c:	88bb      	ldrh	r3, [r7, #4]
 800b47e:	7d7a      	ldrb	r2, [r7, #21]
 800b480:	4413      	add	r3, r2
 800b482:	2b4f      	cmp	r3, #79	@ 0x4f
 800b484:	dc21      	bgt.n	800b4ca <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	2b20      	cmp	r3, #32
 800b48c:	d103      	bne.n	800b496 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	3301      	adds	r3, #1
 800b492:	603b      	str	r3, [r7, #0]
                continue;
 800b494:	e014      	b.n	800b4c0 <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	781a      	ldrb	r2, [r3, #0]
 800b49a:	88b9      	ldrh	r1, [r7, #4]
 800b49c:	88f8      	ldrh	r0, [r7, #6]
 800b49e:	8c3b      	ldrh	r3, [r7, #32]
 800b4a0:	9302      	str	r3, [sp, #8]
 800b4a2:	8bbb      	ldrh	r3, [r7, #28]
 800b4a4:	9301      	str	r3, [sp, #4]
 800b4a6:	69bb      	ldr	r3, [r7, #24]
 800b4a8:	9300      	str	r3, [sp, #0]
 800b4aa:	697b      	ldr	r3, [r7, #20]
 800b4ac:	f7ff ff48 	bl	800b340 <ST7735_WriteChar>
        x += font.width;
 800b4b0:	7d3b      	ldrb	r3, [r7, #20]
 800b4b2:	461a      	mov	r2, r3
 800b4b4:	88fb      	ldrh	r3, [r7, #6]
 800b4b6:	4413      	add	r3, r2
 800b4b8:	80fb      	strh	r3, [r7, #6]
        str++;
 800b4ba:	683b      	ldr	r3, [r7, #0]
 800b4bc:	3301      	adds	r3, #1
 800b4be:	603b      	str	r3, [r7, #0]
    while(*str) {
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	781b      	ldrb	r3, [r3, #0]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d1cd      	bne.n	800b464 <ST7735_WriteString+0x1a>
 800b4c8:	e000      	b.n	800b4cc <ST7735_WriteString+0x82>
                break;
 800b4ca:	bf00      	nop
    }

    ST7735_Unselect();
 800b4cc:	f7ff fe12 	bl	800b0f4 <ST7735_Unselect>
}
 800b4d0:	bf00      	nop
 800b4d2:	3708      	adds	r7, #8
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b4da:	b002      	add	sp, #8
 800b4dc:	4770      	bx	lr
	...

0800b4e0 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800b4e0:	b590      	push	{r4, r7, lr}
 800b4e2:	b085      	sub	sp, #20
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	4604      	mov	r4, r0
 800b4e8:	4608      	mov	r0, r1
 800b4ea:	4611      	mov	r1, r2
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	4623      	mov	r3, r4
 800b4f0:	80fb      	strh	r3, [r7, #6]
 800b4f2:	4603      	mov	r3, r0
 800b4f4:	80bb      	strh	r3, [r7, #4]
 800b4f6:	460b      	mov	r3, r1
 800b4f8:	807b      	strh	r3, [r7, #2]
 800b4fa:	4613      	mov	r3, r2
 800b4fc:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800b4fe:	88fb      	ldrh	r3, [r7, #6]
 800b500:	2b9f      	cmp	r3, #159	@ 0x9f
 800b502:	d857      	bhi.n	800b5b4 <ST7735_FillRectangle+0xd4>
 800b504:	88bb      	ldrh	r3, [r7, #4]
 800b506:	2b4f      	cmp	r3, #79	@ 0x4f
 800b508:	d854      	bhi.n	800b5b4 <ST7735_FillRectangle+0xd4>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800b50a:	88fa      	ldrh	r2, [r7, #6]
 800b50c:	887b      	ldrh	r3, [r7, #2]
 800b50e:	4413      	add	r3, r2
 800b510:	2ba0      	cmp	r3, #160	@ 0xa0
 800b512:	dd03      	ble.n	800b51c <ST7735_FillRectangle+0x3c>
 800b514:	88fb      	ldrh	r3, [r7, #6]
 800b516:	f1c3 03a0 	rsb	r3, r3, #160	@ 0xa0
 800b51a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 800b51c:	88ba      	ldrh	r2, [r7, #4]
 800b51e:	883b      	ldrh	r3, [r7, #0]
 800b520:	4413      	add	r3, r2
 800b522:	2b50      	cmp	r3, #80	@ 0x50
 800b524:	dd03      	ble.n	800b52e <ST7735_FillRectangle+0x4e>
 800b526:	88bb      	ldrh	r3, [r7, #4]
 800b528:	f1c3 0350 	rsb	r3, r3, #80	@ 0x50
 800b52c:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 800b52e:	f7ff fdd5 	bl	800b0dc <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800b532:	88fb      	ldrh	r3, [r7, #6]
 800b534:	b2d8      	uxtb	r0, r3
 800b536:	88bb      	ldrh	r3, [r7, #4]
 800b538:	b2d9      	uxtb	r1, r3
 800b53a:	88fb      	ldrh	r3, [r7, #6]
 800b53c:	b2da      	uxtb	r2, r3
 800b53e:	887b      	ldrh	r3, [r7, #2]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	4413      	add	r3, r2
 800b544:	b2db      	uxtb	r3, r3
 800b546:	3b01      	subs	r3, #1
 800b548:	b2dc      	uxtb	r4, r3
 800b54a:	88bb      	ldrh	r3, [r7, #4]
 800b54c:	b2da      	uxtb	r2, r3
 800b54e:	883b      	ldrh	r3, [r7, #0]
 800b550:	b2db      	uxtb	r3, r3
 800b552:	4413      	add	r3, r2
 800b554:	b2db      	uxtb	r3, r3
 800b556:	3b01      	subs	r3, #1
 800b558:	b2db      	uxtb	r3, r3
 800b55a:	4622      	mov	r2, r4
 800b55c:	f7ff fe69 	bl	800b232 <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 800b560:	8c3b      	ldrh	r3, [r7, #32]
 800b562:	0a1b      	lsrs	r3, r3, #8
 800b564:	b29b      	uxth	r3, r3
 800b566:	b2db      	uxtb	r3, r3
 800b568:	733b      	strb	r3, [r7, #12]
 800b56a:	8c3b      	ldrh	r3, [r7, #32]
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800b570:	2201      	movs	r2, #1
 800b572:	2110      	movs	r1, #16
 800b574:	4811      	ldr	r0, [pc, #68]	@ (800b5bc <ST7735_FillRectangle+0xdc>)
 800b576:	f7f7 fb3b 	bl	8002bf0 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 800b57a:	883b      	ldrh	r3, [r7, #0]
 800b57c:	80bb      	strh	r3, [r7, #4]
 800b57e:	e013      	b.n	800b5a8 <ST7735_FillRectangle+0xc8>
        for(x = w; x > 0; x--) {
 800b580:	887b      	ldrh	r3, [r7, #2]
 800b582:	80fb      	strh	r3, [r7, #6]
 800b584:	e00a      	b.n	800b59c <ST7735_FillRectangle+0xbc>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800b586:	f107 010c 	add.w	r1, r7, #12
 800b58a:	f04f 33ff 	mov.w	r3, #4294967295
 800b58e:	2202      	movs	r2, #2
 800b590:	480b      	ldr	r0, [pc, #44]	@ (800b5c0 <ST7735_FillRectangle+0xe0>)
 800b592:	f7fa fc03 	bl	8005d9c <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 800b596:	88fb      	ldrh	r3, [r7, #6]
 800b598:	3b01      	subs	r3, #1
 800b59a:	80fb      	strh	r3, [r7, #6]
 800b59c:	88fb      	ldrh	r3, [r7, #6]
 800b59e:	2b00      	cmp	r3, #0
 800b5a0:	d1f1      	bne.n	800b586 <ST7735_FillRectangle+0xa6>
    for(y = h; y > 0; y--) {
 800b5a2:	88bb      	ldrh	r3, [r7, #4]
 800b5a4:	3b01      	subs	r3, #1
 800b5a6:	80bb      	strh	r3, [r7, #4]
 800b5a8:	88bb      	ldrh	r3, [r7, #4]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1e8      	bne.n	800b580 <ST7735_FillRectangle+0xa0>
        }
    }

    ST7735_Unselect();
 800b5ae:	f7ff fda1 	bl	800b0f4 <ST7735_Unselect>
 800b5b2:	e000      	b.n	800b5b6 <ST7735_FillRectangle+0xd6>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800b5b4:	bf00      	nop
}
 800b5b6:	3714      	adds	r7, #20
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd90      	pop	{r4, r7, pc}
 800b5bc:	40020000 	.word	0x40020000
 800b5c0:	20000700 	.word	0x20000700

0800b5c4 <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 800b5c4:	b580      	push	{r7, lr}
 800b5c6:	b084      	sub	sp, #16
 800b5c8:	af02      	add	r7, sp, #8
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 800b5ce:	88fb      	ldrh	r3, [r7, #6]
 800b5d0:	9300      	str	r3, [sp, #0]
 800b5d2:	2350      	movs	r3, #80	@ 0x50
 800b5d4:	22a0      	movs	r2, #160	@ 0xa0
 800b5d6:	2100      	movs	r1, #0
 800b5d8:	2000      	movs	r0, #0
 800b5da:	f7ff ff81 	bl	800b4e0 <ST7735_FillRectangle>
}
 800b5de:	bf00      	nop
 800b5e0:	3708      	adds	r7, #8
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	bd80      	pop	{r7, pc}

0800b5e6 <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t* data) {
 800b5e6:	b590      	push	{r4, r7, lr}
 800b5e8:	b083      	sub	sp, #12
 800b5ea:	af00      	add	r7, sp, #0
 800b5ec:	4604      	mov	r4, r0
 800b5ee:	4608      	mov	r0, r1
 800b5f0:	4611      	mov	r1, r2
 800b5f2:	461a      	mov	r2, r3
 800b5f4:	4623      	mov	r3, r4
 800b5f6:	80fb      	strh	r3, [r7, #6]
 800b5f8:	4603      	mov	r3, r0
 800b5fa:	80bb      	strh	r3, [r7, #4]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	807b      	strh	r3, [r7, #2]
 800b600:	4613      	mov	r3, r2
 800b602:	803b      	strh	r3, [r7, #0]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800b604:	88fb      	ldrh	r3, [r7, #6]
 800b606:	2b9f      	cmp	r3, #159	@ 0x9f
 800b608:	d831      	bhi.n	800b66e <ST7735_DrawImage+0x88>
 800b60a:	88bb      	ldrh	r3, [r7, #4]
 800b60c:	2b4f      	cmp	r3, #79	@ 0x4f
 800b60e:	d82e      	bhi.n	800b66e <ST7735_DrawImage+0x88>
    if((x + w - 1) >= ST7735_WIDTH) return;
 800b610:	88fa      	ldrh	r2, [r7, #6]
 800b612:	887b      	ldrh	r3, [r7, #2]
 800b614:	4413      	add	r3, r2
 800b616:	2ba0      	cmp	r3, #160	@ 0xa0
 800b618:	dc2b      	bgt.n	800b672 <ST7735_DrawImage+0x8c>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 800b61a:	88ba      	ldrh	r2, [r7, #4]
 800b61c:	883b      	ldrh	r3, [r7, #0]
 800b61e:	4413      	add	r3, r2
 800b620:	2b50      	cmp	r3, #80	@ 0x50
 800b622:	dc28      	bgt.n	800b676 <ST7735_DrawImage+0x90>

    ST7735_Select();
 800b624:	f7ff fd5a 	bl	800b0dc <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800b628:	88fb      	ldrh	r3, [r7, #6]
 800b62a:	b2d8      	uxtb	r0, r3
 800b62c:	88bb      	ldrh	r3, [r7, #4]
 800b62e:	b2d9      	uxtb	r1, r3
 800b630:	88fb      	ldrh	r3, [r7, #6]
 800b632:	b2da      	uxtb	r2, r3
 800b634:	887b      	ldrh	r3, [r7, #2]
 800b636:	b2db      	uxtb	r3, r3
 800b638:	4413      	add	r3, r2
 800b63a:	b2db      	uxtb	r3, r3
 800b63c:	3b01      	subs	r3, #1
 800b63e:	b2dc      	uxtb	r4, r3
 800b640:	88bb      	ldrh	r3, [r7, #4]
 800b642:	b2da      	uxtb	r2, r3
 800b644:	883b      	ldrh	r3, [r7, #0]
 800b646:	b2db      	uxtb	r3, r3
 800b648:	4413      	add	r3, r2
 800b64a:	b2db      	uxtb	r3, r3
 800b64c:	3b01      	subs	r3, #1
 800b64e:	b2db      	uxtb	r3, r3
 800b650:	4622      	mov	r2, r4
 800b652:	f7ff fdee 	bl	800b232 <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 800b656:	887b      	ldrh	r3, [r7, #2]
 800b658:	883a      	ldrh	r2, [r7, #0]
 800b65a:	fb02 f303 	mul.w	r3, r2, r3
 800b65e:	005b      	lsls	r3, r3, #1
 800b660:	4619      	mov	r1, r3
 800b662:	69b8      	ldr	r0, [r7, #24]
 800b664:	f7ff fd82 	bl	800b16c <ST7735_WriteData>
    ST7735_Unselect();
 800b668:	f7ff fd44 	bl	800b0f4 <ST7735_Unselect>
 800b66c:	e004      	b.n	800b678 <ST7735_DrawImage+0x92>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 800b66e:	bf00      	nop
 800b670:	e002      	b.n	800b678 <ST7735_DrawImage+0x92>
    if((x + w - 1) >= ST7735_WIDTH) return;
 800b672:	bf00      	nop
 800b674:	e000      	b.n	800b678 <ST7735_DrawImage+0x92>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 800b676:	bf00      	nop
}
 800b678:	370c      	adds	r7, #12
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd90      	pop	{r4, r7, pc}

0800b67e <ST7735_InvertColors>:

void ST7735_InvertColors(bool invert) {
 800b67e:	b580      	push	{r7, lr}
 800b680:	b082      	sub	sp, #8
 800b682:	af00      	add	r7, sp, #0
 800b684:	4603      	mov	r3, r0
 800b686:	71fb      	strb	r3, [r7, #7]
    ST7735_Select();
 800b688:	f7ff fd28 	bl	800b0dc <ST7735_Select>
    ST7735_WriteCommand(invert ? ST7735_INVON : ST7735_INVOFF);
 800b68c:	79fb      	ldrb	r3, [r7, #7]
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d001      	beq.n	800b696 <ST7735_InvertColors+0x18>
 800b692:	2321      	movs	r3, #33	@ 0x21
 800b694:	e000      	b.n	800b698 <ST7735_InvertColors+0x1a>
 800b696:	2320      	movs	r3, #32
 800b698:	4618      	mov	r0, r3
 800b69a:	f7ff fd4d 	bl	800b138 <ST7735_WriteCommand>
    ST7735_Unselect();
 800b69e:	f7ff fd29 	bl	800b0f4 <ST7735_Unselect>
}
 800b6a2:	bf00      	nop
 800b6a4:	3708      	adds	r7, #8
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
	...

0800b6ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	4912      	ldr	r1, [pc, #72]	@ (800b6fc <MX_USB_DEVICE_Init+0x50>)
 800b6b4:	4812      	ldr	r0, [pc, #72]	@ (800b700 <MX_USB_DEVICE_Init+0x54>)
 800b6b6:	f7fe fa21 	bl	8009afc <USBD_Init>
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d001      	beq.n	800b6c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b6c0:	f7f5 fe1e 	bl	8001300 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b6c4:	490f      	ldr	r1, [pc, #60]	@ (800b704 <MX_USB_DEVICE_Init+0x58>)
 800b6c6:	480e      	ldr	r0, [pc, #56]	@ (800b700 <MX_USB_DEVICE_Init+0x54>)
 800b6c8:	f7fe fa48 	bl	8009b5c <USBD_RegisterClass>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d001      	beq.n	800b6d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b6d2:	f7f5 fe15 	bl	8001300 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b6d6:	490c      	ldr	r1, [pc, #48]	@ (800b708 <MX_USB_DEVICE_Init+0x5c>)
 800b6d8:	4809      	ldr	r0, [pc, #36]	@ (800b700 <MX_USB_DEVICE_Init+0x54>)
 800b6da:	f7fe f97f 	bl	80099dc <USBD_CDC_RegisterInterface>
 800b6de:	4603      	mov	r3, r0
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d001      	beq.n	800b6e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b6e4:	f7f5 fe0c 	bl	8001300 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b6e8:	4805      	ldr	r0, [pc, #20]	@ (800b700 <MX_USB_DEVICE_Init+0x54>)
 800b6ea:	f7fe fa6d 	bl	8009bc8 <USBD_Start>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d001      	beq.n	800b6f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b6f4:	f7f5 fe04 	bl	8001300 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b6f8:	bf00      	nop
 800b6fa:	bd80      	pop	{r7, pc}
 800b6fc:	20000588 	.word	0x20000588
 800b700:	20000950 	.word	0x20000950
 800b704:	200004dc 	.word	0x200004dc
 800b708:	20000574 	.word	0x20000574

0800b70c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b710:	2200      	movs	r2, #0
 800b712:	4905      	ldr	r1, [pc, #20]	@ (800b728 <CDC_Init_FS+0x1c>)
 800b714:	4805      	ldr	r0, [pc, #20]	@ (800b72c <CDC_Init_FS+0x20>)
 800b716:	f7fe f97b 	bl	8009a10 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b71a:	4905      	ldr	r1, [pc, #20]	@ (800b730 <CDC_Init_FS+0x24>)
 800b71c:	4803      	ldr	r0, [pc, #12]	@ (800b72c <CDC_Init_FS+0x20>)
 800b71e:	f7fe f999 	bl	8009a54 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b722:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b724:	4618      	mov	r0, r3
 800b726:	bd80      	pop	{r7, pc}
 800b728:	2000102c 	.word	0x2000102c
 800b72c:	20000950 	.word	0x20000950
 800b730:	20000c2c 	.word	0x20000c2c

0800b734 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b734:	b480      	push	{r7}
 800b736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b738:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b73a:	4618      	mov	r0, r3
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b744:	b480      	push	{r7}
 800b746:	b083      	sub	sp, #12
 800b748:	af00      	add	r7, sp, #0
 800b74a:	4603      	mov	r3, r0
 800b74c:	6039      	str	r1, [r7, #0]
 800b74e:	71fb      	strb	r3, [r7, #7]
 800b750:	4613      	mov	r3, r2
 800b752:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b754:	79fb      	ldrb	r3, [r7, #7]
 800b756:	2b23      	cmp	r3, #35	@ 0x23
 800b758:	d84a      	bhi.n	800b7f0 <CDC_Control_FS+0xac>
 800b75a:	a201      	add	r2, pc, #4	@ (adr r2, 800b760 <CDC_Control_FS+0x1c>)
 800b75c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b760:	0800b7f1 	.word	0x0800b7f1
 800b764:	0800b7f1 	.word	0x0800b7f1
 800b768:	0800b7f1 	.word	0x0800b7f1
 800b76c:	0800b7f1 	.word	0x0800b7f1
 800b770:	0800b7f1 	.word	0x0800b7f1
 800b774:	0800b7f1 	.word	0x0800b7f1
 800b778:	0800b7f1 	.word	0x0800b7f1
 800b77c:	0800b7f1 	.word	0x0800b7f1
 800b780:	0800b7f1 	.word	0x0800b7f1
 800b784:	0800b7f1 	.word	0x0800b7f1
 800b788:	0800b7f1 	.word	0x0800b7f1
 800b78c:	0800b7f1 	.word	0x0800b7f1
 800b790:	0800b7f1 	.word	0x0800b7f1
 800b794:	0800b7f1 	.word	0x0800b7f1
 800b798:	0800b7f1 	.word	0x0800b7f1
 800b79c:	0800b7f1 	.word	0x0800b7f1
 800b7a0:	0800b7f1 	.word	0x0800b7f1
 800b7a4:	0800b7f1 	.word	0x0800b7f1
 800b7a8:	0800b7f1 	.word	0x0800b7f1
 800b7ac:	0800b7f1 	.word	0x0800b7f1
 800b7b0:	0800b7f1 	.word	0x0800b7f1
 800b7b4:	0800b7f1 	.word	0x0800b7f1
 800b7b8:	0800b7f1 	.word	0x0800b7f1
 800b7bc:	0800b7f1 	.word	0x0800b7f1
 800b7c0:	0800b7f1 	.word	0x0800b7f1
 800b7c4:	0800b7f1 	.word	0x0800b7f1
 800b7c8:	0800b7f1 	.word	0x0800b7f1
 800b7cc:	0800b7f1 	.word	0x0800b7f1
 800b7d0:	0800b7f1 	.word	0x0800b7f1
 800b7d4:	0800b7f1 	.word	0x0800b7f1
 800b7d8:	0800b7f1 	.word	0x0800b7f1
 800b7dc:	0800b7f1 	.word	0x0800b7f1
 800b7e0:	0800b7f1 	.word	0x0800b7f1
 800b7e4:	0800b7f1 	.word	0x0800b7f1
 800b7e8:	0800b7f1 	.word	0x0800b7f1
 800b7ec:	0800b7f1 	.word	0x0800b7f1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b7f0:	bf00      	nop
  }

  return (USBD_OK);
 800b7f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b7f4:	4618      	mov	r0, r3
 800b7f6:	370c      	adds	r7, #12
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7fe:	4770      	bx	lr

0800b800 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b800:	b580      	push	{r7, lr}
 800b802:	b082      	sub	sp, #8
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
 800b808:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b80a:	6879      	ldr	r1, [r7, #4]
 800b80c:	4805      	ldr	r0, [pc, #20]	@ (800b824 <CDC_Receive_FS+0x24>)
 800b80e:	f7fe f921 	bl	8009a54 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b812:	4804      	ldr	r0, [pc, #16]	@ (800b824 <CDC_Receive_FS+0x24>)
 800b814:	f7fe f93c 	bl	8009a90 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b818:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3708      	adds	r7, #8
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	20000950 	.word	0x20000950

0800b828 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b828:	b480      	push	{r7}
 800b82a:	b087      	sub	sp, #28
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	60f8      	str	r0, [r7, #12]
 800b830:	60b9      	str	r1, [r7, #8]
 800b832:	4613      	mov	r3, r2
 800b834:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b836:	2300      	movs	r3, #0
 800b838:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b83a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b83e:	4618      	mov	r0, r3
 800b840:	371c      	adds	r7, #28
 800b842:	46bd      	mov	sp, r7
 800b844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b848:	4770      	bx	lr
	...

0800b84c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	4603      	mov	r3, r0
 800b854:	6039      	str	r1, [r7, #0]
 800b856:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	2212      	movs	r2, #18
 800b85c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b85e:	4b03      	ldr	r3, [pc, #12]	@ (800b86c <USBD_FS_DeviceDescriptor+0x20>)
}
 800b860:	4618      	mov	r0, r3
 800b862:	370c      	adds	r7, #12
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr
 800b86c:	200005a4 	.word	0x200005a4

0800b870 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b870:	b480      	push	{r7}
 800b872:	b083      	sub	sp, #12
 800b874:	af00      	add	r7, sp, #0
 800b876:	4603      	mov	r3, r0
 800b878:	6039      	str	r1, [r7, #0]
 800b87a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b87c:	683b      	ldr	r3, [r7, #0]
 800b87e:	2204      	movs	r2, #4
 800b880:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b882:	4b03      	ldr	r3, [pc, #12]	@ (800b890 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b884:	4618      	mov	r0, r3
 800b886:	370c      	adds	r7, #12
 800b888:	46bd      	mov	sp, r7
 800b88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b88e:	4770      	bx	lr
 800b890:	200005b8 	.word	0x200005b8

0800b894 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b894:	b580      	push	{r7, lr}
 800b896:	b082      	sub	sp, #8
 800b898:	af00      	add	r7, sp, #0
 800b89a:	4603      	mov	r3, r0
 800b89c:	6039      	str	r1, [r7, #0]
 800b89e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b8a0:	79fb      	ldrb	r3, [r7, #7]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d105      	bne.n	800b8b2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8a6:	683a      	ldr	r2, [r7, #0]
 800b8a8:	4907      	ldr	r1, [pc, #28]	@ (800b8c8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8aa:	4808      	ldr	r0, [pc, #32]	@ (800b8cc <USBD_FS_ProductStrDescriptor+0x38>)
 800b8ac:	f7ff fb36 	bl	800af1c <USBD_GetString>
 800b8b0:	e004      	b.n	800b8bc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b8b2:	683a      	ldr	r2, [r7, #0]
 800b8b4:	4904      	ldr	r1, [pc, #16]	@ (800b8c8 <USBD_FS_ProductStrDescriptor+0x34>)
 800b8b6:	4805      	ldr	r0, [pc, #20]	@ (800b8cc <USBD_FS_ProductStrDescriptor+0x38>)
 800b8b8:	f7ff fb30 	bl	800af1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b8bc:	4b02      	ldr	r3, [pc, #8]	@ (800b8c8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b8be:	4618      	mov	r0, r3
 800b8c0:	3708      	adds	r7, #8
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	bd80      	pop	{r7, pc}
 800b8c6:	bf00      	nop
 800b8c8:	2000142c 	.word	0x2000142c
 800b8cc:	0800dae8 	.word	0x0800dae8

0800b8d0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	b082      	sub	sp, #8
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	6039      	str	r1, [r7, #0]
 800b8da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b8dc:	683a      	ldr	r2, [r7, #0]
 800b8de:	4904      	ldr	r1, [pc, #16]	@ (800b8f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b8e0:	4804      	ldr	r0, [pc, #16]	@ (800b8f4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b8e2:	f7ff fb1b 	bl	800af1c <USBD_GetString>
  return USBD_StrDesc;
 800b8e6:	4b02      	ldr	r3, [pc, #8]	@ (800b8f0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	3708      	adds	r7, #8
 800b8ec:	46bd      	mov	sp, r7
 800b8ee:	bd80      	pop	{r7, pc}
 800b8f0:	2000142c 	.word	0x2000142c
 800b8f4:	0800db00 	.word	0x0800db00

0800b8f8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b082      	sub	sp, #8
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	4603      	mov	r3, r0
 800b900:	6039      	str	r1, [r7, #0]
 800b902:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b904:	683b      	ldr	r3, [r7, #0]
 800b906:	221a      	movs	r2, #26
 800b908:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b90a:	f000 f843 	bl	800b994 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b90e:	4b02      	ldr	r3, [pc, #8]	@ (800b918 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b910:	4618      	mov	r0, r3
 800b912:	3708      	adds	r7, #8
 800b914:	46bd      	mov	sp, r7
 800b916:	bd80      	pop	{r7, pc}
 800b918:	200005bc 	.word	0x200005bc

0800b91c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b91c:	b580      	push	{r7, lr}
 800b91e:	b082      	sub	sp, #8
 800b920:	af00      	add	r7, sp, #0
 800b922:	4603      	mov	r3, r0
 800b924:	6039      	str	r1, [r7, #0]
 800b926:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b928:	79fb      	ldrb	r3, [r7, #7]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d105      	bne.n	800b93a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b92e:	683a      	ldr	r2, [r7, #0]
 800b930:	4907      	ldr	r1, [pc, #28]	@ (800b950 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b932:	4808      	ldr	r0, [pc, #32]	@ (800b954 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b934:	f7ff faf2 	bl	800af1c <USBD_GetString>
 800b938:	e004      	b.n	800b944 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b93a:	683a      	ldr	r2, [r7, #0]
 800b93c:	4904      	ldr	r1, [pc, #16]	@ (800b950 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b93e:	4805      	ldr	r0, [pc, #20]	@ (800b954 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b940:	f7ff faec 	bl	800af1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b944:	4b02      	ldr	r3, [pc, #8]	@ (800b950 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b946:	4618      	mov	r0, r3
 800b948:	3708      	adds	r7, #8
 800b94a:	46bd      	mov	sp, r7
 800b94c:	bd80      	pop	{r7, pc}
 800b94e:	bf00      	nop
 800b950:	2000142c 	.word	0x2000142c
 800b954:	0800db14 	.word	0x0800db14

0800b958 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b958:	b580      	push	{r7, lr}
 800b95a:	b082      	sub	sp, #8
 800b95c:	af00      	add	r7, sp, #0
 800b95e:	4603      	mov	r3, r0
 800b960:	6039      	str	r1, [r7, #0]
 800b962:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b964:	79fb      	ldrb	r3, [r7, #7]
 800b966:	2b00      	cmp	r3, #0
 800b968:	d105      	bne.n	800b976 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b96a:	683a      	ldr	r2, [r7, #0]
 800b96c:	4907      	ldr	r1, [pc, #28]	@ (800b98c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b96e:	4808      	ldr	r0, [pc, #32]	@ (800b990 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b970:	f7ff fad4 	bl	800af1c <USBD_GetString>
 800b974:	e004      	b.n	800b980 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b976:	683a      	ldr	r2, [r7, #0]
 800b978:	4904      	ldr	r1, [pc, #16]	@ (800b98c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b97a:	4805      	ldr	r0, [pc, #20]	@ (800b990 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b97c:	f7ff face 	bl	800af1c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b980:	4b02      	ldr	r3, [pc, #8]	@ (800b98c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b982:	4618      	mov	r0, r3
 800b984:	3708      	adds	r7, #8
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	2000142c 	.word	0x2000142c
 800b990:	0800db20 	.word	0x0800db20

0800b994 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b084      	sub	sp, #16
 800b998:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b99a:	4b0f      	ldr	r3, [pc, #60]	@ (800b9d8 <Get_SerialNum+0x44>)
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b9a0:	4b0e      	ldr	r3, [pc, #56]	@ (800b9dc <Get_SerialNum+0x48>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b9a6:	4b0e      	ldr	r3, [pc, #56]	@ (800b9e0 <Get_SerialNum+0x4c>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b9ac:	68fa      	ldr	r2, [r7, #12]
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	4413      	add	r3, r2
 800b9b2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d009      	beq.n	800b9ce <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b9ba:	2208      	movs	r2, #8
 800b9bc:	4909      	ldr	r1, [pc, #36]	@ (800b9e4 <Get_SerialNum+0x50>)
 800b9be:	68f8      	ldr	r0, [r7, #12]
 800b9c0:	f000 f814 	bl	800b9ec <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b9c4:	2204      	movs	r2, #4
 800b9c6:	4908      	ldr	r1, [pc, #32]	@ (800b9e8 <Get_SerialNum+0x54>)
 800b9c8:	68b8      	ldr	r0, [r7, #8]
 800b9ca:	f000 f80f 	bl	800b9ec <IntToUnicode>
  }
}
 800b9ce:	bf00      	nop
 800b9d0:	3710      	adds	r7, #16
 800b9d2:	46bd      	mov	sp, r7
 800b9d4:	bd80      	pop	{r7, pc}
 800b9d6:	bf00      	nop
 800b9d8:	1fff7a10 	.word	0x1fff7a10
 800b9dc:	1fff7a14 	.word	0x1fff7a14
 800b9e0:	1fff7a18 	.word	0x1fff7a18
 800b9e4:	200005be 	.word	0x200005be
 800b9e8:	200005ce 	.word	0x200005ce

0800b9ec <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b9ec:	b480      	push	{r7}
 800b9ee:	b087      	sub	sp, #28
 800b9f0:	af00      	add	r7, sp, #0
 800b9f2:	60f8      	str	r0, [r7, #12]
 800b9f4:	60b9      	str	r1, [r7, #8]
 800b9f6:	4613      	mov	r3, r2
 800b9f8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b9fe:	2300      	movs	r3, #0
 800ba00:	75fb      	strb	r3, [r7, #23]
 800ba02:	e027      	b.n	800ba54 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	0f1b      	lsrs	r3, r3, #28
 800ba08:	2b09      	cmp	r3, #9
 800ba0a:	d80b      	bhi.n	800ba24 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	0f1b      	lsrs	r3, r3, #28
 800ba10:	b2da      	uxtb	r2, r3
 800ba12:	7dfb      	ldrb	r3, [r7, #23]
 800ba14:	005b      	lsls	r3, r3, #1
 800ba16:	4619      	mov	r1, r3
 800ba18:	68bb      	ldr	r3, [r7, #8]
 800ba1a:	440b      	add	r3, r1
 800ba1c:	3230      	adds	r2, #48	@ 0x30
 800ba1e:	b2d2      	uxtb	r2, r2
 800ba20:	701a      	strb	r2, [r3, #0]
 800ba22:	e00a      	b.n	800ba3a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	0f1b      	lsrs	r3, r3, #28
 800ba28:	b2da      	uxtb	r2, r3
 800ba2a:	7dfb      	ldrb	r3, [r7, #23]
 800ba2c:	005b      	lsls	r3, r3, #1
 800ba2e:	4619      	mov	r1, r3
 800ba30:	68bb      	ldr	r3, [r7, #8]
 800ba32:	440b      	add	r3, r1
 800ba34:	3237      	adds	r2, #55	@ 0x37
 800ba36:	b2d2      	uxtb	r2, r2
 800ba38:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	011b      	lsls	r3, r3, #4
 800ba3e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800ba40:	7dfb      	ldrb	r3, [r7, #23]
 800ba42:	005b      	lsls	r3, r3, #1
 800ba44:	3301      	adds	r3, #1
 800ba46:	68ba      	ldr	r2, [r7, #8]
 800ba48:	4413      	add	r3, r2
 800ba4a:	2200      	movs	r2, #0
 800ba4c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ba4e:	7dfb      	ldrb	r3, [r7, #23]
 800ba50:	3301      	adds	r3, #1
 800ba52:	75fb      	strb	r3, [r7, #23]
 800ba54:	7dfa      	ldrb	r2, [r7, #23]
 800ba56:	79fb      	ldrb	r3, [r7, #7]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d3d3      	bcc.n	800ba04 <IntToUnicode+0x18>
  }
}
 800ba5c:	bf00      	nop
 800ba5e:	bf00      	nop
 800ba60:	371c      	adds	r7, #28
 800ba62:	46bd      	mov	sp, r7
 800ba64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba68:	4770      	bx	lr
	...

0800ba6c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ba6c:	b580      	push	{r7, lr}
 800ba6e:	b08a      	sub	sp, #40	@ 0x28
 800ba70:	af00      	add	r7, sp, #0
 800ba72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ba74:	f107 0314 	add.w	r3, r7, #20
 800ba78:	2200      	movs	r2, #0
 800ba7a:	601a      	str	r2, [r3, #0]
 800ba7c:	605a      	str	r2, [r3, #4]
 800ba7e:	609a      	str	r2, [r3, #8]
 800ba80:	60da      	str	r2, [r3, #12]
 800ba82:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba8c:	d13a      	bne.n	800bb04 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba8e:	2300      	movs	r3, #0
 800ba90:	613b      	str	r3, [r7, #16]
 800ba92:	4b1e      	ldr	r3, [pc, #120]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800ba94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba96:	4a1d      	ldr	r2, [pc, #116]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800ba98:	f043 0301 	orr.w	r3, r3, #1
 800ba9c:	6313      	str	r3, [r2, #48]	@ 0x30
 800ba9e:	4b1b      	ldr	r3, [pc, #108]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800baa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baa2:	f003 0301 	and.w	r3, r3, #1
 800baa6:	613b      	str	r3, [r7, #16]
 800baa8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800baaa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800baae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bab0:	2302      	movs	r3, #2
 800bab2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bab4:	2300      	movs	r3, #0
 800bab6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bab8:	2303      	movs	r3, #3
 800baba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800babc:	230a      	movs	r3, #10
 800babe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bac0:	f107 0314 	add.w	r3, r7, #20
 800bac4:	4619      	mov	r1, r3
 800bac6:	4812      	ldr	r0, [pc, #72]	@ (800bb10 <HAL_PCD_MspInit+0xa4>)
 800bac8:	f7f6 ff0e 	bl	80028e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bacc:	4b0f      	ldr	r3, [pc, #60]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800bace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bad0:	4a0e      	ldr	r2, [pc, #56]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800bad2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bad6:	6353      	str	r3, [r2, #52]	@ 0x34
 800bad8:	2300      	movs	r3, #0
 800bada:	60fb      	str	r3, [r7, #12]
 800badc:	4b0b      	ldr	r3, [pc, #44]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800bade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bae0:	4a0a      	ldr	r2, [pc, #40]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800bae2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bae6:	6453      	str	r3, [r2, #68]	@ 0x44
 800bae8:	4b08      	ldr	r3, [pc, #32]	@ (800bb0c <HAL_PCD_MspInit+0xa0>)
 800baea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800baec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800baf0:	60fb      	str	r3, [r7, #12]
 800baf2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800baf4:	2200      	movs	r2, #0
 800baf6:	2100      	movs	r1, #0
 800baf8:	2043      	movs	r0, #67	@ 0x43
 800bafa:	f7f6 fbd4 	bl	80022a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bafe:	2043      	movs	r0, #67	@ 0x43
 800bb00:	f7f6 fbed 	bl	80022de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bb04:	bf00      	nop
 800bb06:	3728      	adds	r7, #40	@ 0x28
 800bb08:	46bd      	mov	sp, r7
 800bb0a:	bd80      	pop	{r7, pc}
 800bb0c:	40023800 	.word	0x40023800
 800bb10:	40020000 	.word	0x40020000

0800bb14 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b082      	sub	sp, #8
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800bb28:	4619      	mov	r1, r3
 800bb2a:	4610      	mov	r0, r2
 800bb2c:	f7fe f899 	bl	8009c62 <USBD_LL_SetupStage>
}
 800bb30:	bf00      	nop
 800bb32:	3708      	adds	r7, #8
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bd80      	pop	{r7, pc}

0800bb38 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb38:	b580      	push	{r7, lr}
 800bb3a:	b082      	sub	sp, #8
 800bb3c:	af00      	add	r7, sp, #0
 800bb3e:	6078      	str	r0, [r7, #4]
 800bb40:	460b      	mov	r3, r1
 800bb42:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800bb4a:	78fa      	ldrb	r2, [r7, #3]
 800bb4c:	6879      	ldr	r1, [r7, #4]
 800bb4e:	4613      	mov	r3, r2
 800bb50:	00db      	lsls	r3, r3, #3
 800bb52:	4413      	add	r3, r2
 800bb54:	009b      	lsls	r3, r3, #2
 800bb56:	440b      	add	r3, r1
 800bb58:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 800bb5c:	681a      	ldr	r2, [r3, #0]
 800bb5e:	78fb      	ldrb	r3, [r7, #3]
 800bb60:	4619      	mov	r1, r3
 800bb62:	f7fe f8d3 	bl	8009d0c <USBD_LL_DataOutStage>
}
 800bb66:	bf00      	nop
 800bb68:	3708      	adds	r7, #8
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	bd80      	pop	{r7, pc}

0800bb6e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb6e:	b580      	push	{r7, lr}
 800bb70:	b082      	sub	sp, #8
 800bb72:	af00      	add	r7, sp, #0
 800bb74:	6078      	str	r0, [r7, #4]
 800bb76:	460b      	mov	r3, r1
 800bb78:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800bb80:	78fa      	ldrb	r2, [r7, #3]
 800bb82:	6879      	ldr	r1, [r7, #4]
 800bb84:	4613      	mov	r3, r2
 800bb86:	00db      	lsls	r3, r3, #3
 800bb88:	4413      	add	r3, r2
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	440b      	add	r3, r1
 800bb8e:	334c      	adds	r3, #76	@ 0x4c
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	78fb      	ldrb	r3, [r7, #3]
 800bb94:	4619      	mov	r1, r3
 800bb96:	f7fe f96c 	bl	8009e72 <USBD_LL_DataInStage>
}
 800bb9a:	bf00      	nop
 800bb9c:	3708      	adds	r7, #8
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	bd80      	pop	{r7, pc}

0800bba2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bba2:	b580      	push	{r7, lr}
 800bba4:	b082      	sub	sp, #8
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f7fe faa0 	bl	800a0f6 <USBD_LL_SOF>
}
 800bbb6:	bf00      	nop
 800bbb8:	3708      	adds	r7, #8
 800bbba:	46bd      	mov	sp, r7
 800bbbc:	bd80      	pop	{r7, pc}

0800bbbe <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbbe:	b580      	push	{r7, lr}
 800bbc0:	b084      	sub	sp, #16
 800bbc2:	af00      	add	r7, sp, #0
 800bbc4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bbc6:	2301      	movs	r3, #1
 800bbc8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bbca:	687b      	ldr	r3, [r7, #4]
 800bbcc:	68db      	ldr	r3, [r3, #12]
 800bbce:	2b02      	cmp	r3, #2
 800bbd0:	d001      	beq.n	800bbd6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bbd2:	f7f5 fb95 	bl	8001300 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bbd6:	687b      	ldr	r3, [r7, #4]
 800bbd8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bbdc:	7bfa      	ldrb	r2, [r7, #15]
 800bbde:	4611      	mov	r1, r2
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	f7fe fa4a 	bl	800a07a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7fe f9f2 	bl	8009fd6 <USBD_LL_Reset>
}
 800bbf2:	bf00      	nop
 800bbf4:	3710      	adds	r7, #16
 800bbf6:	46bd      	mov	sp, r7
 800bbf8:	bd80      	pop	{r7, pc}
	...

0800bbfc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f7fe fa45 	bl	800a09a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc18:	681b      	ldr	r3, [r3, #0]
 800bc1a:	687a      	ldr	r2, [r7, #4]
 800bc1c:	6812      	ldr	r2, [r2, #0]
 800bc1e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc22:	f043 0301 	orr.w	r3, r3, #1
 800bc26:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6a1b      	ldr	r3, [r3, #32]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d005      	beq.n	800bc3c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc30:	4b04      	ldr	r3, [pc, #16]	@ (800bc44 <HAL_PCD_SuspendCallback+0x48>)
 800bc32:	691b      	ldr	r3, [r3, #16]
 800bc34:	4a03      	ldr	r2, [pc, #12]	@ (800bc44 <HAL_PCD_SuspendCallback+0x48>)
 800bc36:	f043 0306 	orr.w	r3, r3, #6
 800bc3a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bc3c:	bf00      	nop
 800bc3e:	3708      	adds	r7, #8
 800bc40:	46bd      	mov	sp, r7
 800bc42:	bd80      	pop	{r7, pc}
 800bc44:	e000ed00 	.word	0xe000ed00

0800bc48 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b082      	sub	sp, #8
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bc56:	4618      	mov	r0, r3
 800bc58:	f7fe fa35 	bl	800a0c6 <USBD_LL_Resume>
}
 800bc5c:	bf00      	nop
 800bc5e:	3708      	adds	r7, #8
 800bc60:	46bd      	mov	sp, r7
 800bc62:	bd80      	pop	{r7, pc}

0800bc64 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc64:	b580      	push	{r7, lr}
 800bc66:	b082      	sub	sp, #8
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
 800bc6c:	460b      	mov	r3, r1
 800bc6e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bc76:	78fa      	ldrb	r2, [r7, #3]
 800bc78:	4611      	mov	r1, r2
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7fe fa8d 	bl	800a19a <USBD_LL_IsoOUTIncomplete>
}
 800bc80:	bf00      	nop
 800bc82:	3708      	adds	r7, #8
 800bc84:	46bd      	mov	sp, r7
 800bc86:	bd80      	pop	{r7, pc}

0800bc88 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc88:	b580      	push	{r7, lr}
 800bc8a:	b082      	sub	sp, #8
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
 800bc90:	460b      	mov	r3, r1
 800bc92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bc9a:	78fa      	ldrb	r2, [r7, #3]
 800bc9c:	4611      	mov	r1, r2
 800bc9e:	4618      	mov	r0, r3
 800bca0:	f7fe fa49 	bl	800a136 <USBD_LL_IsoINIncomplete>
}
 800bca4:	bf00      	nop
 800bca6:	3708      	adds	r7, #8
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bd80      	pop	{r7, pc}

0800bcac <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b082      	sub	sp, #8
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bcba:	4618      	mov	r0, r3
 800bcbc:	f7fe fa9f 	bl	800a1fe <USBD_LL_DevConnected>
}
 800bcc0:	bf00      	nop
 800bcc2:	3708      	adds	r7, #8
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b082      	sub	sp, #8
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	f7fe fa9c 	bl	800a214 <USBD_LL_DevDisconnected>
}
 800bcdc:	bf00      	nop
 800bcde:	3708      	adds	r7, #8
 800bce0:	46bd      	mov	sp, r7
 800bce2:	bd80      	pop	{r7, pc}

0800bce4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bce4:	b580      	push	{r7, lr}
 800bce6:	b082      	sub	sp, #8
 800bce8:	af00      	add	r7, sp, #0
 800bcea:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	781b      	ldrb	r3, [r3, #0]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d13c      	bne.n	800bd6e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bcf4:	4a20      	ldr	r2, [pc, #128]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a1e      	ldr	r2, [pc, #120]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd00:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bd04:	4b1c      	ldr	r3, [pc, #112]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd06:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bd0a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bd0c:	4b1a      	ldr	r3, [pc, #104]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd0e:	2204      	movs	r2, #4
 800bd10:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bd12:	4b19      	ldr	r3, [pc, #100]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd14:	2202      	movs	r2, #2
 800bd16:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bd18:	4b17      	ldr	r3, [pc, #92]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd1a:	2200      	movs	r2, #0
 800bd1c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd1e:	4b16      	ldr	r3, [pc, #88]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd20:	2202      	movs	r2, #2
 800bd22:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bd24:	4b14      	ldr	r3, [pc, #80]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd26:	2200      	movs	r2, #0
 800bd28:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bd2a:	4b13      	ldr	r3, [pc, #76]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bd30:	4b11      	ldr	r3, [pc, #68]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd32:	2200      	movs	r2, #0
 800bd34:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bd36:	4b10      	ldr	r3, [pc, #64]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd38:	2200      	movs	r2, #0
 800bd3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bd3c:	4b0e      	ldr	r3, [pc, #56]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bd42:	480d      	ldr	r0, [pc, #52]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd44:	f7f7 fbe1 	bl	800350a <HAL_PCD_Init>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d001      	beq.n	800bd52 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bd4e:	f7f5 fad7 	bl	8001300 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bd52:	2180      	movs	r1, #128	@ 0x80
 800bd54:	4808      	ldr	r0, [pc, #32]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd56:	f7f8 fe38 	bl	80049ca <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bd5a:	2240      	movs	r2, #64	@ 0x40
 800bd5c:	2100      	movs	r1, #0
 800bd5e:	4806      	ldr	r0, [pc, #24]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd60:	f7f8 fdec 	bl	800493c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bd64:	2280      	movs	r2, #128	@ 0x80
 800bd66:	2101      	movs	r1, #1
 800bd68:	4803      	ldr	r0, [pc, #12]	@ (800bd78 <USBD_LL_Init+0x94>)
 800bd6a:	f7f8 fde7 	bl	800493c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bd6e:	2300      	movs	r3, #0
}
 800bd70:	4618      	mov	r0, r3
 800bd72:	3708      	adds	r7, #8
 800bd74:	46bd      	mov	sp, r7
 800bd76:	bd80      	pop	{r7, pc}
 800bd78:	2000162c 	.word	0x2000162c

0800bd7c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd7c:	b580      	push	{r7, lr}
 800bd7e:	b084      	sub	sp, #16
 800bd80:	af00      	add	r7, sp, #0
 800bd82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd84:	2300      	movs	r3, #0
 800bd86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7f7 fcd6 	bl	8003744 <HAL_PCD_Start>
 800bd98:	4603      	mov	r3, r0
 800bd9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bd9c:	7bfb      	ldrb	r3, [r7, #15]
 800bd9e:	4618      	mov	r0, r3
 800bda0:	f000 f942 	bl	800c028 <USBD_Get_USB_Status>
 800bda4:	4603      	mov	r3, r0
 800bda6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bda8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdaa:	4618      	mov	r0, r3
 800bdac:	3710      	adds	r7, #16
 800bdae:	46bd      	mov	sp, r7
 800bdb0:	bd80      	pop	{r7, pc}

0800bdb2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bdb2:	b580      	push	{r7, lr}
 800bdb4:	b084      	sub	sp, #16
 800bdb6:	af00      	add	r7, sp, #0
 800bdb8:	6078      	str	r0, [r7, #4]
 800bdba:	4608      	mov	r0, r1
 800bdbc:	4611      	mov	r1, r2
 800bdbe:	461a      	mov	r2, r3
 800bdc0:	4603      	mov	r3, r0
 800bdc2:	70fb      	strb	r3, [r7, #3]
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	70bb      	strb	r3, [r7, #2]
 800bdc8:	4613      	mov	r3, r2
 800bdca:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bdda:	78bb      	ldrb	r3, [r7, #2]
 800bddc:	883a      	ldrh	r2, [r7, #0]
 800bdde:	78f9      	ldrb	r1, [r7, #3]
 800bde0:	f7f8 f9a7 	bl	8004132 <HAL_PCD_EP_Open>
 800bde4:	4603      	mov	r3, r0
 800bde6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bde8:	7bfb      	ldrb	r3, [r7, #15]
 800bdea:	4618      	mov	r0, r3
 800bdec:	f000 f91c 	bl	800c028 <USBD_Get_USB_Status>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bdf4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bdf6:	4618      	mov	r0, r3
 800bdf8:	3710      	adds	r7, #16
 800bdfa:	46bd      	mov	sp, r7
 800bdfc:	bd80      	pop	{r7, pc}

0800bdfe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bdfe:	b580      	push	{r7, lr}
 800be00:	b084      	sub	sp, #16
 800be02:	af00      	add	r7, sp, #0
 800be04:	6078      	str	r0, [r7, #4]
 800be06:	460b      	mov	r3, r1
 800be08:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be0a:	2300      	movs	r3, #0
 800be0c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be0e:	2300      	movs	r3, #0
 800be10:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be18:	78fa      	ldrb	r2, [r7, #3]
 800be1a:	4611      	mov	r1, r2
 800be1c:	4618      	mov	r0, r3
 800be1e:	f7f8 f9f0 	bl	8004202 <HAL_PCD_EP_Close>
 800be22:	4603      	mov	r3, r0
 800be24:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be26:	7bfb      	ldrb	r3, [r7, #15]
 800be28:	4618      	mov	r0, r3
 800be2a:	f000 f8fd 	bl	800c028 <USBD_Get_USB_Status>
 800be2e:	4603      	mov	r3, r0
 800be30:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be32:	7bbb      	ldrb	r3, [r7, #14]
}
 800be34:	4618      	mov	r0, r3
 800be36:	3710      	adds	r7, #16
 800be38:	46bd      	mov	sp, r7
 800be3a:	bd80      	pop	{r7, pc}

0800be3c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b084      	sub	sp, #16
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	460b      	mov	r3, r1
 800be46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be48:	2300      	movs	r3, #0
 800be4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be4c:	2300      	movs	r3, #0
 800be4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be56:	78fa      	ldrb	r2, [r7, #3]
 800be58:	4611      	mov	r1, r2
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7f8 fac8 	bl	80043f0 <HAL_PCD_EP_SetStall>
 800be60:	4603      	mov	r3, r0
 800be62:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be64:	7bfb      	ldrb	r3, [r7, #15]
 800be66:	4618      	mov	r0, r3
 800be68:	f000 f8de 	bl	800c028 <USBD_Get_USB_Status>
 800be6c:	4603      	mov	r3, r0
 800be6e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be70:	7bbb      	ldrb	r3, [r7, #14]
}
 800be72:	4618      	mov	r0, r3
 800be74:	3710      	adds	r7, #16
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}

0800be7a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be7a:	b580      	push	{r7, lr}
 800be7c:	b084      	sub	sp, #16
 800be7e:	af00      	add	r7, sp, #0
 800be80:	6078      	str	r0, [r7, #4]
 800be82:	460b      	mov	r3, r1
 800be84:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be86:	2300      	movs	r3, #0
 800be88:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be8a:	2300      	movs	r3, #0
 800be8c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800be94:	78fa      	ldrb	r2, [r7, #3]
 800be96:	4611      	mov	r1, r2
 800be98:	4618      	mov	r0, r3
 800be9a:	f7f8 fb0d 	bl	80044b8 <HAL_PCD_EP_ClrStall>
 800be9e:	4603      	mov	r3, r0
 800bea0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bea2:	7bfb      	ldrb	r3, [r7, #15]
 800bea4:	4618      	mov	r0, r3
 800bea6:	f000 f8bf 	bl	800c028 <USBD_Get_USB_Status>
 800beaa:	4603      	mov	r3, r0
 800beac:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800beae:	7bbb      	ldrb	r3, [r7, #14]
}
 800beb0:	4618      	mov	r0, r3
 800beb2:	3710      	adds	r7, #16
 800beb4:	46bd      	mov	sp, r7
 800beb6:	bd80      	pop	{r7, pc}

0800beb8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800beb8:	b480      	push	{r7}
 800beba:	b085      	sub	sp, #20
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	6078      	str	r0, [r7, #4]
 800bec0:	460b      	mov	r3, r1
 800bec2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800beca:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800becc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	da0b      	bge.n	800beec <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bed4:	78fb      	ldrb	r3, [r7, #3]
 800bed6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800beda:	68f9      	ldr	r1, [r7, #12]
 800bedc:	4613      	mov	r3, r2
 800bede:	00db      	lsls	r3, r3, #3
 800bee0:	4413      	add	r3, r2
 800bee2:	009b      	lsls	r3, r3, #2
 800bee4:	440b      	add	r3, r1
 800bee6:	333e      	adds	r3, #62	@ 0x3e
 800bee8:	781b      	ldrb	r3, [r3, #0]
 800beea:	e00b      	b.n	800bf04 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800beec:	78fb      	ldrb	r3, [r7, #3]
 800beee:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800bef2:	68f9      	ldr	r1, [r7, #12]
 800bef4:	4613      	mov	r3, r2
 800bef6:	00db      	lsls	r3, r3, #3
 800bef8:	4413      	add	r3, r2
 800befa:	009b      	lsls	r3, r3, #2
 800befc:	440b      	add	r3, r1
 800befe:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800bf02:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bf04:	4618      	mov	r0, r3
 800bf06:	3714      	adds	r7, #20
 800bf08:	46bd      	mov	sp, r7
 800bf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf0e:	4770      	bx	lr

0800bf10 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
 800bf18:	460b      	mov	r3, r1
 800bf1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf20:	2300      	movs	r3, #0
 800bf22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bf2a:	78fa      	ldrb	r2, [r7, #3]
 800bf2c:	4611      	mov	r1, r2
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f7f8 f8da 	bl	80040e8 <HAL_PCD_SetAddress>
 800bf34:	4603      	mov	r3, r0
 800bf36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf38:	7bfb      	ldrb	r3, [r7, #15]
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f000 f874 	bl	800c028 <USBD_Get_USB_Status>
 800bf40:	4603      	mov	r3, r0
 800bf42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf44:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b086      	sub	sp, #24
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	60f8      	str	r0, [r7, #12]
 800bf56:	607a      	str	r2, [r7, #4]
 800bf58:	603b      	str	r3, [r7, #0]
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf5e:	2300      	movs	r3, #0
 800bf60:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf62:	2300      	movs	r3, #0
 800bf64:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bf6c:	7af9      	ldrb	r1, [r7, #11]
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	687a      	ldr	r2, [r7, #4]
 800bf72:	f7f8 f9f3 	bl	800435c <HAL_PCD_EP_Transmit>
 800bf76:	4603      	mov	r3, r0
 800bf78:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf7a:	7dfb      	ldrb	r3, [r7, #23]
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f000 f853 	bl	800c028 <USBD_Get_USB_Status>
 800bf82:	4603      	mov	r3, r0
 800bf84:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bf86:	7dbb      	ldrb	r3, [r7, #22]
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3718      	adds	r7, #24
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800bf90:	b580      	push	{r7, lr}
 800bf92:	b086      	sub	sp, #24
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	60f8      	str	r0, [r7, #12]
 800bf98:	607a      	str	r2, [r7, #4]
 800bf9a:	603b      	str	r3, [r7, #0]
 800bf9c:	460b      	mov	r3, r1
 800bf9e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800bfa8:	68fb      	ldr	r3, [r7, #12]
 800bfaa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800bfae:	7af9      	ldrb	r1, [r7, #11]
 800bfb0:	683b      	ldr	r3, [r7, #0]
 800bfb2:	687a      	ldr	r2, [r7, #4]
 800bfb4:	f7f8 f96f 	bl	8004296 <HAL_PCD_EP_Receive>
 800bfb8:	4603      	mov	r3, r0
 800bfba:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfbc:	7dfb      	ldrb	r3, [r7, #23]
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	f000 f832 	bl	800c028 <USBD_Get_USB_Status>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800bfc8:	7dbb      	ldrb	r3, [r7, #22]
}
 800bfca:	4618      	mov	r0, r3
 800bfcc:	3718      	adds	r7, #24
 800bfce:	46bd      	mov	sp, r7
 800bfd0:	bd80      	pop	{r7, pc}

0800bfd2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfd2:	b580      	push	{r7, lr}
 800bfd4:	b082      	sub	sp, #8
 800bfd6:	af00      	add	r7, sp, #0
 800bfd8:	6078      	str	r0, [r7, #4]
 800bfda:	460b      	mov	r3, r1
 800bfdc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfe4:	78fa      	ldrb	r2, [r7, #3]
 800bfe6:	4611      	mov	r1, r2
 800bfe8:	4618      	mov	r0, r3
 800bfea:	f7f8 f99f 	bl	800432c <HAL_PCD_EP_GetRxCount>
 800bfee:	4603      	mov	r3, r0
}
 800bff0:	4618      	mov	r0, r3
 800bff2:	3708      	adds	r7, #8
 800bff4:	46bd      	mov	sp, r7
 800bff6:	bd80      	pop	{r7, pc}

0800bff8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800bff8:	b480      	push	{r7}
 800bffa:	b083      	sub	sp, #12
 800bffc:	af00      	add	r7, sp, #0
 800bffe:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c000:	4b03      	ldr	r3, [pc, #12]	@ (800c010 <USBD_static_malloc+0x18>)
}
 800c002:	4618      	mov	r0, r3
 800c004:	370c      	adds	r7, #12
 800c006:	46bd      	mov	sp, r7
 800c008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c00c:	4770      	bx	lr
 800c00e:	bf00      	nop
 800c010:	20001b38 	.word	0x20001b38

0800c014 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]

}
 800c01c:	bf00      	nop
 800c01e:	370c      	adds	r7, #12
 800c020:	46bd      	mov	sp, r7
 800c022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c026:	4770      	bx	lr

0800c028 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c028:	b480      	push	{r7}
 800c02a:	b085      	sub	sp, #20
 800c02c:	af00      	add	r7, sp, #0
 800c02e:	4603      	mov	r3, r0
 800c030:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c032:	2300      	movs	r3, #0
 800c034:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c036:	79fb      	ldrb	r3, [r7, #7]
 800c038:	2b03      	cmp	r3, #3
 800c03a:	d817      	bhi.n	800c06c <USBD_Get_USB_Status+0x44>
 800c03c:	a201      	add	r2, pc, #4	@ (adr r2, 800c044 <USBD_Get_USB_Status+0x1c>)
 800c03e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c042:	bf00      	nop
 800c044:	0800c055 	.word	0x0800c055
 800c048:	0800c05b 	.word	0x0800c05b
 800c04c:	0800c061 	.word	0x0800c061
 800c050:	0800c067 	.word	0x0800c067
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c054:	2300      	movs	r3, #0
 800c056:	73fb      	strb	r3, [r7, #15]
    break;
 800c058:	e00b      	b.n	800c072 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c05a:	2303      	movs	r3, #3
 800c05c:	73fb      	strb	r3, [r7, #15]
    break;
 800c05e:	e008      	b.n	800c072 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c060:	2301      	movs	r3, #1
 800c062:	73fb      	strb	r3, [r7, #15]
    break;
 800c064:	e005      	b.n	800c072 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c066:	2303      	movs	r3, #3
 800c068:	73fb      	strb	r3, [r7, #15]
    break;
 800c06a:	e002      	b.n	800c072 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c06c:	2303      	movs	r3, #3
 800c06e:	73fb      	strb	r3, [r7, #15]
    break;
 800c070:	bf00      	nop
  }
  return usb_status;
 800c072:	7bfb      	ldrb	r3, [r7, #15]
}
 800c074:	4618      	mov	r0, r3
 800c076:	3714      	adds	r7, #20
 800c078:	46bd      	mov	sp, r7
 800c07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07e:	4770      	bx	lr

0800c080 <led_off>:
uint8_t gl_loading_bar_stop_flag = 0;



void led_off()
{
 800c080:	b580      	push	{r7, lr}
 800c082:	af00      	add	r7, sp, #0
	//HAL_GPIO_WritePin(LED_ANOD_GPIO_Port, LED_ANOD_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c084:	2201      	movs	r2, #1
 800c086:	2104      	movs	r1, #4
 800c088:	4827      	ldr	r0, [pc, #156]	@ (800c128 <led_off+0xa8>)
 800c08a:	f7f6 fdb1 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_SET);
 800c08e:	2201      	movs	r2, #1
 800c090:	2120      	movs	r1, #32
 800c092:	4825      	ldr	r0, [pc, #148]	@ (800c128 <led_off+0xa8>)
 800c094:	f7f6 fdac 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_SET);
 800c098:	2201      	movs	r2, #1
 800c09a:	2110      	movs	r1, #16
 800c09c:	4823      	ldr	r0, [pc, #140]	@ (800c12c <led_off+0xac>)
 800c09e:	f7f6 fda7 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_3_GPIO_Port, LED_BLUE_3_Pin, GPIO_PIN_SET);
 800c0a2:	2201      	movs	r2, #1
 800c0a4:	2180      	movs	r1, #128	@ 0x80
 800c0a6:	4821      	ldr	r0, [pc, #132]	@ (800c12c <led_off+0xac>)
 800c0a8:	f7f6 fda2 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_BLUE_4_GPIO_Port, LED_BLUE_4_Pin, GPIO_PIN_SET);
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c0b2:	481e      	ldr	r0, [pc, #120]	@ (800c12c <led_off+0xac>)
 800c0b4:	f7f6 fd9c 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c0be:	481a      	ldr	r0, [pc, #104]	@ (800c128 <led_off+0xa8>)
 800c0c0:	f7f6 fd96 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 800c0c4:	2201      	movs	r2, #1
 800c0c6:	2108      	movs	r1, #8
 800c0c8:	4817      	ldr	r0, [pc, #92]	@ (800c128 <led_off+0xa8>)
 800c0ca:	f7f6 fd91 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	2101      	movs	r1, #1
 800c0d2:	4816      	ldr	r0, [pc, #88]	@ (800c12c <led_off+0xac>)
 800c0d4:	f7f6 fd8c 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_3_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_SET);
 800c0d8:	2201      	movs	r2, #1
 800c0da:	2120      	movs	r1, #32
 800c0dc:	4813      	ldr	r0, [pc, #76]	@ (800c12c <led_off+0xac>)
 800c0de:	f7f6 fd87 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_RED_4_GPIO_Port, LED_RED_4_Pin, GPIO_PIN_SET);
 800c0e2:	2201      	movs	r2, #1
 800c0e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c0e8:	4810      	ldr	r0, [pc, #64]	@ (800c12c <led_off+0xac>)
 800c0ea:	f7f6 fd81 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	2102      	movs	r1, #2
 800c0f2:	480d      	ldr	r0, [pc, #52]	@ (800c128 <led_off+0xa8>)
 800c0f4:	f7f6 fd7c 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	2110      	movs	r1, #16
 800c0fc:	480a      	ldr	r0, [pc, #40]	@ (800c128 <led_off+0xa8>)
 800c0fe:	f7f6 fd77 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 800c102:	2201      	movs	r2, #1
 800c104:	2102      	movs	r1, #2
 800c106:	4809      	ldr	r0, [pc, #36]	@ (800c12c <led_off+0xac>)
 800c108:	f7f6 fd72 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_3_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_SET);
 800c10c:	2201      	movs	r2, #1
 800c10e:	2140      	movs	r1, #64	@ 0x40
 800c110:	4806      	ldr	r0, [pc, #24]	@ (800c12c <led_off+0xac>)
 800c112:	f7f6 fd6d 	bl	8002bf0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN_4_GPIO_Port, LED_GREEN_4_Pin, GPIO_PIN_SET);
 800c116:	2201      	movs	r2, #1
 800c118:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c11c:	4803      	ldr	r0, [pc, #12]	@ (800c12c <led_off+0xac>)
 800c11e:	f7f6 fd67 	bl	8002bf0 <HAL_GPIO_WritePin>
};
 800c122:	bf00      	nop
 800c124:	bd80      	pop	{r7, pc}
 800c126:	bf00      	nop
 800c128:	40020400 	.word	0x40020400
 800c12c:	40020800 	.word	0x40020800

0800c130 <led_measuring_results_reflection>:
	HAL_GPIO_WritePin(LED_GREEN_3_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(LED_GREEN_4_GPIO_Port, LED_GREEN_4_Pin, GPIO_PIN_RESET);
};

void led_measuring_results_reflection(uint8_t status) //conduct or acidity measuarement result
{
 800c130:	b580      	push	{r7, lr}
 800c132:	b082      	sub	sp, #8
 800c134:	af00      	add	r7, sp, #0
 800c136:	4603      	mov	r3, r0
 800c138:	71fb      	strb	r3, [r7, #7]

	led_off();
 800c13a:	f7ff ffa1 	bl	800c080 <led_off>



	if(status == MEAS_RESULTS_IS_GOOD)
 800c13e:	79fb      	ldrb	r3, [r7, #7]
 800c140:	2b01      	cmp	r3, #1
 800c142:	d11a      	bne.n	800c17a <led_measuring_results_reflection+0x4a>
	{
		HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c144:	2200      	movs	r2, #0
 800c146:	2102      	movs	r1, #2
 800c148:	4839      	ldr	r0, [pc, #228]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c14a:	f7f6 fd51 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c14e:	2200      	movs	r2, #0
 800c150:	2110      	movs	r1, #16
 800c152:	4837      	ldr	r0, [pc, #220]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c154:	f7f6 fd4c 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_RESET);
 800c158:	2200      	movs	r2, #0
 800c15a:	2102      	movs	r1, #2
 800c15c:	4835      	ldr	r0, [pc, #212]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c15e:	f7f6 fd47 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_RESET);
 800c162:	2200      	movs	r2, #0
 800c164:	2140      	movs	r1, #64	@ 0x40
 800c166:	4833      	ldr	r0, [pc, #204]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c168:	f7f6 fd42 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_4_GPIO_Port, LED_GREEN_4_Pin, GPIO_PIN_RESET);
 800c16c:	2200      	movs	r2, #0
 800c16e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c172:	4830      	ldr	r0, [pc, #192]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c174:	f7f6 fd3c 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(LED_RED_4_GPIO_Port, LED_RED_4_Pin, GPIO_PIN_RESET);
	}

}
 800c178:	e056      	b.n	800c228 <led_measuring_results_reflection+0xf8>
	else if(status == MEAS_RESULTS_IS_MEDIUM)
 800c17a:	79fb      	ldrb	r3, [r7, #7]
 800c17c:	2b02      	cmp	r3, #2
 800c17e:	d135      	bne.n	800c1ec <led_measuring_results_reflection+0xbc>
		HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c180:	2200      	movs	r2, #0
 800c182:	2102      	movs	r1, #2
 800c184:	482a      	ldr	r0, [pc, #168]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c186:	f7f6 fd33 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c18a:	2200      	movs	r2, #0
 800c18c:	2110      	movs	r1, #16
 800c18e:	4828      	ldr	r0, [pc, #160]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c190:	f7f6 fd2e 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_RESET);
 800c194:	2200      	movs	r2, #0
 800c196:	2102      	movs	r1, #2
 800c198:	4826      	ldr	r0, [pc, #152]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c19a:	f7f6 fd29 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_RESET);
 800c19e:	2200      	movs	r2, #0
 800c1a0:	2140      	movs	r1, #64	@ 0x40
 800c1a2:	4824      	ldr	r0, [pc, #144]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c1a4:	f7f6 fd24 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN_4_GPIO_Port, LED_GREEN_4_Pin, GPIO_PIN_RESET);
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c1ae:	4821      	ldr	r0, [pc, #132]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c1b0:	f7f6 fd1e 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c1b4:	2200      	movs	r2, #0
 800c1b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c1ba:	481d      	ldr	r0, [pc, #116]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c1bc:	f7f6 fd18 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c1c0:	2200      	movs	r2, #0
 800c1c2:	2108      	movs	r1, #8
 800c1c4:	481a      	ldr	r0, [pc, #104]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c1c6:	f7f6 fd13 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
 800c1ca:	2200      	movs	r2, #0
 800c1cc:	2101      	movs	r1, #1
 800c1ce:	4819      	ldr	r0, [pc, #100]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c1d0:	f7f6 fd0e 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_RESET);
 800c1d4:	2200      	movs	r2, #0
 800c1d6:	2120      	movs	r1, #32
 800c1d8:	4816      	ldr	r0, [pc, #88]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c1da:	f7f6 fd09 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_4_GPIO_Port, LED_RED_4_Pin, GPIO_PIN_RESET);
 800c1de:	2200      	movs	r2, #0
 800c1e0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c1e4:	4813      	ldr	r0, [pc, #76]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c1e6:	f7f6 fd03 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800c1ea:	e01d      	b.n	800c228 <led_measuring_results_reflection+0xf8>
	else if(status == MEAS_RESULTS_IS_BAD)
 800c1ec:	79fb      	ldrb	r3, [r7, #7]
 800c1ee:	2b03      	cmp	r3, #3
 800c1f0:	d11a      	bne.n	800c228 <led_measuring_results_reflection+0xf8>
		HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c1f2:	2200      	movs	r2, #0
 800c1f4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c1f8:	480d      	ldr	r0, [pc, #52]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c1fa:	f7f6 fcf9 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c1fe:	2200      	movs	r2, #0
 800c200:	2108      	movs	r1, #8
 800c202:	480b      	ldr	r0, [pc, #44]	@ (800c230 <led_measuring_results_reflection+0x100>)
 800c204:	f7f6 fcf4 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
 800c208:	2200      	movs	r2, #0
 800c20a:	2101      	movs	r1, #1
 800c20c:	4809      	ldr	r0, [pc, #36]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c20e:	f7f6 fcef 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_RESET);
 800c212:	2200      	movs	r2, #0
 800c214:	2120      	movs	r1, #32
 800c216:	4807      	ldr	r0, [pc, #28]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c218:	f7f6 fcea 	bl	8002bf0 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED_4_GPIO_Port, LED_RED_4_Pin, GPIO_PIN_RESET);
 800c21c:	2200      	movs	r2, #0
 800c21e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c222:	4804      	ldr	r0, [pc, #16]	@ (800c234 <led_measuring_results_reflection+0x104>)
 800c224:	f7f6 fce4 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800c228:	bf00      	nop
 800c22a:	3708      	adds	r7, #8
 800c22c:	46bd      	mov	sp, r7
 800c22e:	bd80      	pop	{r7, pc}
 800c230:	40020400 	.word	0x40020400
 800c234:	40020800 	.word	0x40020800

0800c238 <led_accumulation>:

void led_accumulation()
{
 800c238:	b580      	push	{r7, lr}
 800c23a:	af00      	add	r7, sp, #0



	if(gl_int_5hz_tim2)
 800c23c:	4bc0      	ldr	r3, [pc, #768]	@ (800c540 <led_accumulation+0x308>)
 800c23e:	781b      	ldrb	r3, [r3, #0]
 800c240:	2b00      	cmp	r3, #0
 800c242:	f000 8212 	beq.w	800c66a <led_accumulation+0x432>
	{
		HAL_TIM_Base_Start_IT(&htim2);
 800c246:	48bf      	ldr	r0, [pc, #764]	@ (800c544 <led_accumulation+0x30c>)
 800c248:	f7fa fb18 	bl	800687c <HAL_TIM_Base_Start_IT>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800c24c:	2108      	movs	r1, #8
 800c24e:	48bd      	ldr	r0, [pc, #756]	@ (800c544 <led_accumulation+0x30c>)
 800c250:	f7fa fbfe 	bl	8006a50 <HAL_TIM_PWM_Start>
		TIM2->CCR3 = 350;
 800c254:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c258:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800c25c:	63da      	str	r2, [r3, #60]	@ 0x3c
		gl_int_5hz_tim2 = 0;
 800c25e:	4bb8      	ldr	r3, [pc, #736]	@ (800c540 <led_accumulation+0x308>)
 800c260:	2200      	movs	r2, #0
 800c262:	701a      	strb	r2, [r3, #0]

		if(gl_led_increment < 15 && gl_led_increment > 0)
 800c264:	4bb8      	ldr	r3, [pc, #736]	@ (800c548 <led_accumulation+0x310>)
 800c266:	781b      	ldrb	r3, [r3, #0]
 800c268:	2b0e      	cmp	r3, #14
 800c26a:	d809      	bhi.n	800c280 <led_accumulation+0x48>
 800c26c:	4bb6      	ldr	r3, [pc, #728]	@ (800c548 <led_accumulation+0x310>)
 800c26e:	781b      	ldrb	r3, [r3, #0]
 800c270:	2b00      	cmp	r3, #0
 800c272:	d005      	beq.n	800c280 <led_accumulation+0x48>
		{
			gl_led_increment++;
 800c274:	4bb4      	ldr	r3, [pc, #720]	@ (800c548 <led_accumulation+0x310>)
 800c276:	781b      	ldrb	r3, [r3, #0]
 800c278:	3301      	adds	r3, #1
 800c27a:	b2da      	uxtb	r2, r3
 800c27c:	4bb2      	ldr	r3, [pc, #712]	@ (800c548 <led_accumulation+0x310>)
 800c27e:	701a      	strb	r2, [r3, #0]
		}

		switch(gl_led_increment)
 800c280:	4bb1      	ldr	r3, [pc, #708]	@ (800c548 <led_accumulation+0x310>)
 800c282:	781b      	ldrb	r3, [r3, #0]
 800c284:	2b0f      	cmp	r3, #15
 800c286:	f200 81f0 	bhi.w	800c66a <led_accumulation+0x432>
 800c28a:	a201      	add	r2, pc, #4	@ (adr r2, 800c290 <led_accumulation+0x58>)
 800c28c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c290:	0800c2d1 	.word	0x0800c2d1
 800c294:	0800c66b 	.word	0x0800c66b
 800c298:	0800c2e3 	.word	0x0800c2e3
 800c29c:	0800c305 	.word	0x0800c305
 800c2a0:	0800c345 	.word	0x0800c345
 800c2a4:	0800c383 	.word	0x0800c383
 800c2a8:	0800c3e1 	.word	0x0800c3e1
 800c2ac:	0800c463 	.word	0x0800c463
 800c2b0:	0800c4a1 	.word	0x0800c4a1
 800c2b4:	0800c4ff 	.word	0x0800c4ff
 800c2b8:	0800c555 	.word	0x0800c555
 800c2bc:	0800c593 	.word	0x0800c593
 800c2c0:	0800c5b5 	.word	0x0800c5b5
 800c2c4:	0800c5f5 	.word	0x0800c5f5
 800c2c8:	0800c635 	.word	0x0800c635
 800c2cc:	0800c657 	.word	0x0800c657
		{
		case 0:

			led_off();
 800c2d0:	f7ff fed6 	bl	800c080 <led_off>
			gl_led_increment++;
 800c2d4:	4b9c      	ldr	r3, [pc, #624]	@ (800c548 <led_accumulation+0x310>)
 800c2d6:	781b      	ldrb	r3, [r3, #0]
 800c2d8:	3301      	adds	r3, #1
 800c2da:	b2da      	uxtb	r2, r3
 800c2dc:	4b9a      	ldr	r3, [pc, #616]	@ (800c548 <led_accumulation+0x310>)
 800c2de:	701a      	strb	r2, [r3, #0]
			break;
 800c2e0:	e1c3      	b.n	800c66a <led_accumulation+0x432>
		case 2:


			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_RESET);
 800c2e2:	2200      	movs	r2, #0
 800c2e4:	2104      	movs	r1, #4
 800c2e6:	4899      	ldr	r0, [pc, #612]	@ (800c54c <led_accumulation+0x314>)
 800c2e8:	f7f6 fc82 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c2f2:	4896      	ldr	r0, [pc, #600]	@ (800c54c <led_accumulation+0x314>)
 800c2f4:	f7f6 fc7c 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	2102      	movs	r1, #2
 800c2fc:	4893      	ldr	r0, [pc, #588]	@ (800c54c <led_accumulation+0x314>)
 800c2fe:	f7f6 fc77 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c302:	e1b2      	b.n	800c66a <led_accumulation+0x432>
		case 3:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c304:	2201      	movs	r2, #1
 800c306:	2104      	movs	r1, #4
 800c308:	4890      	ldr	r0, [pc, #576]	@ (800c54c <led_accumulation+0x314>)
 800c30a:	f7f6 fc71 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c30e:	2201      	movs	r2, #1
 800c310:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c314:	488d      	ldr	r0, [pc, #564]	@ (800c54c <led_accumulation+0x314>)
 800c316:	f7f6 fc6b 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c31a:	2201      	movs	r2, #1
 800c31c:	2102      	movs	r1, #2
 800c31e:	488b      	ldr	r0, [pc, #556]	@ (800c54c <led_accumulation+0x314>)
 800c320:	f7f6 fc66 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_RESET);
 800c324:	2200      	movs	r2, #0
 800c326:	2120      	movs	r1, #32
 800c328:	4888      	ldr	r0, [pc, #544]	@ (800c54c <led_accumulation+0x314>)
 800c32a:	f7f6 fc61 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c32e:	2200      	movs	r2, #0
 800c330:	2108      	movs	r1, #8
 800c332:	4886      	ldr	r0, [pc, #536]	@ (800c54c <led_accumulation+0x314>)
 800c334:	f7f6 fc5c 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c338:	2200      	movs	r2, #0
 800c33a:	2110      	movs	r1, #16
 800c33c:	4883      	ldr	r0, [pc, #524]	@ (800c54c <led_accumulation+0x314>)
 800c33e:	f7f6 fc57 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c342:	e192      	b.n	800c66a <led_accumulation+0x432>
		case 4:
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_SET);
 800c344:	2201      	movs	r2, #1
 800c346:	2120      	movs	r1, #32
 800c348:	4880      	ldr	r0, [pc, #512]	@ (800c54c <led_accumulation+0x314>)
 800c34a:	f7f6 fc51 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 800c34e:	2201      	movs	r2, #1
 800c350:	2108      	movs	r1, #8
 800c352:	487e      	ldr	r0, [pc, #504]	@ (800c54c <led_accumulation+0x314>)
 800c354:	f7f6 fc4c 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 800c358:	2201      	movs	r2, #1
 800c35a:	2110      	movs	r1, #16
 800c35c:	487b      	ldr	r0, [pc, #492]	@ (800c54c <led_accumulation+0x314>)
 800c35e:	f7f6 fc47 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_RESET);
 800c362:	2200      	movs	r2, #0
 800c364:	2110      	movs	r1, #16
 800c366:	487a      	ldr	r0, [pc, #488]	@ (800c550 <led_accumulation+0x318>)
 800c368:	f7f6 fc42 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
 800c36c:	2200      	movs	r2, #0
 800c36e:	2101      	movs	r1, #1
 800c370:	4877      	ldr	r0, [pc, #476]	@ (800c550 <led_accumulation+0x318>)
 800c372:	f7f6 fc3d 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_RESET);
 800c376:	2200      	movs	r2, #0
 800c378:	2102      	movs	r1, #2
 800c37a:	4875      	ldr	r0, [pc, #468]	@ (800c550 <led_accumulation+0x318>)
 800c37c:	f7f6 fc38 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c380:	e173      	b.n	800c66a <led_accumulation+0x432>
		case 5:
			HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_SET);
 800c382:	2201      	movs	r2, #1
 800c384:	2110      	movs	r1, #16
 800c386:	4872      	ldr	r0, [pc, #456]	@ (800c550 <led_accumulation+0x318>)
 800c388:	f7f6 fc32 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 800c38c:	2201      	movs	r2, #1
 800c38e:	2101      	movs	r1, #1
 800c390:	486f      	ldr	r0, [pc, #444]	@ (800c550 <led_accumulation+0x318>)
 800c392:	f7f6 fc2d 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 800c396:	2201      	movs	r2, #1
 800c398:	2102      	movs	r1, #2
 800c39a:	486d      	ldr	r0, [pc, #436]	@ (800c550 <led_accumulation+0x318>)
 800c39c:	f7f6 fc28 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_3_GPIO_Port, LED_BLUE_3_Pin, GPIO_PIN_RESET);
 800c3a0:	2200      	movs	r2, #0
 800c3a2:	2180      	movs	r1, #128	@ 0x80
 800c3a4:	486a      	ldr	r0, [pc, #424]	@ (800c550 <led_accumulation+0x318>)
 800c3a6:	f7f6 fc23 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_3_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_RESET);
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	2120      	movs	r1, #32
 800c3ae:	4868      	ldr	r0, [pc, #416]	@ (800c550 <led_accumulation+0x318>)
 800c3b0:	f7f6 fc1e 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_3_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_RESET);
 800c3b4:	2200      	movs	r2, #0
 800c3b6:	2140      	movs	r1, #64	@ 0x40
 800c3b8:	4865      	ldr	r0, [pc, #404]	@ (800c550 <led_accumulation+0x318>)
 800c3ba:	f7f6 fc19 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_RESET);
 800c3be:	2200      	movs	r2, #0
 800c3c0:	2104      	movs	r1, #4
 800c3c2:	4862      	ldr	r0, [pc, #392]	@ (800c54c <led_accumulation+0x314>)
 800c3c4:	f7f6 fc14 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c3c8:	2200      	movs	r2, #0
 800c3ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c3ce:	485f      	ldr	r0, [pc, #380]	@ (800c54c <led_accumulation+0x314>)
 800c3d0:	f7f6 fc0e 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	2102      	movs	r1, #2
 800c3d8:	485c      	ldr	r0, [pc, #368]	@ (800c54c <led_accumulation+0x314>)
 800c3da:	f7f6 fc09 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c3de:	e144      	b.n	800c66a <led_accumulation+0x432>
		case 6:
			HAL_GPIO_WritePin(LED_BLUE_3_GPIO_Port, LED_BLUE_3_Pin, GPIO_PIN_SET);
 800c3e0:	2201      	movs	r2, #1
 800c3e2:	2180      	movs	r1, #128	@ 0x80
 800c3e4:	485a      	ldr	r0, [pc, #360]	@ (800c550 <led_accumulation+0x318>)
 800c3e6:	f7f6 fc03 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_3_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_SET);
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	2120      	movs	r1, #32
 800c3ee:	4858      	ldr	r0, [pc, #352]	@ (800c550 <led_accumulation+0x318>)
 800c3f0:	f7f6 fbfe 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_3_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_SET);
 800c3f4:	2201      	movs	r2, #1
 800c3f6:	2140      	movs	r1, #64	@ 0x40
 800c3f8:	4855      	ldr	r0, [pc, #340]	@ (800c550 <led_accumulation+0x318>)
 800c3fa:	f7f6 fbf9 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_4_GPIO_Port, LED_BLUE_4_Pin, GPIO_PIN_RESET);
 800c3fe:	2200      	movs	r2, #0
 800c400:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800c404:	4852      	ldr	r0, [pc, #328]	@ (800c550 <led_accumulation+0x318>)
 800c406:	f7f6 fbf3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_4_GPIO_Port, LED_RED_4_Pin, GPIO_PIN_RESET);
 800c40a:	2200      	movs	r2, #0
 800c40c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c410:	484f      	ldr	r0, [pc, #316]	@ (800c550 <led_accumulation+0x318>)
 800c412:	f7f6 fbed 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_4_GPIO_Port, LED_GREEN_4_Pin, GPIO_PIN_RESET);
 800c416:	2200      	movs	r2, #0
 800c418:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800c41c:	484c      	ldr	r0, [pc, #304]	@ (800c550 <led_accumulation+0x318>)
 800c41e:	f7f6 fbe7 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_RESET);
 800c422:	2200      	movs	r2, #0
 800c424:	2120      	movs	r1, #32
 800c426:	4849      	ldr	r0, [pc, #292]	@ (800c54c <led_accumulation+0x314>)
 800c428:	f7f6 fbe2 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c42c:	2200      	movs	r2, #0
 800c42e:	2108      	movs	r1, #8
 800c430:	4846      	ldr	r0, [pc, #280]	@ (800c54c <led_accumulation+0x314>)
 800c432:	f7f6 fbdd 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c436:	2200      	movs	r2, #0
 800c438:	2110      	movs	r1, #16
 800c43a:	4844      	ldr	r0, [pc, #272]	@ (800c54c <led_accumulation+0x314>)
 800c43c:	f7f6 fbd8 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c440:	2201      	movs	r2, #1
 800c442:	2104      	movs	r1, #4
 800c444:	4841      	ldr	r0, [pc, #260]	@ (800c54c <led_accumulation+0x314>)
 800c446:	f7f6 fbd3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c44a:	2201      	movs	r2, #1
 800c44c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c450:	483e      	ldr	r0, [pc, #248]	@ (800c54c <led_accumulation+0x314>)
 800c452:	f7f6 fbcd 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c456:	2201      	movs	r2, #1
 800c458:	2102      	movs	r1, #2
 800c45a:	483c      	ldr	r0, [pc, #240]	@ (800c54c <led_accumulation+0x314>)
 800c45c:	f7f6 fbc8 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c460:	e103      	b.n	800c66a <led_accumulation+0x432>
		case 7:

			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_SET);
 800c462:	2201      	movs	r2, #1
 800c464:	2120      	movs	r1, #32
 800c466:	4839      	ldr	r0, [pc, #228]	@ (800c54c <led_accumulation+0x314>)
 800c468:	f7f6 fbc2 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 800c46c:	2201      	movs	r2, #1
 800c46e:	2108      	movs	r1, #8
 800c470:	4836      	ldr	r0, [pc, #216]	@ (800c54c <led_accumulation+0x314>)
 800c472:	f7f6 fbbd 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 800c476:	2201      	movs	r2, #1
 800c478:	2110      	movs	r1, #16
 800c47a:	4834      	ldr	r0, [pc, #208]	@ (800c54c <led_accumulation+0x314>)
 800c47c:	f7f6 fbb8 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_RESET);
 800c480:	2200      	movs	r2, #0
 800c482:	2110      	movs	r1, #16
 800c484:	4832      	ldr	r0, [pc, #200]	@ (800c550 <led_accumulation+0x318>)
 800c486:	f7f6 fbb3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
 800c48a:	2200      	movs	r2, #0
 800c48c:	2101      	movs	r1, #1
 800c48e:	4830      	ldr	r0, [pc, #192]	@ (800c550 <led_accumulation+0x318>)
 800c490:	f7f6 fbae 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_RESET);
 800c494:	2200      	movs	r2, #0
 800c496:	2102      	movs	r1, #2
 800c498:	482d      	ldr	r0, [pc, #180]	@ (800c550 <led_accumulation+0x318>)
 800c49a:	f7f6 fba9 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c49e:	e0e4      	b.n	800c66a <led_accumulation+0x432>
		case 8:
			HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_SET);
 800c4a0:	2201      	movs	r2, #1
 800c4a2:	2110      	movs	r1, #16
 800c4a4:	482a      	ldr	r0, [pc, #168]	@ (800c550 <led_accumulation+0x318>)
 800c4a6:	f7f6 fba3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_SET);
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	2101      	movs	r1, #1
 800c4ae:	4828      	ldr	r0, [pc, #160]	@ (800c550 <led_accumulation+0x318>)
 800c4b0:	f7f6 fb9e 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_SET);
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	2102      	movs	r1, #2
 800c4b8:	4825      	ldr	r0, [pc, #148]	@ (800c550 <led_accumulation+0x318>)
 800c4ba:	f7f6 fb99 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_3_GPIO_Port, LED_BLUE_3_Pin, GPIO_PIN_RESET);
 800c4be:	2200      	movs	r2, #0
 800c4c0:	2180      	movs	r1, #128	@ 0x80
 800c4c2:	4823      	ldr	r0, [pc, #140]	@ (800c550 <led_accumulation+0x318>)
 800c4c4:	f7f6 fb94 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_3_GPIO_Port, LED_RED_3_Pin, GPIO_PIN_RESET);
 800c4c8:	2200      	movs	r2, #0
 800c4ca:	2120      	movs	r1, #32
 800c4cc:	4820      	ldr	r0, [pc, #128]	@ (800c550 <led_accumulation+0x318>)
 800c4ce:	f7f6 fb8f 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_3_GPIO_Port, LED_GREEN_3_Pin, GPIO_PIN_RESET);
 800c4d2:	2200      	movs	r2, #0
 800c4d4:	2140      	movs	r1, #64	@ 0x40
 800c4d6:	481e      	ldr	r0, [pc, #120]	@ (800c550 <led_accumulation+0x318>)
 800c4d8:	f7f6 fb8a 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_RESET);
 800c4dc:	2200      	movs	r2, #0
 800c4de:	2104      	movs	r1, #4
 800c4e0:	481a      	ldr	r0, [pc, #104]	@ (800c54c <led_accumulation+0x314>)
 800c4e2:	f7f6 fb85 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c4e6:	2200      	movs	r2, #0
 800c4e8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c4ec:	4817      	ldr	r0, [pc, #92]	@ (800c54c <led_accumulation+0x314>)
 800c4ee:	f7f6 fb7f 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c4f2:	2200      	movs	r2, #0
 800c4f4:	2102      	movs	r1, #2
 800c4f6:	4815      	ldr	r0, [pc, #84]	@ (800c54c <led_accumulation+0x314>)
 800c4f8:	f7f6 fb7a 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c4fc:	e0b5      	b.n	800c66a <led_accumulation+0x432>
		case 9:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c4fe:	2201      	movs	r2, #1
 800c500:	2104      	movs	r1, #4
 800c502:	4812      	ldr	r0, [pc, #72]	@ (800c54c <led_accumulation+0x314>)
 800c504:	f7f6 fb74 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c508:	2201      	movs	r2, #1
 800c50a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c50e:	480f      	ldr	r0, [pc, #60]	@ (800c54c <led_accumulation+0x314>)
 800c510:	f7f6 fb6e 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c514:	2201      	movs	r2, #1
 800c516:	2102      	movs	r1, #2
 800c518:	480c      	ldr	r0, [pc, #48]	@ (800c54c <led_accumulation+0x314>)
 800c51a:	f7f6 fb69 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_RESET);
 800c51e:	2200      	movs	r2, #0
 800c520:	2120      	movs	r1, #32
 800c522:	480a      	ldr	r0, [pc, #40]	@ (800c54c <led_accumulation+0x314>)
 800c524:	f7f6 fb64 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c528:	2200      	movs	r2, #0
 800c52a:	2108      	movs	r1, #8
 800c52c:	4807      	ldr	r0, [pc, #28]	@ (800c54c <led_accumulation+0x314>)
 800c52e:	f7f6 fb5f 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c532:	2200      	movs	r2, #0
 800c534:	2110      	movs	r1, #16
 800c536:	4805      	ldr	r0, [pc, #20]	@ (800c54c <led_accumulation+0x314>)
 800c538:	f7f6 fb5a 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c53c:	e095      	b.n	800c66a <led_accumulation+0x432>
 800c53e:	bf00      	nop
 800c540:	20000940 	.word	0x20000940
 800c544:	20000860 	.word	0x20000860
 800c548:	20001d58 	.word	0x20001d58
 800c54c:	40020400 	.word	0x40020400
 800c550:	40020800 	.word	0x40020800
		case 10:
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_SET);
 800c554:	2201      	movs	r2, #1
 800c556:	2120      	movs	r1, #32
 800c558:	4845      	ldr	r0, [pc, #276]	@ (800c670 <led_accumulation+0x438>)
 800c55a:	f7f6 fb49 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_SET);
 800c55e:	2201      	movs	r2, #1
 800c560:	2108      	movs	r1, #8
 800c562:	4843      	ldr	r0, [pc, #268]	@ (800c670 <led_accumulation+0x438>)
 800c564:	f7f6 fb44 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_SET);
 800c568:	2201      	movs	r2, #1
 800c56a:	2110      	movs	r1, #16
 800c56c:	4840      	ldr	r0, [pc, #256]	@ (800c670 <led_accumulation+0x438>)
 800c56e:	f7f6 fb3f 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_2_GPIO_Port, LED_BLUE_2_Pin, GPIO_PIN_RESET);
 800c572:	2200      	movs	r2, #0
 800c574:	2110      	movs	r1, #16
 800c576:	483f      	ldr	r0, [pc, #252]	@ (800c674 <led_accumulation+0x43c>)
 800c578:	f7f6 fb3a 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_2_GPIO_Port, LED_RED_2_Pin, GPIO_PIN_RESET);
 800c57c:	2200      	movs	r2, #0
 800c57e:	2101      	movs	r1, #1
 800c580:	483c      	ldr	r0, [pc, #240]	@ (800c674 <led_accumulation+0x43c>)
 800c582:	f7f6 fb35 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_2_GPIO_Port, LED_GREEN_2_Pin, GPIO_PIN_RESET);
 800c586:	2200      	movs	r2, #0
 800c588:	2102      	movs	r1, #2
 800c58a:	483a      	ldr	r0, [pc, #232]	@ (800c674 <led_accumulation+0x43c>)
 800c58c:	f7f6 fb30 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c590:	e06b      	b.n	800c66a <led_accumulation+0x432>
		case 11:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_RESET);
 800c592:	2200      	movs	r2, #0
 800c594:	2104      	movs	r1, #4
 800c596:	4836      	ldr	r0, [pc, #216]	@ (800c670 <led_accumulation+0x438>)
 800c598:	f7f6 fb2a 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c59c:	2200      	movs	r2, #0
 800c59e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c5a2:	4833      	ldr	r0, [pc, #204]	@ (800c670 <led_accumulation+0x438>)
 800c5a4:	f7f6 fb24 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c5a8:	2200      	movs	r2, #0
 800c5aa:	2102      	movs	r1, #2
 800c5ac:	4830      	ldr	r0, [pc, #192]	@ (800c670 <led_accumulation+0x438>)
 800c5ae:	f7f6 fb1f 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c5b2:	e05a      	b.n	800c66a <led_accumulation+0x432>
		case 12:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	2104      	movs	r1, #4
 800c5b8:	482d      	ldr	r0, [pc, #180]	@ (800c670 <led_accumulation+0x438>)
 800c5ba:	f7f6 fb19 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c5c4:	482a      	ldr	r0, [pc, #168]	@ (800c670 <led_accumulation+0x438>)
 800c5c6:	f7f6 fb13 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	2102      	movs	r1, #2
 800c5ce:	4828      	ldr	r0, [pc, #160]	@ (800c670 <led_accumulation+0x438>)
 800c5d0:	f7f6 fb0e 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_RESET);
 800c5d4:	2200      	movs	r2, #0
 800c5d6:	2120      	movs	r1, #32
 800c5d8:	4825      	ldr	r0, [pc, #148]	@ (800c670 <led_accumulation+0x438>)
 800c5da:	f7f6 fb09 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c5de:	2200      	movs	r2, #0
 800c5e0:	2108      	movs	r1, #8
 800c5e2:	4823      	ldr	r0, [pc, #140]	@ (800c670 <led_accumulation+0x438>)
 800c5e4:	f7f6 fb04 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	2110      	movs	r1, #16
 800c5ec:	4820      	ldr	r0, [pc, #128]	@ (800c670 <led_accumulation+0x438>)
 800c5ee:	f7f6 faff 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c5f2:	e03a      	b.n	800c66a <led_accumulation+0x432>
		case 13:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_SET);
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	2104      	movs	r1, #4
 800c5f8:	481d      	ldr	r0, [pc, #116]	@ (800c670 <led_accumulation+0x438>)
 800c5fa:	f7f6 faf9 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_SET);
 800c5fe:	2201      	movs	r2, #1
 800c600:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c604:	481a      	ldr	r0, [pc, #104]	@ (800c670 <led_accumulation+0x438>)
 800c606:	f7f6 faf3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_SET);
 800c60a:	2201      	movs	r2, #1
 800c60c:	2102      	movs	r1, #2
 800c60e:	4818      	ldr	r0, [pc, #96]	@ (800c670 <led_accumulation+0x438>)
 800c610:	f7f6 faee 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_BLUE_1_GPIO_Port, LED_BLUE_1_Pin, GPIO_PIN_RESET);
 800c614:	2200      	movs	r2, #0
 800c616:	2120      	movs	r1, #32
 800c618:	4815      	ldr	r0, [pc, #84]	@ (800c670 <led_accumulation+0x438>)
 800c61a:	f7f6 fae9 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_1_GPIO_Port, LED_RED_1_Pin, GPIO_PIN_RESET);
 800c61e:	2200      	movs	r2, #0
 800c620:	2108      	movs	r1, #8
 800c622:	4813      	ldr	r0, [pc, #76]	@ (800c670 <led_accumulation+0x438>)
 800c624:	f7f6 fae4 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_1_GPIO_Port, LED_GREEN_1_Pin, GPIO_PIN_RESET);
 800c628:	2200      	movs	r2, #0
 800c62a:	2110      	movs	r1, #16
 800c62c:	4810      	ldr	r0, [pc, #64]	@ (800c670 <led_accumulation+0x438>)
 800c62e:	f7f6 fadf 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c632:	e01a      	b.n	800c66a <led_accumulation+0x432>
		case 14:
			HAL_GPIO_WritePin(LED_BLUE_0_GPIO_Port, LED_BLUE_0_Pin, GPIO_PIN_RESET);
 800c634:	2200      	movs	r2, #0
 800c636:	2104      	movs	r1, #4
 800c638:	480d      	ldr	r0, [pc, #52]	@ (800c670 <led_accumulation+0x438>)
 800c63a:	f7f6 fad9 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED_0_GPIO_Port, LED_RED_0_Pin, GPIO_PIN_RESET);
 800c63e:	2200      	movs	r2, #0
 800c640:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800c644:	480a      	ldr	r0, [pc, #40]	@ (800c670 <led_accumulation+0x438>)
 800c646:	f7f6 fad3 	bl	8002bf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_GREEN_0_GPIO_Port, LED_GREEN_0_Pin, GPIO_PIN_RESET);
 800c64a:	2200      	movs	r2, #0
 800c64c:	2102      	movs	r1, #2
 800c64e:	4808      	ldr	r0, [pc, #32]	@ (800c670 <led_accumulation+0x438>)
 800c650:	f7f6 face 	bl	8002bf0 <HAL_GPIO_WritePin>
			break;
 800c654:	e009      	b.n	800c66a <led_accumulation+0x432>

		case 15:
			led_1hz_counter = 0;
 800c656:	4b08      	ldr	r3, [pc, #32]	@ (800c678 <led_accumulation+0x440>)
 800c658:	2200      	movs	r2, #0
 800c65a:	701a      	strb	r2, [r3, #0]
			gl_led_pwm_state = LED_PWM_CCR_CHANGEBALE;
 800c65c:	4b07      	ldr	r3, [pc, #28]	@ (800c67c <led_accumulation+0x444>)
 800c65e:	2202      	movs	r2, #2
 800c660:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 800c662:	4807      	ldr	r0, [pc, #28]	@ (800c680 <led_accumulation+0x448>)
 800c664:	f7fa f96c 	bl	8006940 <HAL_TIM_Base_Stop_IT>
			break;
 800c668:	bf00      	nop
		}
	}
};
 800c66a:	bf00      	nop
 800c66c:	bd80      	pop	{r7, pc}
 800c66e:	bf00      	nop
 800c670:	40020400 	.word	0x40020400
 800c674:	40020800 	.word	0x40020800
 800c678:	20000942 	.word	0x20000942
 800c67c:	200005d6 	.word	0x200005d6
 800c680:	20000860 	.word	0x20000860

0800c684 <conduct_acidity_loading_bar_calculation>:

int conduct_acidity_loading_bar_calculation(uint16_t reference_acidity_conductivity,  uint8_t temperature_correction_coef , uint16_t measured_acidity_conductivity )
{
 800c684:	b480      	push	{r7}
 800c686:	b087      	sub	sp, #28
 800c688:	af00      	add	r7, sp, #0
 800c68a:	4603      	mov	r3, r0
 800c68c:	80fb      	strh	r3, [r7, #6]
 800c68e:	460b      	mov	r3, r1
 800c690:	717b      	strb	r3, [r7, #5]
 800c692:	4613      	mov	r3, r2
 800c694:	807b      	strh	r3, [r7, #2]

	//- ()    = 13 .  0  100   10   100  200   50(100,150,200).

	uint32_t reference_acidity_conductivity_mul_100 = reference_acidity_conductivity * REF_TEMP_COEFF;  // 
 800c696:	88fb      	ldrh	r3, [r7, #6]
 800c698:	2264      	movs	r2, #100	@ 0x64
 800c69a:	fb02 f303 	mul.w	r3, r2, r3
 800c69e:	613b      	str	r3, [r7, #16]
	uint32_t measured_value_with_temp_coeff = measured_acidity_conductivity * temperature_correction_coef;
 800c6a0:	887b      	ldrh	r3, [r7, #2]
 800c6a2:	797a      	ldrb	r2, [r7, #5]
 800c6a4:	fb02 f303 	mul.w	r3, r2, r3
 800c6a8:	60fb      	str	r3, [r7, #12]
	uint16_t ref_value_10th_part = reference_acidity_conductivity_mul_100 /10;  //  
 800c6aa:	693b      	ldr	r3, [r7, #16]
 800c6ac:	4a1d      	ldr	r2, [pc, #116]	@ (800c724 <conduct_acidity_loading_bar_calculation+0xa0>)
 800c6ae:	fba2 2303 	umull	r2, r3, r2, r3
 800c6b2:	08db      	lsrs	r3, r3, #3
 800c6b4:	817b      	strh	r3, [r7, #10]

	uint8_t bar_index_value = 0;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	75fb      	strb	r3, [r7, #23]

	if (ref_value_10th_part > measured_value_with_temp_coeff)
 800c6ba:	897b      	ldrh	r3, [r7, #10]
 800c6bc:	68fa      	ldr	r2, [r7, #12]
 800c6be:	429a      	cmp	r2, r3
 800c6c0:	d202      	bcs.n	800c6c8 <conduct_acidity_loading_bar_calculation+0x44>
		{
			bar_index_value = 0;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	75fb      	strb	r3, [r7, #23]
 800c6c6:	e026      	b.n	800c716 <conduct_acidity_loading_bar_calculation+0x92>
		}
	else if (ref_value_10th_part <= measured_value_with_temp_coeff)
 800c6c8:	897b      	ldrh	r3, [r7, #10]
 800c6ca:	68fa      	ldr	r2, [r7, #12]
 800c6cc:	429a      	cmp	r2, r3
 800c6ce:	d322      	bcc.n	800c716 <conduct_acidity_loading_bar_calculation+0x92>
	{
		if(measured_value_with_temp_coeff/ref_value_10th_part<=10)
 800c6d0:	897b      	ldrh	r3, [r7, #10]
 800c6d2:	68fa      	ldr	r2, [r7, #12]
 800c6d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6d8:	2b0a      	cmp	r3, #10
 800c6da:	d805      	bhi.n	800c6e8 <conduct_acidity_loading_bar_calculation+0x64>
		{
			bar_index_value = measured_value_with_temp_coeff/ref_value_10th_part;
 800c6dc:	897b      	ldrh	r3, [r7, #10]
 800c6de:	68fa      	ldr	r2, [r7, #12]
 800c6e0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6e4:	75fb      	strb	r3, [r7, #23]
 800c6e6:	e016      	b.n	800c716 <conduct_acidity_loading_bar_calculation+0x92>
		}
		else if(measured_value_with_temp_coeff/ref_value_10th_part >10 && measured_value_with_temp_coeff/ref_value_10th_part<=15)
 800c6e8:	897b      	ldrh	r3, [r7, #10]
 800c6ea:	68fa      	ldr	r2, [r7, #12]
 800c6ec:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6f0:	2b0a      	cmp	r3, #10
 800c6f2:	d908      	bls.n	800c706 <conduct_acidity_loading_bar_calculation+0x82>
 800c6f4:	897b      	ldrh	r3, [r7, #10]
 800c6f6:	68fa      	ldr	r2, [r7, #12]
 800c6f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6fc:	2b0f      	cmp	r3, #15
 800c6fe:	d802      	bhi.n	800c706 <conduct_acidity_loading_bar_calculation+0x82>
		{
			bar_index_value = 11;
 800c700:	230b      	movs	r3, #11
 800c702:	75fb      	strb	r3, [r7, #23]
 800c704:	e007      	b.n	800c716 <conduct_acidity_loading_bar_calculation+0x92>
		}
		else if(measured_value_with_temp_coeff/ref_value_10th_part > 15 )
 800c706:	897b      	ldrh	r3, [r7, #10]
 800c708:	68fa      	ldr	r2, [r7, #12]
 800c70a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c70e:	2b0f      	cmp	r3, #15
 800c710:	d901      	bls.n	800c716 <conduct_acidity_loading_bar_calculation+0x92>
		{
			bar_index_value = 12;
 800c712:	230c      	movs	r3, #12
 800c714:	75fb      	strb	r3, [r7, #23]
		}
	}

	return bar_index_value;
 800c716:	7dfb      	ldrb	r3, [r7, #23]


}
 800c718:	4618      	mov	r0, r3
 800c71a:	371c      	adds	r7, #28
 800c71c:	46bd      	mov	sp, r7
 800c71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c722:	4770      	bx	lr
 800c724:	cccccccd 	.word	0xcccccccd

0800c728 <display_loading_status>:

int display_loading_status(uint8_t bar_index,uint8_t id )
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b086      	sub	sp, #24
 800c72c:	af02      	add	r7, sp, #8
 800c72e:	4603      	mov	r3, r0
 800c730:	460a      	mov	r2, r1
 800c732:	71fb      	strb	r3, [r7, #7]
 800c734:	4613      	mov	r3, r2
 800c736:	71bb      	strb	r3, [r7, #6]
	SPI_Flash_to_LCD(LOADING_BAR,16224 + 1800 * bar_index, 100, 9, 48, 55);
 800c738:	79fb      	ldrb	r3, [r7, #7]
 800c73a:	f44f 62e1 	mov.w	r2, #1800	@ 0x708
 800c73e:	fb02 f303 	mul.w	r3, r2, r3
 800c742:	f503 517d 	add.w	r1, r3, #16192	@ 0x3f40
 800c746:	3120      	adds	r1, #32
 800c748:	2337      	movs	r3, #55	@ 0x37
 800c74a:	9301      	str	r3, [sp, #4]
 800c74c:	2330      	movs	r3, #48	@ 0x30
 800c74e:	9300      	str	r3, [sp, #0]
 800c750:	2309      	movs	r3, #9
 800c752:	2264      	movs	r2, #100	@ 0x64
 800c754:	2008      	movs	r0, #8
 800c756:	f7f3 ff1f 	bl	8000598 <SPI_Flash_to_LCD>
	for(int i = 54 ;i<76; i++)
 800c75a:	2336      	movs	r3, #54	@ 0x36
 800c75c:	60fb      	str	r3, [r7, #12]
 800c75e:	e00a      	b.n	800c776 <display_loading_status+0x4e>
	{
		ST7735_DrawPixel(127, i, ST7735_RED);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	b29b      	uxth	r3, r3
 800c764:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800c768:	4619      	mov	r1, r3
 800c76a:	207f      	movs	r0, #127	@ 0x7f
 800c76c:	f7fe fdb4 	bl	800b2d8 <ST7735_DrawPixel>
	for(int i = 54 ;i<76; i++)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	3301      	adds	r3, #1
 800c774:	60fb      	str	r3, [r7, #12]
 800c776:	68fb      	ldr	r3, [r7, #12]
 800c778:	2b4b      	cmp	r3, #75	@ 0x4b
 800c77a:	ddf1      	ble.n	800c760 <display_loading_status+0x38>
	}
	//uint16_t symbol_status_offset = 0;
	if(bar_index<=8)
 800c77c:	79fb      	ldrb	r3, [r7, #7]
 800c77e:	2b08      	cmp	r3, #8
 800c780:	d80c      	bhi.n	800c79c <display_loading_status+0x74>
	{
		SPI_Flash_to_LCD(CHECK_MARK_M, 8, 44);
 800c782:	232c      	movs	r3, #44	@ 0x2c
 800c784:	9301      	str	r3, [sp, #4]
 800c786:	2308      	movs	r3, #8
 800c788:	9300      	str	r3, [sp, #0]
 800c78a:	231e      	movs	r3, #30
 800c78c:	2220      	movs	r2, #32
 800c78e:	f649 315e 	movw	r1, #39774	@ 0x9b5e
 800c792:	2008      	movs	r0, #8
 800c794:	f7f3 ff00 	bl	8000598 <SPI_Flash_to_LCD>
		return MEAS_RESULTS_IS_GOOD;
 800c798:	2301      	movs	r3, #1
 800c79a:	e01f      	b.n	800c7dc <display_loading_status+0xb4>
	}
	else if(bar_index==9)
 800c79c:	79fb      	ldrb	r3, [r7, #7]
 800c79e:	2b09      	cmp	r3, #9
 800c7a0:	d10c      	bne.n	800c7bc <display_loading_status+0x94>
	{
		SPI_Flash_to_LCD(EXCLAMATION_MARK_M, 8, 44);
 800c7a2:	232c      	movs	r3, #44	@ 0x2c
 800c7a4:	9301      	str	r3, [sp, #4]
 800c7a6:	2308      	movs	r3, #8
 800c7a8:	9300      	str	r3, [sp, #0]
 800c7aa:	231e      	movs	r3, #30
 800c7ac:	2220      	movs	r2, #32
 800c7ae:	f24a 21c0 	movw	r1, #41664	@ 0xa2c0
 800c7b2:	2008      	movs	r0, #8
 800c7b4:	f7f3 fef0 	bl	8000598 <SPI_Flash_to_LCD>
		return MEAS_RESULTS_IS_MEDIUM;
 800c7b8:	2302      	movs	r3, #2
 800c7ba:	e00f      	b.n	800c7dc <display_loading_status+0xb4>
	}
	else if(bar_index>9)
 800c7bc:	79fb      	ldrb	r3, [r7, #7]
 800c7be:	2b09      	cmp	r3, #9
 800c7c0:	d90c      	bls.n	800c7dc <display_loading_status+0xb4>
	{
		SPI_Flash_to_LCD(CROSS_MARK_M, 8, 44);
 800c7c2:	232c      	movs	r3, #44	@ 0x2c
 800c7c4:	9301      	str	r3, [sp, #4]
 800c7c6:	2308      	movs	r3, #8
 800c7c8:	9300      	str	r3, [sp, #0]
 800c7ca:	231e      	movs	r3, #30
 800c7cc:	2220      	movs	r2, #32
 800c7ce:	f64a 2140 	movw	r1, #43584	@ 0xaa40
 800c7d2:	2008      	movs	r0, #8
 800c7d4:	f7f3 fee0 	bl	8000598 <SPI_Flash_to_LCD>
		return MEAS_RESULTS_IS_BAD;
 800c7d8:	2303      	movs	r3, #3
 800c7da:	e7ff      	b.n	800c7dc <display_loading_status+0xb4>
	}
}
 800c7dc:	4618      	mov	r0, r3
 800c7de:	3710      	adds	r7, #16
 800c7e0:	46bd      	mov	sp, r7
 800c7e2:	bd80      	pop	{r7, pc}

0800c7e4 <display_measuring_product>:
void display_measuring_product(const uint8_t block, const uint16_t offset, uint8_t w, uint8_t h, uint8_t x, uint8_t y)
{
 800c7e4:	b5b0      	push	{r4, r5, r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af02      	add	r7, sp, #8
 800c7ea:	4604      	mov	r4, r0
 800c7ec:	4608      	mov	r0, r1
 800c7ee:	4611      	mov	r1, r2
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	4623      	mov	r3, r4
 800c7f4:	71fb      	strb	r3, [r7, #7]
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	80bb      	strh	r3, [r7, #4]
 800c7fa:	460b      	mov	r3, r1
 800c7fc:	71bb      	strb	r3, [r7, #6]
 800c7fe:	4613      	mov	r3, r2
 800c800:	70fb      	strb	r3, [r7, #3]
	SPI_Flash_to_LCD(block, offset, w, h, x, y);
 800c802:	79f8      	ldrb	r0, [r7, #7]
 800c804:	88b9      	ldrh	r1, [r7, #4]
 800c806:	79bc      	ldrb	r4, [r7, #6]
 800c808:	78fd      	ldrb	r5, [r7, #3]
 800c80a:	7e3b      	ldrb	r3, [r7, #24]
 800c80c:	7f3a      	ldrb	r2, [r7, #28]
 800c80e:	9201      	str	r2, [sp, #4]
 800c810:	9300      	str	r3, [sp, #0]
 800c812:	462b      	mov	r3, r5
 800c814:	4622      	mov	r2, r4
 800c816:	f7f3 febf 	bl	8000598 <SPI_Flash_to_LCD>
	SPI_Flash_to_LCD(ARROW_MAIN_LIGHT_RIGHT);
 800c81a:	2321      	movs	r3, #33	@ 0x21
 800c81c:	9301      	str	r3, [sp, #4]
 800c81e:	2390      	movs	r3, #144	@ 0x90
 800c820:	9300      	str	r3, [sp, #0]
 800c822:	230e      	movs	r3, #14
 800c824:	2208      	movs	r2, #8
 800c826:	f24e 5192 	movw	r1, #58770	@ 0xe592
 800c82a:	2008      	movs	r0, #8
 800c82c:	f7f3 feb4 	bl	8000598 <SPI_Flash_to_LCD>
}
 800c830:	bf00      	nop
 800c832:	3708      	adds	r7, #8
 800c834:	46bd      	mov	sp, r7
 800c836:	bdb0      	pop	{r4, r5, r7, pc}

0800c838 <display_measuring_text>:
	ST7735_WriteString(77, 52, char_buffer, Font_11x18, ST7735_NITRAT_NORM, ST7735_BLACK);
	ST7735_WriteString(77, 34, "NORM", Font_11x18, ST7735_NITRAT_NORM, ST7735_BLACK);
	SPI_Flash_to_LCD(ARROW_MAIN_LIGHT_RIGHT);
}
void display_measuring_text(char*name ,uint16_t reference_value, uint16_t measured_value, uint8_t status, uint8_t language)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b08a      	sub	sp, #40	@ 0x28
 800c83c:	af04      	add	r7, sp, #16
 800c83e:	60f8      	str	r0, [r7, #12]
 800c840:	4608      	mov	r0, r1
 800c842:	4611      	mov	r1, r2
 800c844:	461a      	mov	r2, r3
 800c846:	4603      	mov	r3, r0
 800c848:	817b      	strh	r3, [r7, #10]
 800c84a:	460b      	mov	r3, r1
 800c84c:	813b      	strh	r3, [r7, #8]
 800c84e:	4613      	mov	r3, r2
 800c850:	71fb      	strb	r3, [r7, #7]
	ST7735_WriteString(50, 4,  name, Font_11x18, ST7735_WHITE, ST7735_BLACK);
 800c852:	4b40      	ldr	r3, [pc, #256]	@ (800c954 <display_measuring_text+0x11c>)
 800c854:	2200      	movs	r2, #0
 800c856:	9202      	str	r2, [sp, #8]
 800c858:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800c85c:	9201      	str	r2, [sp, #4]
 800c85e:	685a      	ldr	r2, [r3, #4]
 800c860:	9200      	str	r2, [sp, #0]
 800c862:	681b      	ldr	r3, [r3, #0]
 800c864:	68fa      	ldr	r2, [r7, #12]
 800c866:	2104      	movs	r1, #4
 800c868:	2032      	movs	r0, #50	@ 0x32
 800c86a:	f7fe fdee 	bl	800b44a <ST7735_WriteString>

	char char_buffer[5] = {};
 800c86e:	2300      	movs	r3, #0
 800c870:	613b      	str	r3, [r7, #16]
 800c872:	2300      	movs	r3, #0
 800c874:	753b      	strb	r3, [r7, #20]



	sprintf(char_buffer, "%d", reference_value );
 800c876:	897a      	ldrh	r2, [r7, #10]
 800c878:	f107 0310 	add.w	r3, r7, #16
 800c87c:	4936      	ldr	r1, [pc, #216]	@ (800c958 <display_measuring_text+0x120>)
 800c87e:	4618      	mov	r0, r3
 800c880:	f000 fb24 	bl	800cecc <siprintf>
	ST7735_WriteString(130, 67, char_buffer, Font_7x10, ST7735_FNT_LT_DEF, ST7735_BLACK);
 800c884:	4b35      	ldr	r3, [pc, #212]	@ (800c95c <display_measuring_text+0x124>)
 800c886:	f107 0110 	add.w	r1, r7, #16
 800c88a:	2200      	movs	r2, #0
 800c88c:	9202      	str	r2, [sp, #8]
 800c88e:	f249 426e 	movw	r2, #37998	@ 0x946e
 800c892:	9201      	str	r2, [sp, #4]
 800c894:	685a      	ldr	r2, [r3, #4]
 800c896:	9200      	str	r2, [sp, #0]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	460a      	mov	r2, r1
 800c89c:	2143      	movs	r1, #67	@ 0x43
 800c89e:	2082      	movs	r0, #130	@ 0x82
 800c8a0:	f7fe fdd3 	bl	800b44a <ST7735_WriteString>

	sprintf(char_buffer, "%d", measured_value );
 800c8a4:	893a      	ldrh	r2, [r7, #8]
 800c8a6:	f107 0310 	add.w	r3, r7, #16
 800c8aa:	492b      	ldr	r1, [pc, #172]	@ (800c958 <display_measuring_text+0x120>)
 800c8ac:	4618      	mov	r0, r3
 800c8ae:	f000 fb0d 	bl	800cecc <siprintf>

	if(status == MEAS_RESULTS_IS_GOOD)
 800c8b2:	79fb      	ldrb	r3, [r7, #7]
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d110      	bne.n	800c8da <display_measuring_text+0xa2>
	{
		ST7735_WriteString(50, 27, char_buffer, Font_16x26, ST7735_NITRAT_GREEN, ST7735_BLACK);
 800c8b8:	4b29      	ldr	r3, [pc, #164]	@ (800c960 <display_measuring_text+0x128>)
 800c8ba:	f107 0110 	add.w	r1, r7, #16
 800c8be:	2200      	movs	r2, #0
 800c8c0:	9202      	str	r2, [sp, #8]
 800c8c2:	f44f 62fd 	mov.w	r2, #2024	@ 0x7e8
 800c8c6:	9201      	str	r2, [sp, #4]
 800c8c8:	685a      	ldr	r2, [r3, #4]
 800c8ca:	9200      	str	r2, [sp, #0]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	460a      	mov	r2, r1
 800c8d0:	211b      	movs	r1, #27
 800c8d2:	2032      	movs	r0, #50	@ 0x32
 800c8d4:	f7fe fdb9 	bl	800b44a <ST7735_WriteString>
 800c8d8:	e026      	b.n	800c928 <display_measuring_text+0xf0>
	}
	else if(status == MEAS_RESULTS_IS_MEDIUM)
 800c8da:	79fb      	ldrb	r3, [r7, #7]
 800c8dc:	2b02      	cmp	r3, #2
 800c8de:	d110      	bne.n	800c902 <display_measuring_text+0xca>
	{
		ST7735_WriteString(50, 27, char_buffer, Font_16x26, ST7735_NITRAT_YELLOW, ST7735_BLACK);
 800c8e0:	4b1f      	ldr	r3, [pc, #124]	@ (800c960 <display_measuring_text+0x128>)
 800c8e2:	f107 0110 	add.w	r1, r7, #16
 800c8e6:	2200      	movs	r2, #0
 800c8e8:	9202      	str	r2, [sp, #8]
 800c8ea:	f64f 6220 	movw	r2, #65056	@ 0xfe20
 800c8ee:	9201      	str	r2, [sp, #4]
 800c8f0:	685a      	ldr	r2, [r3, #4]
 800c8f2:	9200      	str	r2, [sp, #0]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	460a      	mov	r2, r1
 800c8f8:	211b      	movs	r1, #27
 800c8fa:	2032      	movs	r0, #50	@ 0x32
 800c8fc:	f7fe fda5 	bl	800b44a <ST7735_WriteString>
 800c900:	e012      	b.n	800c928 <display_measuring_text+0xf0>
	}
	else if(status == MEAS_RESULTS_IS_BAD)
 800c902:	79fb      	ldrb	r3, [r7, #7]
 800c904:	2b03      	cmp	r3, #3
 800c906:	d10f      	bne.n	800c928 <display_measuring_text+0xf0>
	{
		ST7735_WriteString(50, 27, char_buffer, Font_16x26, ST7735_NITRAT_RED, ST7735_BLACK);
 800c908:	4b15      	ldr	r3, [pc, #84]	@ (800c960 <display_measuring_text+0x128>)
 800c90a:	f107 0110 	add.w	r1, r7, #16
 800c90e:	2200      	movs	r2, #0
 800c910:	9202      	str	r2, [sp, #8]
 800c912:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800c916:	9201      	str	r2, [sp, #4]
 800c918:	685a      	ldr	r2, [r3, #4]
 800c91a:	9200      	str	r2, [sp, #0]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	460a      	mov	r2, r1
 800c920:	211b      	movs	r1, #27
 800c922:	2032      	movs	r0, #50	@ 0x32
 800c924:	f7fe fd91 	bl	800b44a <ST7735_WriteString>
	}

	if(language == ENGLISH)
 800c928:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c92c:	2b01      	cmp	r3, #1
 800c92e:	d10d      	bne.n	800c94c <display_measuring_text+0x114>
	{
		ST7735_WriteString(50, 67, "ppm", Font_7x10, ST7735_FNT_LT_DEF, ST7735_BLACK);
 800c930:	4b0a      	ldr	r3, [pc, #40]	@ (800c95c <display_measuring_text+0x124>)
 800c932:	2200      	movs	r2, #0
 800c934:	9202      	str	r2, [sp, #8]
 800c936:	f249 426e 	movw	r2, #37998	@ 0x946e
 800c93a:	9201      	str	r2, [sp, #4]
 800c93c:	685a      	ldr	r2, [r3, #4]
 800c93e:	9200      	str	r2, [sp, #0]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	4a08      	ldr	r2, [pc, #32]	@ (800c964 <display_measuring_text+0x12c>)
 800c944:	2143      	movs	r1, #67	@ 0x43
 800c946:	2032      	movs	r0, #50	@ 0x32
 800c948:	f7fe fd7f 	bl	800b44a <ST7735_WriteString>
	}

}
 800c94c:	bf00      	nop
 800c94e:	3718      	adds	r7, #24
 800c950:	46bd      	mov	sp, r7
 800c952:	bd80      	pop	{r7, pc}
 800c954:	20000564 	.word	0x20000564
 800c958:	0800db30 	.word	0x0800db30
 800c95c:	2000055c 	.word	0x2000055c
 800c960:	2000056c 	.word	0x2000056c
 800c964:	0800db3c 	.word	0x0800db3c

0800c968 <MPR121_setregister>:
void MPR121_get_filtered_data() //Baseline Value Register (0x1E~0x2A
{

}
void MPR121_setregister(uint16_t regaddress, uint8_t value)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b086      	sub	sp, #24
 800c96c:	af04      	add	r7, sp, #16
 800c96e:	4603      	mov	r3, r0
 800c970:	460a      	mov	r2, r1
 800c972:	80fb      	strh	r3, [r7, #6]
 800c974:	4613      	mov	r3, r2
 800c976:	717b      	strb	r3, [r7, #5]
	 HAL_I2C_Mem_Write(&hi2c1, 0x5A<<1, regaddress, 1,&value, 1, 100);
 800c978:	88fa      	ldrh	r2, [r7, #6]
 800c97a:	2364      	movs	r3, #100	@ 0x64
 800c97c:	9302      	str	r3, [sp, #8]
 800c97e:	2301      	movs	r3, #1
 800c980:	9301      	str	r3, [sp, #4]
 800c982:	1d7b      	adds	r3, r7, #5
 800c984:	9300      	str	r3, [sp, #0]
 800c986:	2301      	movs	r3, #1
 800c988:	21b4      	movs	r1, #180	@ 0xb4
 800c98a:	4803      	ldr	r0, [pc, #12]	@ (800c998 <MPR121_setregister+0x30>)
 800c98c:	f7f6 faa6 	bl	8002edc <HAL_I2C_Mem_Write>
}
 800c990:	bf00      	nop
 800c992:	3708      	adds	r7, #8
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}
 800c998:	2000068c 	.word	0x2000068c

0800c99c <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 800c99c:	b580      	push	{r7, lr}
 800c99e:	b086      	sub	sp, #24
 800c9a0:	af02      	add	r7, sp, #8
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800c9a6:	f107 020f 	add.w	r2, r7, #15
 800c9aa:	1df9      	adds	r1, r7, #7
 800c9ac:	2364      	movs	r3, #100	@ 0x64
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	2301      	movs	r3, #1
 800c9b2:	4804      	ldr	r0, [pc, #16]	@ (800c9c4 <W25qxx_Spi+0x28>)
 800c9b4:	f7f9 fc3f 	bl	8006236 <HAL_SPI_TransmitReceive>
	return ret;
 800c9b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	3710      	adds	r7, #16
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
 800c9c2:	bf00      	nop
 800c9c4:	20000700 	.word	0x20000700

0800c9c8 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b084      	sub	sp, #16
 800c9cc:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	60fb      	str	r3, [r7, #12]
 800c9d2:	2300      	movs	r3, #0
 800c9d4:	60bb      	str	r3, [r7, #8]
 800c9d6:	2300      	movs	r3, #0
 800c9d8:	607b      	str	r3, [r7, #4]
 800c9da:	2300      	movs	r3, #0
 800c9dc:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800c9de:	2200      	movs	r2, #0
 800c9e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800c9e4:	4813      	ldr	r0, [pc, #76]	@ (800ca34 <W25qxx_ReadID+0x6c>)
 800c9e6:	f7f6 f903 	bl	8002bf0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 800c9ea:	209f      	movs	r0, #159	@ 0x9f
 800c9ec:	f7ff ffd6 	bl	800c99c <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800c9f0:	20a5      	movs	r0, #165	@ 0xa5
 800c9f2:	f7ff ffd3 	bl	800c99c <W25qxx_Spi>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800c9fa:	20a5      	movs	r0, #165	@ 0xa5
 800c9fc:	f7ff ffce 	bl	800c99c <W25qxx_Spi>
 800ca00:	4603      	mov	r3, r0
 800ca02:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ca04:	20a5      	movs	r0, #165	@ 0xa5
 800ca06:	f7ff ffc9 	bl	800c99c <W25qxx_Spi>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800ca0e:	2201      	movs	r2, #1
 800ca10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca14:	4807      	ldr	r0, [pc, #28]	@ (800ca34 <W25qxx_ReadID+0x6c>)
 800ca16:	f7f6 f8eb 	bl	8002bf0 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	041a      	lsls	r2, r3, #16
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	021b      	lsls	r3, r3, #8
 800ca22:	4313      	orrs	r3, r2
 800ca24:	683a      	ldr	r2, [r7, #0]
 800ca26:	4313      	orrs	r3, r2
 800ca28:	60fb      	str	r3, [r7, #12]
	return Temp;
 800ca2a:	68fb      	ldr	r3, [r7, #12]
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	3710      	adds	r7, #16
 800ca30:	46bd      	mov	sp, r7
 800ca32:	bd80      	pop	{r7, pc}
 800ca34:	40020800 	.word	0x40020800

0800ca38 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 800ca38:	b590      	push	{r4, r7, lr}
 800ca3a:	b083      	sub	sp, #12
 800ca3c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800ca3e:	2200      	movs	r2, #0
 800ca40:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca44:	4816      	ldr	r0, [pc, #88]	@ (800caa0 <W25qxx_ReadUniqID+0x68>)
 800ca46:	f7f6 f8d3 	bl	8002bf0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 800ca4a:	204b      	movs	r0, #75	@ 0x4b
 800ca4c:	f7ff ffa6 	bl	800c99c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800ca50:	2300      	movs	r3, #0
 800ca52:	71fb      	strb	r3, [r7, #7]
 800ca54:	e005      	b.n	800ca62 <W25qxx_ReadUniqID+0x2a>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ca56:	20a5      	movs	r0, #165	@ 0xa5
 800ca58:	f7ff ffa0 	bl	800c99c <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800ca5c:	79fb      	ldrb	r3, [r7, #7]
 800ca5e:	3301      	adds	r3, #1
 800ca60:	71fb      	strb	r3, [r7, #7]
 800ca62:	79fb      	ldrb	r3, [r7, #7]
 800ca64:	2b03      	cmp	r3, #3
 800ca66:	d9f6      	bls.n	800ca56 <W25qxx_ReadUniqID+0x1e>
	for (uint8_t i = 0; i < 8; i++)
 800ca68:	2300      	movs	r3, #0
 800ca6a:	71bb      	strb	r3, [r7, #6]
 800ca6c:	e00b      	b.n	800ca86 <W25qxx_ReadUniqID+0x4e>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800ca6e:	79bc      	ldrb	r4, [r7, #6]
 800ca70:	20a5      	movs	r0, #165	@ 0xa5
 800ca72:	f7ff ff93 	bl	800c99c <W25qxx_Spi>
 800ca76:	4603      	mov	r3, r0
 800ca78:	461a      	mov	r2, r3
 800ca7a:	4b0a      	ldr	r3, [pc, #40]	@ (800caa4 <W25qxx_ReadUniqID+0x6c>)
 800ca7c:	4423      	add	r3, r4
 800ca7e:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800ca80:	79bb      	ldrb	r3, [r7, #6]
 800ca82:	3301      	adds	r3, #1
 800ca84:	71bb      	strb	r3, [r7, #6]
 800ca86:	79bb      	ldrb	r3, [r7, #6]
 800ca88:	2b07      	cmp	r3, #7
 800ca8a:	d9f0      	bls.n	800ca6e <W25qxx_ReadUniqID+0x36>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800ca8c:	2201      	movs	r2, #1
 800ca8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800ca92:	4803      	ldr	r0, [pc, #12]	@ (800caa0 <W25qxx_ReadUniqID+0x68>)
 800ca94:	f7f6 f8ac 	bl	8002bf0 <HAL_GPIO_WritePin>
}
 800ca98:	bf00      	nop
 800ca9a:	370c      	adds	r7, #12
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd90      	pop	{r4, r7, pc}
 800caa0:	40020800 	.word	0x40020800
 800caa4:	20001d5c 	.word	0x20001d5c

0800caa8 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b084      	sub	sp, #16
 800caac:	af00      	add	r7, sp, #0
 800caae:	4603      	mov	r3, r0
 800cab0:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 800cab2:	2300      	movs	r3, #0
 800cab4:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800cab6:	2200      	movs	r2, #0
 800cab8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cabc:	481c      	ldr	r0, [pc, #112]	@ (800cb30 <W25qxx_ReadStatusRegister+0x88>)
 800cabe:	f7f6 f897 	bl	8002bf0 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 800cac2:	79fb      	ldrb	r3, [r7, #7]
 800cac4:	2b01      	cmp	r3, #1
 800cac6:	d10c      	bne.n	800cae2 <W25qxx_ReadStatusRegister+0x3a>
	{
		W25qxx_Spi(0x05);
 800cac8:	2005      	movs	r0, #5
 800caca:	f7ff ff67 	bl	800c99c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800cace:	20a5      	movs	r0, #165	@ 0xa5
 800cad0:	f7ff ff64 	bl	800c99c <W25qxx_Spi>
 800cad4:	4603      	mov	r3, r0
 800cad6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800cad8:	4a16      	ldr	r2, [pc, #88]	@ (800cb34 <W25qxx_ReadStatusRegister+0x8c>)
 800cada:	7bfb      	ldrb	r3, [r7, #15]
 800cadc:	f882 3024 	strb.w	r3, [r2, #36]	@ 0x24
 800cae0:	e01b      	b.n	800cb1a <W25qxx_ReadStatusRegister+0x72>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 800cae2:	79fb      	ldrb	r3, [r7, #7]
 800cae4:	2b02      	cmp	r3, #2
 800cae6:	d10c      	bne.n	800cb02 <W25qxx_ReadStatusRegister+0x5a>
	{
		W25qxx_Spi(0x35);
 800cae8:	2035      	movs	r0, #53	@ 0x35
 800caea:	f7ff ff57 	bl	800c99c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800caee:	20a5      	movs	r0, #165	@ 0xa5
 800caf0:	f7ff ff54 	bl	800c99c <W25qxx_Spi>
 800caf4:	4603      	mov	r3, r0
 800caf6:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 800caf8:	4a0e      	ldr	r2, [pc, #56]	@ (800cb34 <W25qxx_ReadStatusRegister+0x8c>)
 800cafa:	7bfb      	ldrb	r3, [r7, #15]
 800cafc:	f882 3025 	strb.w	r3, [r2, #37]	@ 0x25
 800cb00:	e00b      	b.n	800cb1a <W25qxx_ReadStatusRegister+0x72>
	}
	else
	{
		W25qxx_Spi(0x15);
 800cb02:	2015      	movs	r0, #21
 800cb04:	f7ff ff4a 	bl	800c99c <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800cb08:	20a5      	movs	r0, #165	@ 0xa5
 800cb0a:	f7ff ff47 	bl	800c99c <W25qxx_Spi>
 800cb0e:	4603      	mov	r3, r0
 800cb10:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 800cb12:	4a08      	ldr	r2, [pc, #32]	@ (800cb34 <W25qxx_ReadStatusRegister+0x8c>)
 800cb14:	7bfb      	ldrb	r3, [r7, #15]
 800cb16:	f882 3026 	strb.w	r3, [r2, #38]	@ 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cb20:	4803      	ldr	r0, [pc, #12]	@ (800cb30 <W25qxx_ReadStatusRegister+0x88>)
 800cb22:	f7f6 f865 	bl	8002bf0 <HAL_GPIO_WritePin>
	return status;
 800cb26:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3710      	adds	r7, #16
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	40020800 	.word	0x40020800
 800cb34:	20001d5c 	.word	0x20001d5c

0800cb38 <W25qxx_Init>:
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
bool W25qxx_Init(void)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b082      	sub	sp, #8
 800cb3c:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 800cb3e:	4b65      	ldr	r3, [pc, #404]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cb40:	2201      	movs	r2, #1
 800cb42:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	while (HAL_GetTick() < 100)
 800cb46:	e002      	b.n	800cb4e <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800cb48:	2001      	movs	r0, #1
 800cb4a:	f7f5 f84b 	bl	8001be4 <HAL_Delay>
	while (HAL_GetTick() < 100)
 800cb4e:	f7f5 f83d 	bl	8001bcc <HAL_GetTick>
 800cb52:	4603      	mov	r3, r0
 800cb54:	2b63      	cmp	r3, #99	@ 0x63
 800cb56:	d9f7      	bls.n	800cb48 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800cb58:	2201      	movs	r2, #1
 800cb5a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cb5e:	485e      	ldr	r0, [pc, #376]	@ (800ccd8 <W25qxx_Init+0x1a0>)
 800cb60:	f7f6 f846 	bl	8002bf0 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 800cb64:	2064      	movs	r0, #100	@ 0x64
 800cb66:	f7f5 f83d 	bl	8001be4 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 800cb6a:	f7ff ff2d 	bl	800c9c8 <W25qxx_ReadID>
 800cb6e:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	b2db      	uxtb	r3, r3
 800cb74:	3b11      	subs	r3, #17
 800cb76:	2b0f      	cmp	r3, #15
 800cb78:	d86b      	bhi.n	800cc52 <W25qxx_Init+0x11a>
 800cb7a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb80 <W25qxx_Init+0x48>)
 800cb7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb80:	0800cc45 	.word	0x0800cc45
 800cb84:	0800cc37 	.word	0x0800cc37
 800cb88:	0800cc29 	.word	0x0800cc29
 800cb8c:	0800cc1b 	.word	0x0800cc1b
 800cb90:	0800cc0d 	.word	0x0800cc0d
 800cb94:	0800cbff 	.word	0x0800cbff
 800cb98:	0800cbf1 	.word	0x0800cbf1
 800cb9c:	0800cbe1 	.word	0x0800cbe1
 800cba0:	0800cbd1 	.word	0x0800cbd1
 800cba4:	0800cc53 	.word	0x0800cc53
 800cba8:	0800cc53 	.word	0x0800cc53
 800cbac:	0800cc53 	.word	0x0800cc53
 800cbb0:	0800cc53 	.word	0x0800cc53
 800cbb4:	0800cc53 	.word	0x0800cc53
 800cbb8:	0800cc53 	.word	0x0800cc53
 800cbbc:	0800cbc1 	.word	0x0800cbc1
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 800cbc0:	4b44      	ldr	r3, [pc, #272]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbc2:	220a      	movs	r2, #10
 800cbc4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800cbc6:	4b43      	ldr	r3, [pc, #268]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cbcc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 800cbce:	e046      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 800cbd0:	4b40      	ldr	r3, [pc, #256]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbd2:	2209      	movs	r2, #9
 800cbd4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 800cbd6:	4b3f      	ldr	r3, [pc, #252]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cbdc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 800cbde:	e03e      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 800cbe0:	4b3c      	ldr	r3, [pc, #240]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbe2:	2208      	movs	r2, #8
 800cbe4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800cbe6:	4b3b      	ldr	r3, [pc, #236]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbe8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cbec:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 800cbee:	e036      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 800cbf0:	4b38      	ldr	r3, [pc, #224]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbf2:	2207      	movs	r2, #7
 800cbf4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800cbf6:	4b37      	ldr	r3, [pc, #220]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cbf8:	2280      	movs	r2, #128	@ 0x80
 800cbfa:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 800cbfc:	e02f      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 800cbfe:	4b35      	ldr	r3, [pc, #212]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc00:	2206      	movs	r2, #6
 800cc02:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800cc04:	4b33      	ldr	r3, [pc, #204]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc06:	2240      	movs	r2, #64	@ 0x40
 800cc08:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 800cc0a:	e028      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800cc0c:	4b31      	ldr	r3, [pc, #196]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc0e:	2205      	movs	r2, #5
 800cc10:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800cc12:	4b30      	ldr	r3, [pc, #192]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc14:	2220      	movs	r2, #32
 800cc16:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 800cc18:	e021      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 800cc1a:	4b2e      	ldr	r3, [pc, #184]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc1c:	2204      	movs	r2, #4
 800cc1e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 800cc20:	4b2c      	ldr	r3, [pc, #176]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc22:	2210      	movs	r2, #16
 800cc24:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800cc26:	e01a      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 800cc28:	4b2a      	ldr	r3, [pc, #168]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc2a:	2203      	movs	r2, #3
 800cc2c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800cc2e:	4b29      	ldr	r3, [pc, #164]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc30:	2208      	movs	r2, #8
 800cc32:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800cc34:	e013      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800cc36:	4b27      	ldr	r3, [pc, #156]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc38:	2202      	movs	r2, #2
 800cc3a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 800cc3c:	4b25      	ldr	r3, [pc, #148]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc3e:	2204      	movs	r2, #4
 800cc40:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800cc42:	e00c      	b.n	800cc5e <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800cc44:	4b23      	ldr	r3, [pc, #140]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc46:	2201      	movs	r2, #1
 800cc48:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 800cc4a:	4b22      	ldr	r3, [pc, #136]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc4c:	2202      	movs	r2, #2
 800cc4e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 800cc50:	e005      	b.n	800cc5e <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 800cc52:	4b20      	ldr	r3, [pc, #128]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc54:	2200      	movs	r2, #0
 800cc56:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
		return false;
 800cc5a:	2300      	movs	r3, #0
 800cc5c:	e036      	b.n	800cccc <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 800cc5e:	4b1d      	ldr	r3, [pc, #116]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800cc64:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800cc66:	4b1b      	ldr	r3, [pc, #108]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc68:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800cc6c:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 800cc6e:	4b19      	ldr	r3, [pc, #100]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc70:	69db      	ldr	r3, [r3, #28]
 800cc72:	011b      	lsls	r3, r3, #4
 800cc74:	4a17      	ldr	r2, [pc, #92]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc76:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800cc78:	4b16      	ldr	r3, [pc, #88]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc7a:	695b      	ldr	r3, [r3, #20]
 800cc7c:	4a15      	ldr	r2, [pc, #84]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc7e:	6912      	ldr	r2, [r2, #16]
 800cc80:	fb02 f303 	mul.w	r3, r2, r3
 800cc84:	4a13      	ldr	r2, [pc, #76]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc86:	8952      	ldrh	r2, [r2, #10]
 800cc88:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc8c:	4a11      	ldr	r2, [pc, #68]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc8e:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 800cc90:	4b10      	ldr	r3, [pc, #64]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc92:	691b      	ldr	r3, [r3, #16]
 800cc94:	011b      	lsls	r3, r3, #4
 800cc96:	4a0f      	ldr	r2, [pc, #60]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc98:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 800cc9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cc9c:	695b      	ldr	r3, [r3, #20]
 800cc9e:	4a0d      	ldr	r2, [pc, #52]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800cca0:	6912      	ldr	r2, [r2, #16]
 800cca2:	fb02 f303 	mul.w	r3, r2, r3
 800cca6:	0a9b      	lsrs	r3, r3, #10
 800cca8:	4a0a      	ldr	r2, [pc, #40]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800ccaa:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 800ccac:	f7ff fec4 	bl	800ca38 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 800ccb0:	2001      	movs	r0, #1
 800ccb2:	f7ff fef9 	bl	800caa8 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 800ccb6:	2002      	movs	r0, #2
 800ccb8:	f7ff fef6 	bl	800caa8 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 800ccbc:	2003      	movs	r0, #3
 800ccbe:	f7ff fef3 	bl	800caa8 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 800ccc2:	4b04      	ldr	r3, [pc, #16]	@ (800ccd4 <W25qxx_Init+0x19c>)
 800ccc4:	2200      	movs	r2, #0
 800ccc6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	return true;
 800ccca:	2301      	movs	r3, #1
}
 800cccc:	4618      	mov	r0, r3
 800ccce:	3708      	adds	r7, #8
 800ccd0:	46bd      	mov	sp, r7
 800ccd2:	bd80      	pop	{r7, pc}
 800ccd4:	20001d5c 	.word	0x20001d5c
 800ccd8:	40020800 	.word	0x40020800

0800ccdc <W25qxx_BlockToPage>:
{
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
}
//###################################################################################################################
uint32_t W25qxx_BlockToPage(uint32_t BlockAddress)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	b083      	sub	sp, #12
 800cce0:	af00      	add	r7, sp, #0
 800cce2:	6078      	str	r0, [r7, #4]
	return (BlockAddress * w25qxx.BlockSize) / w25qxx.PageSize;
 800cce4:	4b07      	ldr	r3, [pc, #28]	@ (800cd04 <W25qxx_BlockToPage+0x28>)
 800cce6:	699b      	ldr	r3, [r3, #24]
 800cce8:	687a      	ldr	r2, [r7, #4]
 800ccea:	fb02 f303 	mul.w	r3, r2, r3
 800ccee:	4a05      	ldr	r2, [pc, #20]	@ (800cd04 <W25qxx_BlockToPage+0x28>)
 800ccf0:	8952      	ldrh	r2, [r2, #10]
 800ccf2:	fbb3 f3f2 	udiv	r3, r3, r2
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	370c      	adds	r7, #12
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd00:	4770      	bx	lr
 800cd02:	bf00      	nop
 800cd04:	20001d5c 	.word	0x20001d5c

0800cd08 <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	60f8      	str	r0, [r7, #12]
 800cd10:	60b9      	str	r1, [r7, #8]
 800cd12:	607a      	str	r2, [r7, #4]
 800cd14:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800cd16:	e002      	b.n	800cd1e <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 800cd18:	2001      	movs	r0, #1
 800cd1a:	f7f4 ff63 	bl	8001be4 <HAL_Delay>
	while (w25qxx.Lock == 1)
 800cd1e:	4b37      	ldr	r3, [pc, #220]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd20:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800cd24:	2b01      	cmp	r3, #1
 800cd26:	d0f7      	beq.n	800cd18 <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 800cd28:	4b34      	ldr	r3, [pc, #208]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd2a:	2201      	movs	r2, #1
 800cd2c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 800cd30:	4b32      	ldr	r3, [pc, #200]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd32:	895b      	ldrh	r3, [r3, #10]
 800cd34:	461a      	mov	r2, r3
 800cd36:	683b      	ldr	r3, [r7, #0]
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	d802      	bhi.n	800cd42 <W25qxx_ReadPage+0x3a>
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d102      	bne.n	800cd48 <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 800cd42:	4b2e      	ldr	r3, [pc, #184]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd44:	895b      	ldrh	r3, [r3, #10]
 800cd46:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	683b      	ldr	r3, [r7, #0]
 800cd4c:	4413      	add	r3, r2
 800cd4e:	4a2b      	ldr	r2, [pc, #172]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd50:	8952      	ldrh	r2, [r2, #10]
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d905      	bls.n	800cd62 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800cd56:	4b29      	ldr	r3, [pc, #164]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd58:	895b      	ldrh	r3, [r3, #10]
 800cd5a:	461a      	mov	r2, r3
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	1ad3      	subs	r3, r2, r3
 800cd60:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 800cd62:	4b26      	ldr	r3, [pc, #152]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd64:	895b      	ldrh	r3, [r3, #10]
 800cd66:	461a      	mov	r2, r3
 800cd68:	68bb      	ldr	r3, [r7, #8]
 800cd6a:	fb02 f303 	mul.w	r3, r2, r3
 800cd6e:	687a      	ldr	r2, [r7, #4]
 800cd70:	4413      	add	r3, r2
 800cd72:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800cd74:	2200      	movs	r2, #0
 800cd76:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cd7a:	4821      	ldr	r0, [pc, #132]	@ (800ce00 <W25qxx_ReadPage+0xf8>)
 800cd7c:	f7f5 ff38 	bl	8002bf0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 800cd80:	4b1e      	ldr	r3, [pc, #120]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cd82:	781b      	ldrb	r3, [r3, #0]
 800cd84:	2b08      	cmp	r3, #8
 800cd86:	d909      	bls.n	800cd9c <W25qxx_ReadPage+0x94>
	{
		W25qxx_Spi(0x0C);
 800cd88:	200c      	movs	r0, #12
 800cd8a:	f7ff fe07 	bl	800c99c <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 800cd8e:	68bb      	ldr	r3, [r7, #8]
 800cd90:	0e1b      	lsrs	r3, r3, #24
 800cd92:	b2db      	uxtb	r3, r3
 800cd94:	4618      	mov	r0, r3
 800cd96:	f7ff fe01 	bl	800c99c <W25qxx_Spi>
 800cd9a:	e002      	b.n	800cda2 <W25qxx_ReadPage+0x9a>
	}
	else
	{
		W25qxx_Spi(0x0B);
 800cd9c:	200b      	movs	r0, #11
 800cd9e:	f7ff fdfd 	bl	800c99c <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 800cda2:	68bb      	ldr	r3, [r7, #8]
 800cda4:	0c1b      	lsrs	r3, r3, #16
 800cda6:	b2db      	uxtb	r3, r3
 800cda8:	4618      	mov	r0, r3
 800cdaa:	f7ff fdf7 	bl	800c99c <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 800cdae:	68bb      	ldr	r3, [r7, #8]
 800cdb0:	0a1b      	lsrs	r3, r3, #8
 800cdb2:	b2db      	uxtb	r3, r3
 800cdb4:	4618      	mov	r0, r3
 800cdb6:	f7ff fdf1 	bl	800c99c <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800cdba:	68bb      	ldr	r3, [r7, #8]
 800cdbc:	b2db      	uxtb	r3, r3
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7ff fdec 	bl	800c99c <W25qxx_Spi>
	W25qxx_Spi(0);
 800cdc4:	2000      	movs	r0, #0
 800cdc6:	f7ff fde9 	bl	800c99c <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	b29a      	uxth	r2, r3
 800cdce:	2364      	movs	r3, #100	@ 0x64
 800cdd0:	68f9      	ldr	r1, [r7, #12]
 800cdd2:	480c      	ldr	r0, [pc, #48]	@ (800ce04 <W25qxx_ReadPage+0xfc>)
 800cdd4:	f7f9 f91e 	bl	8006014 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800cdd8:	2201      	movs	r2, #1
 800cdda:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800cdde:	4808      	ldr	r0, [pc, #32]	@ (800ce00 <W25qxx_ReadPage+0xf8>)
 800cde0:	f7f5 ff06 	bl	8002bf0 <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 800cde4:	2001      	movs	r0, #1
 800cde6:	f7f4 fefd 	bl	8001be4 <HAL_Delay>
	w25qxx.Lock = 0;
 800cdea:	4b04      	ldr	r3, [pc, #16]	@ (800cdfc <W25qxx_ReadPage+0xf4>)
 800cdec:	2200      	movs	r2, #0
 800cdee:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
}
 800cdf2:	bf00      	nop
 800cdf4:	3710      	adds	r7, #16
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	bd80      	pop	{r7, pc}
 800cdfa:	bf00      	nop
 800cdfc:	20001d5c 	.word	0x20001d5c
 800ce00:	40020800 	.word	0x40020800
 800ce04:	20000700 	.word	0x20000700

0800ce08 <W25qxx_ReadBlock>:
	W25qxx_Delay(100);
#endif
}
//###################################################################################################################
void W25qxx_ReadBlock(uint8_t *pBuffer, uint32_t Block_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_BlockSize)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b088      	sub	sp, #32
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	60f8      	str	r0, [r7, #12]
 800ce10:	60b9      	str	r1, [r7, #8]
 800ce12:	607a      	str	r2, [r7, #4]
 800ce14:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_BlockSize > w25qxx.BlockSize) || (NumByteToRead_up_to_BlockSize == 0))
 800ce16:	4b2c      	ldr	r3, [pc, #176]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce18:	699b      	ldr	r3, [r3, #24]
 800ce1a:	683a      	ldr	r2, [r7, #0]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d802      	bhi.n	800ce26 <W25qxx_ReadBlock+0x1e>
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d102      	bne.n	800ce2c <W25qxx_ReadBlock+0x24>
		NumByteToRead_up_to_BlockSize = w25qxx.BlockSize;
 800ce26:	4b28      	ldr	r3, [pc, #160]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce28:	699b      	ldr	r3, [r3, #24]
 800ce2a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadBlock:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Block_Address, OffsetInByte, NumByteToRead_up_to_BlockSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.BlockSize)
 800ce2c:	4b26      	ldr	r3, [pc, #152]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce2e:	699b      	ldr	r3, [r3, #24]
 800ce30:	687a      	ldr	r2, [r7, #4]
 800ce32:	429a      	cmp	r2, r3
 800ce34:	d243      	bcs.n	800cebe <W25qxx_ReadBlock+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_BlockSize) > w25qxx.BlockSize)
 800ce36:	687a      	ldr	r2, [r7, #4]
 800ce38:	683b      	ldr	r3, [r7, #0]
 800ce3a:	441a      	add	r2, r3
 800ce3c:	4b22      	ldr	r3, [pc, #136]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce3e:	699b      	ldr	r3, [r3, #24]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d905      	bls.n	800ce50 <W25qxx_ReadBlock+0x48>
		BytesToRead = w25qxx.BlockSize - OffsetInByte;
 800ce44:	4b20      	ldr	r3, [pc, #128]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce46:	699a      	ldr	r2, [r3, #24]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	1ad3      	subs	r3, r2, r3
 800ce4c:	61bb      	str	r3, [r7, #24]
 800ce4e:	e001      	b.n	800ce54 <W25qxx_ReadBlock+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_BlockSize;
 800ce50:	683b      	ldr	r3, [r7, #0]
 800ce52:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_BlockToPage(Block_Address) + (OffsetInByte / w25qxx.PageSize);
 800ce54:	68b8      	ldr	r0, [r7, #8]
 800ce56:	f7ff ff41 	bl	800ccdc <W25qxx_BlockToPage>
 800ce5a:	4602      	mov	r2, r0
 800ce5c:	4b1a      	ldr	r3, [pc, #104]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce5e:	895b      	ldrh	r3, [r3, #10]
 800ce60:	4619      	mov	r1, r3
 800ce62:	687b      	ldr	r3, [r7, #4]
 800ce64:	fbb3 f3f1 	udiv	r3, r3, r1
 800ce68:	4413      	add	r3, r2
 800ce6a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 800ce6c:	4b16      	ldr	r3, [pc, #88]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce6e:	895b      	ldrh	r3, [r3, #10]
 800ce70:	461a      	mov	r2, r3
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	fbb3 f1f2 	udiv	r1, r3, r2
 800ce78:	fb01 f202 	mul.w	r2, r1, r2
 800ce7c:	1a9b      	subs	r3, r3, r2
 800ce7e:	617b      	str	r3, [r7, #20]
	do
	{

		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 800ce80:	69bb      	ldr	r3, [r7, #24]
 800ce82:	697a      	ldr	r2, [r7, #20]
 800ce84:	69f9      	ldr	r1, [r7, #28]
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	f7ff ff3e 	bl	800cd08 <W25qxx_ReadPage>
		StartPage++;
 800ce8c:	69fb      	ldr	r3, [r7, #28]
 800ce8e:	3301      	adds	r3, #1
 800ce90:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 800ce92:	4b0d      	ldr	r3, [pc, #52]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800ce94:	895b      	ldrh	r3, [r3, #10]
 800ce96:	461a      	mov	r2, r3
 800ce98:	697b      	ldr	r3, [r7, #20]
 800ce9a:	1a9a      	subs	r2, r3, r2
 800ce9c:	69bb      	ldr	r3, [r7, #24]
 800ce9e:	4413      	add	r3, r2
 800cea0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800cea2:	4b09      	ldr	r3, [pc, #36]	@ (800cec8 <W25qxx_ReadBlock+0xc0>)
 800cea4:	895b      	ldrh	r3, [r3, #10]
 800cea6:	461a      	mov	r2, r3
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	1ad3      	subs	r3, r2, r3
 800ceac:	68fa      	ldr	r2, [r7, #12]
 800ceae:	4413      	add	r3, r2
 800ceb0:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800ceb6:	69bb      	ldr	r3, [r7, #24]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	dce1      	bgt.n	800ce80 <W25qxx_ReadBlock+0x78>
 800cebc:	e000      	b.n	800cec0 <W25qxx_ReadBlock+0xb8>
		return;
 800cebe:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadBlock Done\r\n");
	W25qxx_Delay(100);
#endif
}
 800cec0:	3720      	adds	r7, #32
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	bf00      	nop
 800cec8:	20001d5c 	.word	0x20001d5c

0800cecc <siprintf>:
 800cecc:	b40e      	push	{r1, r2, r3}
 800cece:	b500      	push	{lr}
 800ced0:	b09c      	sub	sp, #112	@ 0x70
 800ced2:	ab1d      	add	r3, sp, #116	@ 0x74
 800ced4:	9002      	str	r0, [sp, #8]
 800ced6:	9006      	str	r0, [sp, #24]
 800ced8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800cedc:	4809      	ldr	r0, [pc, #36]	@ (800cf04 <siprintf+0x38>)
 800cede:	9107      	str	r1, [sp, #28]
 800cee0:	9104      	str	r1, [sp, #16]
 800cee2:	4909      	ldr	r1, [pc, #36]	@ (800cf08 <siprintf+0x3c>)
 800cee4:	f853 2b04 	ldr.w	r2, [r3], #4
 800cee8:	9105      	str	r1, [sp, #20]
 800ceea:	6800      	ldr	r0, [r0, #0]
 800ceec:	9301      	str	r3, [sp, #4]
 800ceee:	a902      	add	r1, sp, #8
 800cef0:	f000 f994 	bl	800d21c <_svfiprintf_r>
 800cef4:	9b02      	ldr	r3, [sp, #8]
 800cef6:	2200      	movs	r2, #0
 800cef8:	701a      	strb	r2, [r3, #0]
 800cefa:	b01c      	add	sp, #112	@ 0x70
 800cefc:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf00:	b003      	add	sp, #12
 800cf02:	4770      	bx	lr
 800cf04:	200005d8 	.word	0x200005d8
 800cf08:	ffff0208 	.word	0xffff0208

0800cf0c <memset>:
 800cf0c:	4402      	add	r2, r0
 800cf0e:	4603      	mov	r3, r0
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d100      	bne.n	800cf16 <memset+0xa>
 800cf14:	4770      	bx	lr
 800cf16:	f803 1b01 	strb.w	r1, [r3], #1
 800cf1a:	e7f9      	b.n	800cf10 <memset+0x4>

0800cf1c <__errno>:
 800cf1c:	4b01      	ldr	r3, [pc, #4]	@ (800cf24 <__errno+0x8>)
 800cf1e:	6818      	ldr	r0, [r3, #0]
 800cf20:	4770      	bx	lr
 800cf22:	bf00      	nop
 800cf24:	200005d8 	.word	0x200005d8

0800cf28 <__libc_init_array>:
 800cf28:	b570      	push	{r4, r5, r6, lr}
 800cf2a:	4d0d      	ldr	r5, [pc, #52]	@ (800cf60 <__libc_init_array+0x38>)
 800cf2c:	4c0d      	ldr	r4, [pc, #52]	@ (800cf64 <__libc_init_array+0x3c>)
 800cf2e:	1b64      	subs	r4, r4, r5
 800cf30:	10a4      	asrs	r4, r4, #2
 800cf32:	2600      	movs	r6, #0
 800cf34:	42a6      	cmp	r6, r4
 800cf36:	d109      	bne.n	800cf4c <__libc_init_array+0x24>
 800cf38:	4d0b      	ldr	r5, [pc, #44]	@ (800cf68 <__libc_init_array+0x40>)
 800cf3a:	4c0c      	ldr	r4, [pc, #48]	@ (800cf6c <__libc_init_array+0x44>)
 800cf3c:	f000 fc66 	bl	800d80c <_init>
 800cf40:	1b64      	subs	r4, r4, r5
 800cf42:	10a4      	asrs	r4, r4, #2
 800cf44:	2600      	movs	r6, #0
 800cf46:	42a6      	cmp	r6, r4
 800cf48:	d105      	bne.n	800cf56 <__libc_init_array+0x2e>
 800cf4a:	bd70      	pop	{r4, r5, r6, pc}
 800cf4c:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf50:	4798      	blx	r3
 800cf52:	3601      	adds	r6, #1
 800cf54:	e7ee      	b.n	800cf34 <__libc_init_array+0xc>
 800cf56:	f855 3b04 	ldr.w	r3, [r5], #4
 800cf5a:	4798      	blx	r3
 800cf5c:	3601      	adds	r6, #1
 800cf5e:	e7f2      	b.n	800cf46 <__libc_init_array+0x1e>
 800cf60:	08010428 	.word	0x08010428
 800cf64:	08010428 	.word	0x08010428
 800cf68:	08010428 	.word	0x08010428
 800cf6c:	0801042c 	.word	0x0801042c

0800cf70 <__retarget_lock_acquire_recursive>:
 800cf70:	4770      	bx	lr

0800cf72 <__retarget_lock_release_recursive>:
 800cf72:	4770      	bx	lr

0800cf74 <_free_r>:
 800cf74:	b538      	push	{r3, r4, r5, lr}
 800cf76:	4605      	mov	r5, r0
 800cf78:	2900      	cmp	r1, #0
 800cf7a:	d041      	beq.n	800d000 <_free_r+0x8c>
 800cf7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf80:	1f0c      	subs	r4, r1, #4
 800cf82:	2b00      	cmp	r3, #0
 800cf84:	bfb8      	it	lt
 800cf86:	18e4      	addlt	r4, r4, r3
 800cf88:	f000 f8e0 	bl	800d14c <__malloc_lock>
 800cf8c:	4a1d      	ldr	r2, [pc, #116]	@ (800d004 <_free_r+0x90>)
 800cf8e:	6813      	ldr	r3, [r2, #0]
 800cf90:	b933      	cbnz	r3, 800cfa0 <_free_r+0x2c>
 800cf92:	6063      	str	r3, [r4, #4]
 800cf94:	6014      	str	r4, [r2, #0]
 800cf96:	4628      	mov	r0, r5
 800cf98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf9c:	f000 b8dc 	b.w	800d158 <__malloc_unlock>
 800cfa0:	42a3      	cmp	r3, r4
 800cfa2:	d908      	bls.n	800cfb6 <_free_r+0x42>
 800cfa4:	6820      	ldr	r0, [r4, #0]
 800cfa6:	1821      	adds	r1, r4, r0
 800cfa8:	428b      	cmp	r3, r1
 800cfaa:	bf01      	itttt	eq
 800cfac:	6819      	ldreq	r1, [r3, #0]
 800cfae:	685b      	ldreq	r3, [r3, #4]
 800cfb0:	1809      	addeq	r1, r1, r0
 800cfb2:	6021      	streq	r1, [r4, #0]
 800cfb4:	e7ed      	b.n	800cf92 <_free_r+0x1e>
 800cfb6:	461a      	mov	r2, r3
 800cfb8:	685b      	ldr	r3, [r3, #4]
 800cfba:	b10b      	cbz	r3, 800cfc0 <_free_r+0x4c>
 800cfbc:	42a3      	cmp	r3, r4
 800cfbe:	d9fa      	bls.n	800cfb6 <_free_r+0x42>
 800cfc0:	6811      	ldr	r1, [r2, #0]
 800cfc2:	1850      	adds	r0, r2, r1
 800cfc4:	42a0      	cmp	r0, r4
 800cfc6:	d10b      	bne.n	800cfe0 <_free_r+0x6c>
 800cfc8:	6820      	ldr	r0, [r4, #0]
 800cfca:	4401      	add	r1, r0
 800cfcc:	1850      	adds	r0, r2, r1
 800cfce:	4283      	cmp	r3, r0
 800cfd0:	6011      	str	r1, [r2, #0]
 800cfd2:	d1e0      	bne.n	800cf96 <_free_r+0x22>
 800cfd4:	6818      	ldr	r0, [r3, #0]
 800cfd6:	685b      	ldr	r3, [r3, #4]
 800cfd8:	6053      	str	r3, [r2, #4]
 800cfda:	4408      	add	r0, r1
 800cfdc:	6010      	str	r0, [r2, #0]
 800cfde:	e7da      	b.n	800cf96 <_free_r+0x22>
 800cfe0:	d902      	bls.n	800cfe8 <_free_r+0x74>
 800cfe2:	230c      	movs	r3, #12
 800cfe4:	602b      	str	r3, [r5, #0]
 800cfe6:	e7d6      	b.n	800cf96 <_free_r+0x22>
 800cfe8:	6820      	ldr	r0, [r4, #0]
 800cfea:	1821      	adds	r1, r4, r0
 800cfec:	428b      	cmp	r3, r1
 800cfee:	bf04      	itt	eq
 800cff0:	6819      	ldreq	r1, [r3, #0]
 800cff2:	685b      	ldreq	r3, [r3, #4]
 800cff4:	6063      	str	r3, [r4, #4]
 800cff6:	bf04      	itt	eq
 800cff8:	1809      	addeq	r1, r1, r0
 800cffa:	6021      	streq	r1, [r4, #0]
 800cffc:	6054      	str	r4, [r2, #4]
 800cffe:	e7ca      	b.n	800cf96 <_free_r+0x22>
 800d000:	bd38      	pop	{r3, r4, r5, pc}
 800d002:	bf00      	nop
 800d004:	20001ec8 	.word	0x20001ec8

0800d008 <sbrk_aligned>:
 800d008:	b570      	push	{r4, r5, r6, lr}
 800d00a:	4e0f      	ldr	r6, [pc, #60]	@ (800d048 <sbrk_aligned+0x40>)
 800d00c:	460c      	mov	r4, r1
 800d00e:	6831      	ldr	r1, [r6, #0]
 800d010:	4605      	mov	r5, r0
 800d012:	b911      	cbnz	r1, 800d01a <sbrk_aligned+0x12>
 800d014:	f000 fba6 	bl	800d764 <_sbrk_r>
 800d018:	6030      	str	r0, [r6, #0]
 800d01a:	4621      	mov	r1, r4
 800d01c:	4628      	mov	r0, r5
 800d01e:	f000 fba1 	bl	800d764 <_sbrk_r>
 800d022:	1c43      	adds	r3, r0, #1
 800d024:	d103      	bne.n	800d02e <sbrk_aligned+0x26>
 800d026:	f04f 34ff 	mov.w	r4, #4294967295
 800d02a:	4620      	mov	r0, r4
 800d02c:	bd70      	pop	{r4, r5, r6, pc}
 800d02e:	1cc4      	adds	r4, r0, #3
 800d030:	f024 0403 	bic.w	r4, r4, #3
 800d034:	42a0      	cmp	r0, r4
 800d036:	d0f8      	beq.n	800d02a <sbrk_aligned+0x22>
 800d038:	1a21      	subs	r1, r4, r0
 800d03a:	4628      	mov	r0, r5
 800d03c:	f000 fb92 	bl	800d764 <_sbrk_r>
 800d040:	3001      	adds	r0, #1
 800d042:	d1f2      	bne.n	800d02a <sbrk_aligned+0x22>
 800d044:	e7ef      	b.n	800d026 <sbrk_aligned+0x1e>
 800d046:	bf00      	nop
 800d048:	20001ec4 	.word	0x20001ec4

0800d04c <_malloc_r>:
 800d04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d050:	1ccd      	adds	r5, r1, #3
 800d052:	f025 0503 	bic.w	r5, r5, #3
 800d056:	3508      	adds	r5, #8
 800d058:	2d0c      	cmp	r5, #12
 800d05a:	bf38      	it	cc
 800d05c:	250c      	movcc	r5, #12
 800d05e:	2d00      	cmp	r5, #0
 800d060:	4606      	mov	r6, r0
 800d062:	db01      	blt.n	800d068 <_malloc_r+0x1c>
 800d064:	42a9      	cmp	r1, r5
 800d066:	d904      	bls.n	800d072 <_malloc_r+0x26>
 800d068:	230c      	movs	r3, #12
 800d06a:	6033      	str	r3, [r6, #0]
 800d06c:	2000      	movs	r0, #0
 800d06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d148 <_malloc_r+0xfc>
 800d076:	f000 f869 	bl	800d14c <__malloc_lock>
 800d07a:	f8d8 3000 	ldr.w	r3, [r8]
 800d07e:	461c      	mov	r4, r3
 800d080:	bb44      	cbnz	r4, 800d0d4 <_malloc_r+0x88>
 800d082:	4629      	mov	r1, r5
 800d084:	4630      	mov	r0, r6
 800d086:	f7ff ffbf 	bl	800d008 <sbrk_aligned>
 800d08a:	1c43      	adds	r3, r0, #1
 800d08c:	4604      	mov	r4, r0
 800d08e:	d158      	bne.n	800d142 <_malloc_r+0xf6>
 800d090:	f8d8 4000 	ldr.w	r4, [r8]
 800d094:	4627      	mov	r7, r4
 800d096:	2f00      	cmp	r7, #0
 800d098:	d143      	bne.n	800d122 <_malloc_r+0xd6>
 800d09a:	2c00      	cmp	r4, #0
 800d09c:	d04b      	beq.n	800d136 <_malloc_r+0xea>
 800d09e:	6823      	ldr	r3, [r4, #0]
 800d0a0:	4639      	mov	r1, r7
 800d0a2:	4630      	mov	r0, r6
 800d0a4:	eb04 0903 	add.w	r9, r4, r3
 800d0a8:	f000 fb5c 	bl	800d764 <_sbrk_r>
 800d0ac:	4581      	cmp	r9, r0
 800d0ae:	d142      	bne.n	800d136 <_malloc_r+0xea>
 800d0b0:	6821      	ldr	r1, [r4, #0]
 800d0b2:	1a6d      	subs	r5, r5, r1
 800d0b4:	4629      	mov	r1, r5
 800d0b6:	4630      	mov	r0, r6
 800d0b8:	f7ff ffa6 	bl	800d008 <sbrk_aligned>
 800d0bc:	3001      	adds	r0, #1
 800d0be:	d03a      	beq.n	800d136 <_malloc_r+0xea>
 800d0c0:	6823      	ldr	r3, [r4, #0]
 800d0c2:	442b      	add	r3, r5
 800d0c4:	6023      	str	r3, [r4, #0]
 800d0c6:	f8d8 3000 	ldr.w	r3, [r8]
 800d0ca:	685a      	ldr	r2, [r3, #4]
 800d0cc:	bb62      	cbnz	r2, 800d128 <_malloc_r+0xdc>
 800d0ce:	f8c8 7000 	str.w	r7, [r8]
 800d0d2:	e00f      	b.n	800d0f4 <_malloc_r+0xa8>
 800d0d4:	6822      	ldr	r2, [r4, #0]
 800d0d6:	1b52      	subs	r2, r2, r5
 800d0d8:	d420      	bmi.n	800d11c <_malloc_r+0xd0>
 800d0da:	2a0b      	cmp	r2, #11
 800d0dc:	d917      	bls.n	800d10e <_malloc_r+0xc2>
 800d0de:	1961      	adds	r1, r4, r5
 800d0e0:	42a3      	cmp	r3, r4
 800d0e2:	6025      	str	r5, [r4, #0]
 800d0e4:	bf18      	it	ne
 800d0e6:	6059      	strne	r1, [r3, #4]
 800d0e8:	6863      	ldr	r3, [r4, #4]
 800d0ea:	bf08      	it	eq
 800d0ec:	f8c8 1000 	streq.w	r1, [r8]
 800d0f0:	5162      	str	r2, [r4, r5]
 800d0f2:	604b      	str	r3, [r1, #4]
 800d0f4:	4630      	mov	r0, r6
 800d0f6:	f000 f82f 	bl	800d158 <__malloc_unlock>
 800d0fa:	f104 000b 	add.w	r0, r4, #11
 800d0fe:	1d23      	adds	r3, r4, #4
 800d100:	f020 0007 	bic.w	r0, r0, #7
 800d104:	1ac2      	subs	r2, r0, r3
 800d106:	bf1c      	itt	ne
 800d108:	1a1b      	subne	r3, r3, r0
 800d10a:	50a3      	strne	r3, [r4, r2]
 800d10c:	e7af      	b.n	800d06e <_malloc_r+0x22>
 800d10e:	6862      	ldr	r2, [r4, #4]
 800d110:	42a3      	cmp	r3, r4
 800d112:	bf0c      	ite	eq
 800d114:	f8c8 2000 	streq.w	r2, [r8]
 800d118:	605a      	strne	r2, [r3, #4]
 800d11a:	e7eb      	b.n	800d0f4 <_malloc_r+0xa8>
 800d11c:	4623      	mov	r3, r4
 800d11e:	6864      	ldr	r4, [r4, #4]
 800d120:	e7ae      	b.n	800d080 <_malloc_r+0x34>
 800d122:	463c      	mov	r4, r7
 800d124:	687f      	ldr	r7, [r7, #4]
 800d126:	e7b6      	b.n	800d096 <_malloc_r+0x4a>
 800d128:	461a      	mov	r2, r3
 800d12a:	685b      	ldr	r3, [r3, #4]
 800d12c:	42a3      	cmp	r3, r4
 800d12e:	d1fb      	bne.n	800d128 <_malloc_r+0xdc>
 800d130:	2300      	movs	r3, #0
 800d132:	6053      	str	r3, [r2, #4]
 800d134:	e7de      	b.n	800d0f4 <_malloc_r+0xa8>
 800d136:	230c      	movs	r3, #12
 800d138:	6033      	str	r3, [r6, #0]
 800d13a:	4630      	mov	r0, r6
 800d13c:	f000 f80c 	bl	800d158 <__malloc_unlock>
 800d140:	e794      	b.n	800d06c <_malloc_r+0x20>
 800d142:	6005      	str	r5, [r0, #0]
 800d144:	e7d6      	b.n	800d0f4 <_malloc_r+0xa8>
 800d146:	bf00      	nop
 800d148:	20001ec8 	.word	0x20001ec8

0800d14c <__malloc_lock>:
 800d14c:	4801      	ldr	r0, [pc, #4]	@ (800d154 <__malloc_lock+0x8>)
 800d14e:	f7ff bf0f 	b.w	800cf70 <__retarget_lock_acquire_recursive>
 800d152:	bf00      	nop
 800d154:	20001ec0 	.word	0x20001ec0

0800d158 <__malloc_unlock>:
 800d158:	4801      	ldr	r0, [pc, #4]	@ (800d160 <__malloc_unlock+0x8>)
 800d15a:	f7ff bf0a 	b.w	800cf72 <__retarget_lock_release_recursive>
 800d15e:	bf00      	nop
 800d160:	20001ec0 	.word	0x20001ec0

0800d164 <__ssputs_r>:
 800d164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d168:	688e      	ldr	r6, [r1, #8]
 800d16a:	461f      	mov	r7, r3
 800d16c:	42be      	cmp	r6, r7
 800d16e:	680b      	ldr	r3, [r1, #0]
 800d170:	4682      	mov	sl, r0
 800d172:	460c      	mov	r4, r1
 800d174:	4690      	mov	r8, r2
 800d176:	d82d      	bhi.n	800d1d4 <__ssputs_r+0x70>
 800d178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d17c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d180:	d026      	beq.n	800d1d0 <__ssputs_r+0x6c>
 800d182:	6965      	ldr	r5, [r4, #20]
 800d184:	6909      	ldr	r1, [r1, #16]
 800d186:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d18a:	eba3 0901 	sub.w	r9, r3, r1
 800d18e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d192:	1c7b      	adds	r3, r7, #1
 800d194:	444b      	add	r3, r9
 800d196:	106d      	asrs	r5, r5, #1
 800d198:	429d      	cmp	r5, r3
 800d19a:	bf38      	it	cc
 800d19c:	461d      	movcc	r5, r3
 800d19e:	0553      	lsls	r3, r2, #21
 800d1a0:	d527      	bpl.n	800d1f2 <__ssputs_r+0x8e>
 800d1a2:	4629      	mov	r1, r5
 800d1a4:	f7ff ff52 	bl	800d04c <_malloc_r>
 800d1a8:	4606      	mov	r6, r0
 800d1aa:	b360      	cbz	r0, 800d206 <__ssputs_r+0xa2>
 800d1ac:	6921      	ldr	r1, [r4, #16]
 800d1ae:	464a      	mov	r2, r9
 800d1b0:	f000 fae8 	bl	800d784 <memcpy>
 800d1b4:	89a3      	ldrh	r3, [r4, #12]
 800d1b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1be:	81a3      	strh	r3, [r4, #12]
 800d1c0:	6126      	str	r6, [r4, #16]
 800d1c2:	6165      	str	r5, [r4, #20]
 800d1c4:	444e      	add	r6, r9
 800d1c6:	eba5 0509 	sub.w	r5, r5, r9
 800d1ca:	6026      	str	r6, [r4, #0]
 800d1cc:	60a5      	str	r5, [r4, #8]
 800d1ce:	463e      	mov	r6, r7
 800d1d0:	42be      	cmp	r6, r7
 800d1d2:	d900      	bls.n	800d1d6 <__ssputs_r+0x72>
 800d1d4:	463e      	mov	r6, r7
 800d1d6:	6820      	ldr	r0, [r4, #0]
 800d1d8:	4632      	mov	r2, r6
 800d1da:	4641      	mov	r1, r8
 800d1dc:	f000 faa8 	bl	800d730 <memmove>
 800d1e0:	68a3      	ldr	r3, [r4, #8]
 800d1e2:	1b9b      	subs	r3, r3, r6
 800d1e4:	60a3      	str	r3, [r4, #8]
 800d1e6:	6823      	ldr	r3, [r4, #0]
 800d1e8:	4433      	add	r3, r6
 800d1ea:	6023      	str	r3, [r4, #0]
 800d1ec:	2000      	movs	r0, #0
 800d1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d1f2:	462a      	mov	r2, r5
 800d1f4:	f000 fad4 	bl	800d7a0 <_realloc_r>
 800d1f8:	4606      	mov	r6, r0
 800d1fa:	2800      	cmp	r0, #0
 800d1fc:	d1e0      	bne.n	800d1c0 <__ssputs_r+0x5c>
 800d1fe:	6921      	ldr	r1, [r4, #16]
 800d200:	4650      	mov	r0, sl
 800d202:	f7ff feb7 	bl	800cf74 <_free_r>
 800d206:	230c      	movs	r3, #12
 800d208:	f8ca 3000 	str.w	r3, [sl]
 800d20c:	89a3      	ldrh	r3, [r4, #12]
 800d20e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d212:	81a3      	strh	r3, [r4, #12]
 800d214:	f04f 30ff 	mov.w	r0, #4294967295
 800d218:	e7e9      	b.n	800d1ee <__ssputs_r+0x8a>
	...

0800d21c <_svfiprintf_r>:
 800d21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d220:	4698      	mov	r8, r3
 800d222:	898b      	ldrh	r3, [r1, #12]
 800d224:	061b      	lsls	r3, r3, #24
 800d226:	b09d      	sub	sp, #116	@ 0x74
 800d228:	4607      	mov	r7, r0
 800d22a:	460d      	mov	r5, r1
 800d22c:	4614      	mov	r4, r2
 800d22e:	d510      	bpl.n	800d252 <_svfiprintf_r+0x36>
 800d230:	690b      	ldr	r3, [r1, #16]
 800d232:	b973      	cbnz	r3, 800d252 <_svfiprintf_r+0x36>
 800d234:	2140      	movs	r1, #64	@ 0x40
 800d236:	f7ff ff09 	bl	800d04c <_malloc_r>
 800d23a:	6028      	str	r0, [r5, #0]
 800d23c:	6128      	str	r0, [r5, #16]
 800d23e:	b930      	cbnz	r0, 800d24e <_svfiprintf_r+0x32>
 800d240:	230c      	movs	r3, #12
 800d242:	603b      	str	r3, [r7, #0]
 800d244:	f04f 30ff 	mov.w	r0, #4294967295
 800d248:	b01d      	add	sp, #116	@ 0x74
 800d24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d24e:	2340      	movs	r3, #64	@ 0x40
 800d250:	616b      	str	r3, [r5, #20]
 800d252:	2300      	movs	r3, #0
 800d254:	9309      	str	r3, [sp, #36]	@ 0x24
 800d256:	2320      	movs	r3, #32
 800d258:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d25c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d260:	2330      	movs	r3, #48	@ 0x30
 800d262:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d400 <_svfiprintf_r+0x1e4>
 800d266:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d26a:	f04f 0901 	mov.w	r9, #1
 800d26e:	4623      	mov	r3, r4
 800d270:	469a      	mov	sl, r3
 800d272:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d276:	b10a      	cbz	r2, 800d27c <_svfiprintf_r+0x60>
 800d278:	2a25      	cmp	r2, #37	@ 0x25
 800d27a:	d1f9      	bne.n	800d270 <_svfiprintf_r+0x54>
 800d27c:	ebba 0b04 	subs.w	fp, sl, r4
 800d280:	d00b      	beq.n	800d29a <_svfiprintf_r+0x7e>
 800d282:	465b      	mov	r3, fp
 800d284:	4622      	mov	r2, r4
 800d286:	4629      	mov	r1, r5
 800d288:	4638      	mov	r0, r7
 800d28a:	f7ff ff6b 	bl	800d164 <__ssputs_r>
 800d28e:	3001      	adds	r0, #1
 800d290:	f000 80a7 	beq.w	800d3e2 <_svfiprintf_r+0x1c6>
 800d294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d296:	445a      	add	r2, fp
 800d298:	9209      	str	r2, [sp, #36]	@ 0x24
 800d29a:	f89a 3000 	ldrb.w	r3, [sl]
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	f000 809f 	beq.w	800d3e2 <_svfiprintf_r+0x1c6>
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d2aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d2ae:	f10a 0a01 	add.w	sl, sl, #1
 800d2b2:	9304      	str	r3, [sp, #16]
 800d2b4:	9307      	str	r3, [sp, #28]
 800d2b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d2ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800d2bc:	4654      	mov	r4, sl
 800d2be:	2205      	movs	r2, #5
 800d2c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2c4:	484e      	ldr	r0, [pc, #312]	@ (800d400 <_svfiprintf_r+0x1e4>)
 800d2c6:	f7f2 ff8b 	bl	80001e0 <memchr>
 800d2ca:	9a04      	ldr	r2, [sp, #16]
 800d2cc:	b9d8      	cbnz	r0, 800d306 <_svfiprintf_r+0xea>
 800d2ce:	06d0      	lsls	r0, r2, #27
 800d2d0:	bf44      	itt	mi
 800d2d2:	2320      	movmi	r3, #32
 800d2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2d8:	0711      	lsls	r1, r2, #28
 800d2da:	bf44      	itt	mi
 800d2dc:	232b      	movmi	r3, #43	@ 0x2b
 800d2de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d2e2:	f89a 3000 	ldrb.w	r3, [sl]
 800d2e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d2e8:	d015      	beq.n	800d316 <_svfiprintf_r+0xfa>
 800d2ea:	9a07      	ldr	r2, [sp, #28]
 800d2ec:	4654      	mov	r4, sl
 800d2ee:	2000      	movs	r0, #0
 800d2f0:	f04f 0c0a 	mov.w	ip, #10
 800d2f4:	4621      	mov	r1, r4
 800d2f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2fa:	3b30      	subs	r3, #48	@ 0x30
 800d2fc:	2b09      	cmp	r3, #9
 800d2fe:	d94b      	bls.n	800d398 <_svfiprintf_r+0x17c>
 800d300:	b1b0      	cbz	r0, 800d330 <_svfiprintf_r+0x114>
 800d302:	9207      	str	r2, [sp, #28]
 800d304:	e014      	b.n	800d330 <_svfiprintf_r+0x114>
 800d306:	eba0 0308 	sub.w	r3, r0, r8
 800d30a:	fa09 f303 	lsl.w	r3, r9, r3
 800d30e:	4313      	orrs	r3, r2
 800d310:	9304      	str	r3, [sp, #16]
 800d312:	46a2      	mov	sl, r4
 800d314:	e7d2      	b.n	800d2bc <_svfiprintf_r+0xa0>
 800d316:	9b03      	ldr	r3, [sp, #12]
 800d318:	1d19      	adds	r1, r3, #4
 800d31a:	681b      	ldr	r3, [r3, #0]
 800d31c:	9103      	str	r1, [sp, #12]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	bfbb      	ittet	lt
 800d322:	425b      	neglt	r3, r3
 800d324:	f042 0202 	orrlt.w	r2, r2, #2
 800d328:	9307      	strge	r3, [sp, #28]
 800d32a:	9307      	strlt	r3, [sp, #28]
 800d32c:	bfb8      	it	lt
 800d32e:	9204      	strlt	r2, [sp, #16]
 800d330:	7823      	ldrb	r3, [r4, #0]
 800d332:	2b2e      	cmp	r3, #46	@ 0x2e
 800d334:	d10a      	bne.n	800d34c <_svfiprintf_r+0x130>
 800d336:	7863      	ldrb	r3, [r4, #1]
 800d338:	2b2a      	cmp	r3, #42	@ 0x2a
 800d33a:	d132      	bne.n	800d3a2 <_svfiprintf_r+0x186>
 800d33c:	9b03      	ldr	r3, [sp, #12]
 800d33e:	1d1a      	adds	r2, r3, #4
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	9203      	str	r2, [sp, #12]
 800d344:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d348:	3402      	adds	r4, #2
 800d34a:	9305      	str	r3, [sp, #20]
 800d34c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d410 <_svfiprintf_r+0x1f4>
 800d350:	7821      	ldrb	r1, [r4, #0]
 800d352:	2203      	movs	r2, #3
 800d354:	4650      	mov	r0, sl
 800d356:	f7f2 ff43 	bl	80001e0 <memchr>
 800d35a:	b138      	cbz	r0, 800d36c <_svfiprintf_r+0x150>
 800d35c:	9b04      	ldr	r3, [sp, #16]
 800d35e:	eba0 000a 	sub.w	r0, r0, sl
 800d362:	2240      	movs	r2, #64	@ 0x40
 800d364:	4082      	lsls	r2, r0
 800d366:	4313      	orrs	r3, r2
 800d368:	3401      	adds	r4, #1
 800d36a:	9304      	str	r3, [sp, #16]
 800d36c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d370:	4824      	ldr	r0, [pc, #144]	@ (800d404 <_svfiprintf_r+0x1e8>)
 800d372:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d376:	2206      	movs	r2, #6
 800d378:	f7f2 ff32 	bl	80001e0 <memchr>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d036      	beq.n	800d3ee <_svfiprintf_r+0x1d2>
 800d380:	4b21      	ldr	r3, [pc, #132]	@ (800d408 <_svfiprintf_r+0x1ec>)
 800d382:	bb1b      	cbnz	r3, 800d3cc <_svfiprintf_r+0x1b0>
 800d384:	9b03      	ldr	r3, [sp, #12]
 800d386:	3307      	adds	r3, #7
 800d388:	f023 0307 	bic.w	r3, r3, #7
 800d38c:	3308      	adds	r3, #8
 800d38e:	9303      	str	r3, [sp, #12]
 800d390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d392:	4433      	add	r3, r6
 800d394:	9309      	str	r3, [sp, #36]	@ 0x24
 800d396:	e76a      	b.n	800d26e <_svfiprintf_r+0x52>
 800d398:	fb0c 3202 	mla	r2, ip, r2, r3
 800d39c:	460c      	mov	r4, r1
 800d39e:	2001      	movs	r0, #1
 800d3a0:	e7a8      	b.n	800d2f4 <_svfiprintf_r+0xd8>
 800d3a2:	2300      	movs	r3, #0
 800d3a4:	3401      	adds	r4, #1
 800d3a6:	9305      	str	r3, [sp, #20]
 800d3a8:	4619      	mov	r1, r3
 800d3aa:	f04f 0c0a 	mov.w	ip, #10
 800d3ae:	4620      	mov	r0, r4
 800d3b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d3b4:	3a30      	subs	r2, #48	@ 0x30
 800d3b6:	2a09      	cmp	r2, #9
 800d3b8:	d903      	bls.n	800d3c2 <_svfiprintf_r+0x1a6>
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d0c6      	beq.n	800d34c <_svfiprintf_r+0x130>
 800d3be:	9105      	str	r1, [sp, #20]
 800d3c0:	e7c4      	b.n	800d34c <_svfiprintf_r+0x130>
 800d3c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	e7f0      	b.n	800d3ae <_svfiprintf_r+0x192>
 800d3cc:	ab03      	add	r3, sp, #12
 800d3ce:	9300      	str	r3, [sp, #0]
 800d3d0:	462a      	mov	r2, r5
 800d3d2:	4b0e      	ldr	r3, [pc, #56]	@ (800d40c <_svfiprintf_r+0x1f0>)
 800d3d4:	a904      	add	r1, sp, #16
 800d3d6:	4638      	mov	r0, r7
 800d3d8:	f3af 8000 	nop.w
 800d3dc:	1c42      	adds	r2, r0, #1
 800d3de:	4606      	mov	r6, r0
 800d3e0:	d1d6      	bne.n	800d390 <_svfiprintf_r+0x174>
 800d3e2:	89ab      	ldrh	r3, [r5, #12]
 800d3e4:	065b      	lsls	r3, r3, #25
 800d3e6:	f53f af2d 	bmi.w	800d244 <_svfiprintf_r+0x28>
 800d3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d3ec:	e72c      	b.n	800d248 <_svfiprintf_r+0x2c>
 800d3ee:	ab03      	add	r3, sp, #12
 800d3f0:	9300      	str	r3, [sp, #0]
 800d3f2:	462a      	mov	r2, r5
 800d3f4:	4b05      	ldr	r3, [pc, #20]	@ (800d40c <_svfiprintf_r+0x1f0>)
 800d3f6:	a904      	add	r1, sp, #16
 800d3f8:	4638      	mov	r0, r7
 800d3fa:	f000 f879 	bl	800d4f0 <_printf_i>
 800d3fe:	e7ed      	b.n	800d3dc <_svfiprintf_r+0x1c0>
 800d400:	080103eb 	.word	0x080103eb
 800d404:	080103f5 	.word	0x080103f5
 800d408:	00000000 	.word	0x00000000
 800d40c:	0800d165 	.word	0x0800d165
 800d410:	080103f1 	.word	0x080103f1

0800d414 <_printf_common>:
 800d414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d418:	4616      	mov	r6, r2
 800d41a:	4698      	mov	r8, r3
 800d41c:	688a      	ldr	r2, [r1, #8]
 800d41e:	690b      	ldr	r3, [r1, #16]
 800d420:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d424:	4293      	cmp	r3, r2
 800d426:	bfb8      	it	lt
 800d428:	4613      	movlt	r3, r2
 800d42a:	6033      	str	r3, [r6, #0]
 800d42c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d430:	4607      	mov	r7, r0
 800d432:	460c      	mov	r4, r1
 800d434:	b10a      	cbz	r2, 800d43a <_printf_common+0x26>
 800d436:	3301      	adds	r3, #1
 800d438:	6033      	str	r3, [r6, #0]
 800d43a:	6823      	ldr	r3, [r4, #0]
 800d43c:	0699      	lsls	r1, r3, #26
 800d43e:	bf42      	ittt	mi
 800d440:	6833      	ldrmi	r3, [r6, #0]
 800d442:	3302      	addmi	r3, #2
 800d444:	6033      	strmi	r3, [r6, #0]
 800d446:	6825      	ldr	r5, [r4, #0]
 800d448:	f015 0506 	ands.w	r5, r5, #6
 800d44c:	d106      	bne.n	800d45c <_printf_common+0x48>
 800d44e:	f104 0a19 	add.w	sl, r4, #25
 800d452:	68e3      	ldr	r3, [r4, #12]
 800d454:	6832      	ldr	r2, [r6, #0]
 800d456:	1a9b      	subs	r3, r3, r2
 800d458:	42ab      	cmp	r3, r5
 800d45a:	dc26      	bgt.n	800d4aa <_printf_common+0x96>
 800d45c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d460:	6822      	ldr	r2, [r4, #0]
 800d462:	3b00      	subs	r3, #0
 800d464:	bf18      	it	ne
 800d466:	2301      	movne	r3, #1
 800d468:	0692      	lsls	r2, r2, #26
 800d46a:	d42b      	bmi.n	800d4c4 <_printf_common+0xb0>
 800d46c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d470:	4641      	mov	r1, r8
 800d472:	4638      	mov	r0, r7
 800d474:	47c8      	blx	r9
 800d476:	3001      	adds	r0, #1
 800d478:	d01e      	beq.n	800d4b8 <_printf_common+0xa4>
 800d47a:	6823      	ldr	r3, [r4, #0]
 800d47c:	6922      	ldr	r2, [r4, #16]
 800d47e:	f003 0306 	and.w	r3, r3, #6
 800d482:	2b04      	cmp	r3, #4
 800d484:	bf02      	ittt	eq
 800d486:	68e5      	ldreq	r5, [r4, #12]
 800d488:	6833      	ldreq	r3, [r6, #0]
 800d48a:	1aed      	subeq	r5, r5, r3
 800d48c:	68a3      	ldr	r3, [r4, #8]
 800d48e:	bf0c      	ite	eq
 800d490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d494:	2500      	movne	r5, #0
 800d496:	4293      	cmp	r3, r2
 800d498:	bfc4      	itt	gt
 800d49a:	1a9b      	subgt	r3, r3, r2
 800d49c:	18ed      	addgt	r5, r5, r3
 800d49e:	2600      	movs	r6, #0
 800d4a0:	341a      	adds	r4, #26
 800d4a2:	42b5      	cmp	r5, r6
 800d4a4:	d11a      	bne.n	800d4dc <_printf_common+0xc8>
 800d4a6:	2000      	movs	r0, #0
 800d4a8:	e008      	b.n	800d4bc <_printf_common+0xa8>
 800d4aa:	2301      	movs	r3, #1
 800d4ac:	4652      	mov	r2, sl
 800d4ae:	4641      	mov	r1, r8
 800d4b0:	4638      	mov	r0, r7
 800d4b2:	47c8      	blx	r9
 800d4b4:	3001      	adds	r0, #1
 800d4b6:	d103      	bne.n	800d4c0 <_printf_common+0xac>
 800d4b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4c0:	3501      	adds	r5, #1
 800d4c2:	e7c6      	b.n	800d452 <_printf_common+0x3e>
 800d4c4:	18e1      	adds	r1, r4, r3
 800d4c6:	1c5a      	adds	r2, r3, #1
 800d4c8:	2030      	movs	r0, #48	@ 0x30
 800d4ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d4ce:	4422      	add	r2, r4
 800d4d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d4d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d4d8:	3302      	adds	r3, #2
 800d4da:	e7c7      	b.n	800d46c <_printf_common+0x58>
 800d4dc:	2301      	movs	r3, #1
 800d4de:	4622      	mov	r2, r4
 800d4e0:	4641      	mov	r1, r8
 800d4e2:	4638      	mov	r0, r7
 800d4e4:	47c8      	blx	r9
 800d4e6:	3001      	adds	r0, #1
 800d4e8:	d0e6      	beq.n	800d4b8 <_printf_common+0xa4>
 800d4ea:	3601      	adds	r6, #1
 800d4ec:	e7d9      	b.n	800d4a2 <_printf_common+0x8e>
	...

0800d4f0 <_printf_i>:
 800d4f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d4f4:	7e0f      	ldrb	r7, [r1, #24]
 800d4f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d4f8:	2f78      	cmp	r7, #120	@ 0x78
 800d4fa:	4691      	mov	r9, r2
 800d4fc:	4680      	mov	r8, r0
 800d4fe:	460c      	mov	r4, r1
 800d500:	469a      	mov	sl, r3
 800d502:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d506:	d807      	bhi.n	800d518 <_printf_i+0x28>
 800d508:	2f62      	cmp	r7, #98	@ 0x62
 800d50a:	d80a      	bhi.n	800d522 <_printf_i+0x32>
 800d50c:	2f00      	cmp	r7, #0
 800d50e:	f000 80d2 	beq.w	800d6b6 <_printf_i+0x1c6>
 800d512:	2f58      	cmp	r7, #88	@ 0x58
 800d514:	f000 80b9 	beq.w	800d68a <_printf_i+0x19a>
 800d518:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d51c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d520:	e03a      	b.n	800d598 <_printf_i+0xa8>
 800d522:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d526:	2b15      	cmp	r3, #21
 800d528:	d8f6      	bhi.n	800d518 <_printf_i+0x28>
 800d52a:	a101      	add	r1, pc, #4	@ (adr r1, 800d530 <_printf_i+0x40>)
 800d52c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d530:	0800d589 	.word	0x0800d589
 800d534:	0800d59d 	.word	0x0800d59d
 800d538:	0800d519 	.word	0x0800d519
 800d53c:	0800d519 	.word	0x0800d519
 800d540:	0800d519 	.word	0x0800d519
 800d544:	0800d519 	.word	0x0800d519
 800d548:	0800d59d 	.word	0x0800d59d
 800d54c:	0800d519 	.word	0x0800d519
 800d550:	0800d519 	.word	0x0800d519
 800d554:	0800d519 	.word	0x0800d519
 800d558:	0800d519 	.word	0x0800d519
 800d55c:	0800d69d 	.word	0x0800d69d
 800d560:	0800d5c7 	.word	0x0800d5c7
 800d564:	0800d657 	.word	0x0800d657
 800d568:	0800d519 	.word	0x0800d519
 800d56c:	0800d519 	.word	0x0800d519
 800d570:	0800d6bf 	.word	0x0800d6bf
 800d574:	0800d519 	.word	0x0800d519
 800d578:	0800d5c7 	.word	0x0800d5c7
 800d57c:	0800d519 	.word	0x0800d519
 800d580:	0800d519 	.word	0x0800d519
 800d584:	0800d65f 	.word	0x0800d65f
 800d588:	6833      	ldr	r3, [r6, #0]
 800d58a:	1d1a      	adds	r2, r3, #4
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	6032      	str	r2, [r6, #0]
 800d590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d594:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d598:	2301      	movs	r3, #1
 800d59a:	e09d      	b.n	800d6d8 <_printf_i+0x1e8>
 800d59c:	6833      	ldr	r3, [r6, #0]
 800d59e:	6820      	ldr	r0, [r4, #0]
 800d5a0:	1d19      	adds	r1, r3, #4
 800d5a2:	6031      	str	r1, [r6, #0]
 800d5a4:	0606      	lsls	r6, r0, #24
 800d5a6:	d501      	bpl.n	800d5ac <_printf_i+0xbc>
 800d5a8:	681d      	ldr	r5, [r3, #0]
 800d5aa:	e003      	b.n	800d5b4 <_printf_i+0xc4>
 800d5ac:	0645      	lsls	r5, r0, #25
 800d5ae:	d5fb      	bpl.n	800d5a8 <_printf_i+0xb8>
 800d5b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d5b4:	2d00      	cmp	r5, #0
 800d5b6:	da03      	bge.n	800d5c0 <_printf_i+0xd0>
 800d5b8:	232d      	movs	r3, #45	@ 0x2d
 800d5ba:	426d      	negs	r5, r5
 800d5bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d5c0:	4859      	ldr	r0, [pc, #356]	@ (800d728 <_printf_i+0x238>)
 800d5c2:	230a      	movs	r3, #10
 800d5c4:	e011      	b.n	800d5ea <_printf_i+0xfa>
 800d5c6:	6821      	ldr	r1, [r4, #0]
 800d5c8:	6833      	ldr	r3, [r6, #0]
 800d5ca:	0608      	lsls	r0, r1, #24
 800d5cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800d5d0:	d402      	bmi.n	800d5d8 <_printf_i+0xe8>
 800d5d2:	0649      	lsls	r1, r1, #25
 800d5d4:	bf48      	it	mi
 800d5d6:	b2ad      	uxthmi	r5, r5
 800d5d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800d5da:	4853      	ldr	r0, [pc, #332]	@ (800d728 <_printf_i+0x238>)
 800d5dc:	6033      	str	r3, [r6, #0]
 800d5de:	bf14      	ite	ne
 800d5e0:	230a      	movne	r3, #10
 800d5e2:	2308      	moveq	r3, #8
 800d5e4:	2100      	movs	r1, #0
 800d5e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d5ea:	6866      	ldr	r6, [r4, #4]
 800d5ec:	60a6      	str	r6, [r4, #8]
 800d5ee:	2e00      	cmp	r6, #0
 800d5f0:	bfa2      	ittt	ge
 800d5f2:	6821      	ldrge	r1, [r4, #0]
 800d5f4:	f021 0104 	bicge.w	r1, r1, #4
 800d5f8:	6021      	strge	r1, [r4, #0]
 800d5fa:	b90d      	cbnz	r5, 800d600 <_printf_i+0x110>
 800d5fc:	2e00      	cmp	r6, #0
 800d5fe:	d04b      	beq.n	800d698 <_printf_i+0x1a8>
 800d600:	4616      	mov	r6, r2
 800d602:	fbb5 f1f3 	udiv	r1, r5, r3
 800d606:	fb03 5711 	mls	r7, r3, r1, r5
 800d60a:	5dc7      	ldrb	r7, [r0, r7]
 800d60c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d610:	462f      	mov	r7, r5
 800d612:	42bb      	cmp	r3, r7
 800d614:	460d      	mov	r5, r1
 800d616:	d9f4      	bls.n	800d602 <_printf_i+0x112>
 800d618:	2b08      	cmp	r3, #8
 800d61a:	d10b      	bne.n	800d634 <_printf_i+0x144>
 800d61c:	6823      	ldr	r3, [r4, #0]
 800d61e:	07df      	lsls	r7, r3, #31
 800d620:	d508      	bpl.n	800d634 <_printf_i+0x144>
 800d622:	6923      	ldr	r3, [r4, #16]
 800d624:	6861      	ldr	r1, [r4, #4]
 800d626:	4299      	cmp	r1, r3
 800d628:	bfde      	ittt	le
 800d62a:	2330      	movle	r3, #48	@ 0x30
 800d62c:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d630:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d634:	1b92      	subs	r2, r2, r6
 800d636:	6122      	str	r2, [r4, #16]
 800d638:	f8cd a000 	str.w	sl, [sp]
 800d63c:	464b      	mov	r3, r9
 800d63e:	aa03      	add	r2, sp, #12
 800d640:	4621      	mov	r1, r4
 800d642:	4640      	mov	r0, r8
 800d644:	f7ff fee6 	bl	800d414 <_printf_common>
 800d648:	3001      	adds	r0, #1
 800d64a:	d14a      	bne.n	800d6e2 <_printf_i+0x1f2>
 800d64c:	f04f 30ff 	mov.w	r0, #4294967295
 800d650:	b004      	add	sp, #16
 800d652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d656:	6823      	ldr	r3, [r4, #0]
 800d658:	f043 0320 	orr.w	r3, r3, #32
 800d65c:	6023      	str	r3, [r4, #0]
 800d65e:	4833      	ldr	r0, [pc, #204]	@ (800d72c <_printf_i+0x23c>)
 800d660:	2778      	movs	r7, #120	@ 0x78
 800d662:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d666:	6823      	ldr	r3, [r4, #0]
 800d668:	6831      	ldr	r1, [r6, #0]
 800d66a:	061f      	lsls	r7, r3, #24
 800d66c:	f851 5b04 	ldr.w	r5, [r1], #4
 800d670:	d402      	bmi.n	800d678 <_printf_i+0x188>
 800d672:	065f      	lsls	r7, r3, #25
 800d674:	bf48      	it	mi
 800d676:	b2ad      	uxthmi	r5, r5
 800d678:	6031      	str	r1, [r6, #0]
 800d67a:	07d9      	lsls	r1, r3, #31
 800d67c:	bf44      	itt	mi
 800d67e:	f043 0320 	orrmi.w	r3, r3, #32
 800d682:	6023      	strmi	r3, [r4, #0]
 800d684:	b11d      	cbz	r5, 800d68e <_printf_i+0x19e>
 800d686:	2310      	movs	r3, #16
 800d688:	e7ac      	b.n	800d5e4 <_printf_i+0xf4>
 800d68a:	4827      	ldr	r0, [pc, #156]	@ (800d728 <_printf_i+0x238>)
 800d68c:	e7e9      	b.n	800d662 <_printf_i+0x172>
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	f023 0320 	bic.w	r3, r3, #32
 800d694:	6023      	str	r3, [r4, #0]
 800d696:	e7f6      	b.n	800d686 <_printf_i+0x196>
 800d698:	4616      	mov	r6, r2
 800d69a:	e7bd      	b.n	800d618 <_printf_i+0x128>
 800d69c:	6833      	ldr	r3, [r6, #0]
 800d69e:	6825      	ldr	r5, [r4, #0]
 800d6a0:	6961      	ldr	r1, [r4, #20]
 800d6a2:	1d18      	adds	r0, r3, #4
 800d6a4:	6030      	str	r0, [r6, #0]
 800d6a6:	062e      	lsls	r6, r5, #24
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	d501      	bpl.n	800d6b0 <_printf_i+0x1c0>
 800d6ac:	6019      	str	r1, [r3, #0]
 800d6ae:	e002      	b.n	800d6b6 <_printf_i+0x1c6>
 800d6b0:	0668      	lsls	r0, r5, #25
 800d6b2:	d5fb      	bpl.n	800d6ac <_printf_i+0x1bc>
 800d6b4:	8019      	strh	r1, [r3, #0]
 800d6b6:	2300      	movs	r3, #0
 800d6b8:	6123      	str	r3, [r4, #16]
 800d6ba:	4616      	mov	r6, r2
 800d6bc:	e7bc      	b.n	800d638 <_printf_i+0x148>
 800d6be:	6833      	ldr	r3, [r6, #0]
 800d6c0:	1d1a      	adds	r2, r3, #4
 800d6c2:	6032      	str	r2, [r6, #0]
 800d6c4:	681e      	ldr	r6, [r3, #0]
 800d6c6:	6862      	ldr	r2, [r4, #4]
 800d6c8:	2100      	movs	r1, #0
 800d6ca:	4630      	mov	r0, r6
 800d6cc:	f7f2 fd88 	bl	80001e0 <memchr>
 800d6d0:	b108      	cbz	r0, 800d6d6 <_printf_i+0x1e6>
 800d6d2:	1b80      	subs	r0, r0, r6
 800d6d4:	6060      	str	r0, [r4, #4]
 800d6d6:	6863      	ldr	r3, [r4, #4]
 800d6d8:	6123      	str	r3, [r4, #16]
 800d6da:	2300      	movs	r3, #0
 800d6dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d6e0:	e7aa      	b.n	800d638 <_printf_i+0x148>
 800d6e2:	6923      	ldr	r3, [r4, #16]
 800d6e4:	4632      	mov	r2, r6
 800d6e6:	4649      	mov	r1, r9
 800d6e8:	4640      	mov	r0, r8
 800d6ea:	47d0      	blx	sl
 800d6ec:	3001      	adds	r0, #1
 800d6ee:	d0ad      	beq.n	800d64c <_printf_i+0x15c>
 800d6f0:	6823      	ldr	r3, [r4, #0]
 800d6f2:	079b      	lsls	r3, r3, #30
 800d6f4:	d413      	bmi.n	800d71e <_printf_i+0x22e>
 800d6f6:	68e0      	ldr	r0, [r4, #12]
 800d6f8:	9b03      	ldr	r3, [sp, #12]
 800d6fa:	4298      	cmp	r0, r3
 800d6fc:	bfb8      	it	lt
 800d6fe:	4618      	movlt	r0, r3
 800d700:	e7a6      	b.n	800d650 <_printf_i+0x160>
 800d702:	2301      	movs	r3, #1
 800d704:	4632      	mov	r2, r6
 800d706:	4649      	mov	r1, r9
 800d708:	4640      	mov	r0, r8
 800d70a:	47d0      	blx	sl
 800d70c:	3001      	adds	r0, #1
 800d70e:	d09d      	beq.n	800d64c <_printf_i+0x15c>
 800d710:	3501      	adds	r5, #1
 800d712:	68e3      	ldr	r3, [r4, #12]
 800d714:	9903      	ldr	r1, [sp, #12]
 800d716:	1a5b      	subs	r3, r3, r1
 800d718:	42ab      	cmp	r3, r5
 800d71a:	dcf2      	bgt.n	800d702 <_printf_i+0x212>
 800d71c:	e7eb      	b.n	800d6f6 <_printf_i+0x206>
 800d71e:	2500      	movs	r5, #0
 800d720:	f104 0619 	add.w	r6, r4, #25
 800d724:	e7f5      	b.n	800d712 <_printf_i+0x222>
 800d726:	bf00      	nop
 800d728:	080103fc 	.word	0x080103fc
 800d72c:	0801040d 	.word	0x0801040d

0800d730 <memmove>:
 800d730:	4288      	cmp	r0, r1
 800d732:	b510      	push	{r4, lr}
 800d734:	eb01 0402 	add.w	r4, r1, r2
 800d738:	d902      	bls.n	800d740 <memmove+0x10>
 800d73a:	4284      	cmp	r4, r0
 800d73c:	4623      	mov	r3, r4
 800d73e:	d807      	bhi.n	800d750 <memmove+0x20>
 800d740:	1e43      	subs	r3, r0, #1
 800d742:	42a1      	cmp	r1, r4
 800d744:	d008      	beq.n	800d758 <memmove+0x28>
 800d746:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d74a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d74e:	e7f8      	b.n	800d742 <memmove+0x12>
 800d750:	4402      	add	r2, r0
 800d752:	4601      	mov	r1, r0
 800d754:	428a      	cmp	r2, r1
 800d756:	d100      	bne.n	800d75a <memmove+0x2a>
 800d758:	bd10      	pop	{r4, pc}
 800d75a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d75e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d762:	e7f7      	b.n	800d754 <memmove+0x24>

0800d764 <_sbrk_r>:
 800d764:	b538      	push	{r3, r4, r5, lr}
 800d766:	4d06      	ldr	r5, [pc, #24]	@ (800d780 <_sbrk_r+0x1c>)
 800d768:	2300      	movs	r3, #0
 800d76a:	4604      	mov	r4, r0
 800d76c:	4608      	mov	r0, r1
 800d76e:	602b      	str	r3, [r5, #0]
 800d770:	f7f4 f954 	bl	8001a1c <_sbrk>
 800d774:	1c43      	adds	r3, r0, #1
 800d776:	d102      	bne.n	800d77e <_sbrk_r+0x1a>
 800d778:	682b      	ldr	r3, [r5, #0]
 800d77a:	b103      	cbz	r3, 800d77e <_sbrk_r+0x1a>
 800d77c:	6023      	str	r3, [r4, #0]
 800d77e:	bd38      	pop	{r3, r4, r5, pc}
 800d780:	20001ebc 	.word	0x20001ebc

0800d784 <memcpy>:
 800d784:	440a      	add	r2, r1
 800d786:	4291      	cmp	r1, r2
 800d788:	f100 33ff 	add.w	r3, r0, #4294967295
 800d78c:	d100      	bne.n	800d790 <memcpy+0xc>
 800d78e:	4770      	bx	lr
 800d790:	b510      	push	{r4, lr}
 800d792:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d796:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d79a:	4291      	cmp	r1, r2
 800d79c:	d1f9      	bne.n	800d792 <memcpy+0xe>
 800d79e:	bd10      	pop	{r4, pc}

0800d7a0 <_realloc_r>:
 800d7a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7a4:	4680      	mov	r8, r0
 800d7a6:	4615      	mov	r5, r2
 800d7a8:	460c      	mov	r4, r1
 800d7aa:	b921      	cbnz	r1, 800d7b6 <_realloc_r+0x16>
 800d7ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d7b0:	4611      	mov	r1, r2
 800d7b2:	f7ff bc4b 	b.w	800d04c <_malloc_r>
 800d7b6:	b92a      	cbnz	r2, 800d7c4 <_realloc_r+0x24>
 800d7b8:	f7ff fbdc 	bl	800cf74 <_free_r>
 800d7bc:	2400      	movs	r4, #0
 800d7be:	4620      	mov	r0, r4
 800d7c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d7c4:	f000 f81a 	bl	800d7fc <_malloc_usable_size_r>
 800d7c8:	4285      	cmp	r5, r0
 800d7ca:	4606      	mov	r6, r0
 800d7cc:	d802      	bhi.n	800d7d4 <_realloc_r+0x34>
 800d7ce:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d7d2:	d8f4      	bhi.n	800d7be <_realloc_r+0x1e>
 800d7d4:	4629      	mov	r1, r5
 800d7d6:	4640      	mov	r0, r8
 800d7d8:	f7ff fc38 	bl	800d04c <_malloc_r>
 800d7dc:	4607      	mov	r7, r0
 800d7de:	2800      	cmp	r0, #0
 800d7e0:	d0ec      	beq.n	800d7bc <_realloc_r+0x1c>
 800d7e2:	42b5      	cmp	r5, r6
 800d7e4:	462a      	mov	r2, r5
 800d7e6:	4621      	mov	r1, r4
 800d7e8:	bf28      	it	cs
 800d7ea:	4632      	movcs	r2, r6
 800d7ec:	f7ff ffca 	bl	800d784 <memcpy>
 800d7f0:	4621      	mov	r1, r4
 800d7f2:	4640      	mov	r0, r8
 800d7f4:	f7ff fbbe 	bl	800cf74 <_free_r>
 800d7f8:	463c      	mov	r4, r7
 800d7fa:	e7e0      	b.n	800d7be <_realloc_r+0x1e>

0800d7fc <_malloc_usable_size_r>:
 800d7fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d800:	1f18      	subs	r0, r3, #4
 800d802:	2b00      	cmp	r3, #0
 800d804:	bfbc      	itt	lt
 800d806:	580b      	ldrlt	r3, [r1, r0]
 800d808:	18c0      	addlt	r0, r0, r3
 800d80a:	4770      	bx	lr

0800d80c <_init>:
 800d80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d80e:	bf00      	nop
 800d810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d812:	bc08      	pop	{r3}
 800d814:	469e      	mov	lr, r3
 800d816:	4770      	bx	lr

0800d818 <_fini>:
 800d818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d81a:	bf00      	nop
 800d81c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d81e:	bc08      	pop	{r3}
 800d820:	469e      	mov	lr, r3
 800d822:	4770      	bx	lr
