# ğŸ§® Computer Architecture & Assembly Language Repository

This repository contains SystemVerilog implementations and testbenches for key building blocks in computer architecture.  
It currently includes the **Parametrizable ALU** and the **4:1 Multiplexer (MUX)** modules.

---

## ğŸ“ Repository Structure

ğŸ“ Computer-Architecture-Assembly/
â”‚
â”œâ”€â”€ ALU/
â”‚ â”œâ”€â”€ ALU.sv # Parametrizable ALU module
â”‚ â””â”€â”€ tb_ALU.sv # ALU testbench
â”‚
â”œâ”€â”€ MUX/
â”‚ â”œâ”€â”€ MUX4to1.sv # Parametrizable 4:1 MUX module
â”‚ â””â”€â”€ tb_MUX4to1.sv # MUX testbench
â”‚
â””â”€â”€ README.md

---

## âš™ï¸ Tools Used

- **ModelSim / QuestaSim** â€“ for SystemVerilog simulation  
- **VS Code** â€“ for code editing and organization  

---

## â–¶ï¸ How to Run Simulations

### ğŸ”¹ ALU Simulation
1. Open ModelSim
2. Compile and simulate:
   ```bash
   vlog ALU.sv
   vlog tb_ALU.sv
   vsim tb_ALU
   add wave *
   run 100ns
  
