<?xml version="1.0" encoding="UTF-8"?>
<project name="krnl_mean_shift">
  <platform vendor="xilinx" boardid="aws-vu9p-f1" name="shell-v04261818" featureRomTime="0">
    <version major="201920" minor="2"/>
    <description/>
    <board name="" vendor="amazon" fpga="">
      <interfaces>
        <interface id="int1" name="PCIe" type="gen3x16"/>
      </interfaces>
      <memories>
        <memory name="mem0" type="ddr4" size="16GB"/>
        <memory name="mem1" type="ddr4" size="16GB"/>
        <memory name="mem2" type="ddr4" size="16GB"/>
        <memory name="mem3" type="ddr4" size="16GB"/>
      </memories>
      <images>
        <image name="" type="HDPI"/>
        <image name="" type="MDPI"/>
        <image name="" type="LDPI"/>
      </images>
      <id>
        <vendor/>
        <device/>
        <subsystem/>
      </id>
    </board>
    <build_flow/>
    <host architecture="x86_64"/>
    <device name="fpga0" fpgaDevice="virtexuplus:xcvu9p:flgb2104:-2:i" addrWidth="0">
      <core name="OCL_REGION_0" target="hw_em" type="clc_region" clockFreq="0MHz" numComputeUnits="60">
        <kernelClocks>
          <clock port="KERNEL_CLK" frequency="500.000000MHz"/>
          <clock port="DATA_CLK" frequency="300.000000MHz"/>
        </kernelClocks>
        <kernel name="mean_shift_accel" language="c" vlnv="xilinx.com:hls:mean_shift_accel:1.0" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="true" interrupt="true" hwControlProtocol="ap_ctrl_chain">
          <module name="mean_shift_accel">
            <module name="rgb2hsv_9_550_598_1_s" instName="grp_rgb2hsv_9_550_598_1_s_fu_208" type="NonDataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="p_src_mat_data" object="p_src_mat_data" protocol="ap_none"/>
            </module>
            <module name="MeanShift_10_4_550_598_9_550_598_1_s" instName="grp_MeanShift_10_4_550_598_9_550_598_1_s_fu_224" type="NonDataflowHS">
              <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
              <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
              <rtlPort name="p_in_mat_data" object="p_in_mat_data" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
              <rtlPort name="x1" object="x1" protocol="ap_none"/>
              <rtlPort name="y1" object="y1" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem4_AWVALID" object="gmem4" protocol="m_axi"/>
              <rtlPort name="obj_height" object="obj_height" protocol="ap_none"/>
              <rtlPort name="obj_width" object="obj_width" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
              <rtlPort name="dx" object="dx" protocol="ap_none"/>
              <rtlPort name="dy" object="dy" protocol="ap_none"/>
              <rtlPort name="m_axi_gmem5_AWVALID" object="gmem5" protocol="m_axi"/>
              <rtlPort name="status" object="status" protocol="ap_none"/>
              <rtlPort name="frame_status" object="frame_status" protocol="ap_none"/>
              <rtlPort name="no_objects" object="no_objects" protocol="ap_none"/>
              <rtlPort name="no_iters" object="no_iters" protocol="ap_none"/>
              <module name="MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1" instName="grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_44_1_fu_533" type="NonDataflowHS">
                <rtlPort name="m_axi_gmem2_AWVALID" object="gmem2" protocol="m_axi"/>
                <rtlPort name="m_axi_gmem4_AWVALID" object="gmem4" protocol="m_axi"/>
                <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                <rtlPort name="m_axi_gmem5_AWVALID" object="gmem5" protocol="m_axi"/>
                <rtlPort name="sext_ln44_6" object="sext_ln44_6" protocol="ap_none"/>
                <rtlPort name="no_objects" object="no_objects" protocol="ap_none"/>
                <rtlPort name="sext_ln44" object="sext_ln44" protocol="ap_none"/>
                <rtlPort name="tlx_d0" object="tlx" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_1" object="sext_ln44_1" protocol="ap_none"/>
                <rtlPort name="tly_d0" object="tly" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_2" object="sext_ln44_2" protocol="ap_none"/>
                <rtlPort name="p_obj_width_d0" object="p_obj_width" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_3" object="sext_ln44_3" protocol="ap_none"/>
                <rtlPort name="p_obj_height_d0" object="p_obj_height" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_4" object="sext_ln44_4" protocol="ap_none"/>
                <rtlPort name="dispx_d0" object="dispx" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_5" object="sext_ln44_5" protocol="ap_none"/>
                <rtlPort name="dispy_d0" object="dispy" protocol="ap_memory"/>
                <rtlPort name="track_status_d0" object="track_status" protocol="ap_memory"/>
              </module>
              <module name="xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s" instName="grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560" type="DataflowHS">
                <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                <rtlPort name="p_in_mat_data" object="p_in_mat_data" protocol="ap_none"/>
                <rtlPort name="x1" object="x1" protocol="ap_none"/>
                <rtlPort name="y1" object="y1" protocol="ap_none"/>
                <rtlPort name="obj_hgt" object="obj_hgt" protocol="ap_none"/>
                <rtlPort name="obj_wdt" object="obj_wdt" protocol="ap_none"/>
                <rtlPort name="Qu_offset" object="Qu_offset" protocol="ap_none"/>
                <rtlPort name="Pu_d0" object="Pu" protocol="ap_memory"/>
                <rtlPort name="Pu_q0" object="Pu" protocol="ap_memory"/>
                <rtlPort name="Pu_d1" object="Pu" protocol="ap_memory"/>
                <rtlPort name="Pu_q1" object="Pu" protocol="ap_memory"/>
                <rtlPort name="BIN_d0" object="BIN" protocol="ap_memory"/>
                <rtlPort name="BIN_q0" object="BIN" protocol="ap_memory"/>
                <rtlPort name="BIN_d1" object="BIN" protocol="ap_memory"/>
                <rtlPort name="BIN_q1" object="BIN" protocol="ap_memory"/>
                <rtlPort name="BIN1_d0" object="BIN1" protocol="ap_memory"/>
                <rtlPort name="BIN1_q0" object="BIN1" protocol="ap_memory"/>
                <rtlPort name="BIN1_d1" object="BIN1" protocol="ap_memory"/>
                <rtlPort name="BIN1_q1" object="BIN1" protocol="ap_memory"/>
                <rtlPort name="frame_status" object="frame_status" protocol="ap_none"/>
                <rtlPort name="Qu_d0" object="Qu" protocol="ap_memory"/>
                <rtlPort name="Qu_q0" object="Qu" protocol="ap_memory"/>
                <rtlPort name="Qu_d1" object="Qu" protocol="ap_memory"/>
                <rtlPort name="Qu_q1" object="Qu" protocol="ap_memory"/>
                <module name="xFTrackmulBlkRead_550_598_598_9_550_598_1_s" instName="xFTrackmulBlkRead_550_598_598_9_550_598_1_U0" type="DataflowHS">
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                  <rtlPort name="p_in_mat_data" object="p_in_mat_data" protocol="ap_none"/>
                  <rtlPort name="x1" object="x1" protocol="ap_none"/>
                  <rtlPort name="y1" object="y1" protocol="ap_none"/>
                  <rtlPort name="obj_hgt" object="obj_hgt" protocol="ap_none"/>
                  <rtlPort name="obj_wdt" object="obj_wdt" protocol="ap_none"/>
                  <module name="xFTrackmulBlkRead_550_598_598_9_550_598_1_Pipeline_loop_blockread_inner" instName="grp_xFTrackmulBlkRead_550_598_598_9_550_598_1_Pipeline_loop_blockread_inner_fu_160" type="NonDataflowHS">
                    <rtlPort name="m_axi_gmem1_AWVALID" object="gmem1" protocol="m_axi"/>
                    <rtlPort name="sext_ln83" object="sext_ln83" protocol="ap_none"/>
                    <rtlPort name="buf_size" object="buf_size" protocol="ap_none"/>
                  </module>
                </module>
                <module name="entry_proc" instName="entry_proc_U0" type="DataflowHS">
                  <rtlPort name="Qu_offset" object="Qu_offset" protocol="ap_none"/>
                  <rtlPort name="frame_status" object="frame_status" protocol="ap_none"/>
                </module>
                <module name="xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_s" instName="xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_U0" type="DataflowHS">
                  <rtlPort name="Qu_d0" object="Qu" protocol="ap_memory"/>
                  <rtlPort name="p_read" object="p_read" protocol="ap_none"/>
                  <rtlPort name="Pu_d0" object="Pu" protocol="ap_memory"/>
                  <rtlPort name="BIN_d0" object="BIN" protocol="ap_memory"/>
                  <rtlPort name="BIN1_d0" object="BIN1" protocol="ap_memory"/>
                  <rtlPort name="p_read1" object="p_read1" protocol="ap_none"/>
                  <module name="Inverse" instName="grp_Inverse_fu_145" type="NonDataflowHS">
                    <rtlPort name="x" object="x" protocol="ap_none"/>
                    <module name="Inverse_Pipeline_VITIS_LOOP_3039_1" instName="grp_Inverse_Pipeline_VITIS_LOOP_3039_1_fu_150" type="NonDataflowHS">
                      <rtlPort name="zext_ln3036" object="zext_ln3036" protocol="ap_none"/>
                    </module>
                    <module name="Inverse_Pipeline_VITIS_LOOP_3053_2" instName="grp_Inverse_Pipeline_VITIS_LOOP_3053_2_fu_156" type="NonDataflowHS">
                      <rtlPort name="tmpx_8" object="tmpx_8" protocol="ap_none"/>
                    </module>
                    <module name="Inverse_Pipeline_VITIS_LOOP_3067_3" instName="grp_Inverse_Pipeline_VITIS_LOOP_3067_3_fu_162" type="NonDataflowHS">
                      <rtlPort name="tmpx_9" object="tmpx_9" protocol="ap_none"/>
                    </module>
                    <module name="Inverse_Pipeline_VITIS_LOOP_3081_4" instName="grp_Inverse_Pipeline_VITIS_LOOP_3081_4_fu_168" type="NonDataflowHS">
                      <rtlPort name="tmpx_7" object="tmpx_7" protocol="ap_none"/>
                    </module>
                  </module>
                  <module name="xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_init" instName="grp_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_init_fu_152" type="NonDataflowHS">
                    <rtlPort name="tmp_hist1_d0" object="tmp_hist1" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist2_d0" object="tmp_hist2" protocol="ap_memory"/>
                  </module>
                  <module name="xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_accumulate" instName="grp_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_accumulate_fu_158" type="NonDataflowHS">
                    <rtlPort name="zext_ln268" object="zext_ln268" protocol="ap_none"/>
                    <rtlPort name="Qu_d0" object="Qu" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist1_q0" object="tmp_hist1" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist2_q0" object="tmp_hist2" protocol="ap_memory"/>
                    <rtlPort name="cmp49" object="cmp49" protocol="ap_none"/>
                    <rtlPort name="Pu_d0" object="Pu" protocol="ap_memory"/>
                  </module>
                  <module name="xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_width" instName="grp_xFTrackmulHist_550_299_598_1_9_unsigned_int_unsigned_short_Pipeline_loop_hist_width_fu_170" type="NonDataflowHS">
                    <rtlPort name="buf_size" object="buf_size" protocol="ap_none"/>
                    <rtlPort name="zext_ln222" object="zext_ln222" protocol="ap_none"/>
                    <rtlPort name="yy_cast" object="yy_cast" protocol="ap_none"/>
                    <rtlPort name="wh" object="wh" protocol="ap_none"/>
                    <rtlPort name="tmp_hist1_d0" object="tmp_hist1" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist1_q0" object="tmp_hist1" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist2_d0" object="tmp_hist2" protocol="ap_memory"/>
                    <rtlPort name="tmp_hist2_q0" object="tmp_hist2" protocol="ap_memory"/>
                    <rtlPort name="y_off" object="y_off" protocol="ap_none"/>
                    <rtlPort name="BIN_d0" object="BIN" protocol="ap_memory"/>
                    <rtlPort name="BIN1_d0" object="BIN1" protocol="ap_memory"/>
                  </module>
                </module>
              </module>
              <module name="xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s" instName="grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_s_fu_585" type="NonDataflowHS">
                <rtlPort name="Qu_offset" object="Qu_offset" protocol="ap_none"/>
                <rtlPort name="Pu_q0" object="Pu" protocol="ap_memory"/>
                <rtlPort name="BIN_0_q0" object="BIN_0" protocol="ap_memory"/>
                <rtlPort name="BIN_1_q0" object="BIN_1" protocol="ap_memory"/>
                <rtlPort name="obj_hgt" object="obj_hgt" protocol="ap_none"/>
                <rtlPort name="obj_wdt" object="obj_wdt" protocol="ap_none"/>
                <rtlPort name="C_x_read" object="C_x_read" protocol="ap_none"/>
                <rtlPort name="C_y_read" object="C_y_read" protocol="ap_none"/>
                <rtlPort name="track_read" object="track_read" protocol="ap_none"/>
                <rtlPort name="rows" object="rows" protocol="ap_none"/>
                <rtlPort name="cols" object="cols" protocol="ap_none"/>
                <rtlPort name="Qu_q0" object="Qu" protocol="ap_memory"/>
                <module name="Inverse" instName="grp_Inverse_fu_203" type="NonDataflowHS">
                  <rtlPort name="x" object="x" protocol="ap_none"/>
                  <module name="Inverse_Pipeline_VITIS_LOOP_3039_1" instName="grp_Inverse_Pipeline_VITIS_LOOP_3039_1_fu_150" type="NonDataflowHS">
                    <rtlPort name="zext_ln3036" object="zext_ln3036" protocol="ap_none"/>
                  </module>
                  <module name="Inverse_Pipeline_VITIS_LOOP_3053_2" instName="grp_Inverse_Pipeline_VITIS_LOOP_3053_2_fu_156" type="NonDataflowHS">
                    <rtlPort name="tmpx_8" object="tmpx_8" protocol="ap_none"/>
                  </module>
                  <module name="Inverse_Pipeline_VITIS_LOOP_3067_3" instName="grp_Inverse_Pipeline_VITIS_LOOP_3067_3_fu_162" type="NonDataflowHS">
                    <rtlPort name="tmpx_9" object="tmpx_9" protocol="ap_none"/>
                  </module>
                  <module name="Inverse_Pipeline_VITIS_LOOP_3081_4" instName="grp_Inverse_Pipeline_VITIS_LOOP_3081_4_fu_168" type="NonDataflowHS">
                    <rtlPort name="tmpx_7" object="tmpx_7" protocol="ap_none"/>
                  </module>
                </module>
                <module name="xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_Pipeline_loop_weight_width" instName="grp_xFTrackmulWeight_550_598_598_1_unsigned_int_unsigned_short_Pipeline_loop_weight_width_fu_210" type="NonDataflowHS">
                  <rtlPort name="total_w" object="total_w" protocol="ap_none"/>
                  <rtlPort name="total_y" object="total_y" protocol="ap_none"/>
                  <rtlPort name="total_x" object="total_x" protocol="ap_none"/>
                  <rtlPort name="buf_size" object="buf_size" protocol="ap_none"/>
                  <rtlPort name="A_cast3" object="A_cast3" protocol="ap_none"/>
                  <rtlPort name="phi_mul" object="phi_mul" protocol="ap_none"/>
                  <rtlPort name="BIN_0_q0" object="BIN_0" protocol="ap_memory"/>
                  <rtlPort name="BIN_1_q0" object="BIN_1" protocol="ap_memory"/>
                  <rtlPort name="h_x_1" object="h_x_1" protocol="ap_none"/>
                  <rtlPort name="yy_cast" object="yy_cast" protocol="ap_none"/>
                  <rtlPort name="wh" object="wh" protocol="ap_none"/>
                  <rtlPort name="Qu_offset" object="Qu_offset" protocol="ap_none"/>
                  <rtlPort name="Pu_q0" object="Pu" protocol="ap_memory"/>
                  <rtlPort name="Qu_q0" object="Qu" protocol="ap_memory"/>
                </module>
              </module>
              <module name="MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2" instName="grp_MeanShift_10_4_550_598_9_550_598_1_Pipeline_VITIS_LOOP_61_2_fu_611" type="NonDataflowHS">
                <rtlPort name="m_axi_gmem3_AWVALID" object="gmem3" protocol="m_axi"/>
                <rtlPort name="m_axi_gmem5_AWVALID" object="gmem5" protocol="m_axi"/>
                <rtlPort name="sext_ln44_6" object="sext_ln44_6" protocol="ap_none"/>
                <rtlPort name="no_objects" object="no_objects" protocol="ap_none"/>
                <rtlPort name="dispx_q0" object="dispx" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_4" object="sext_ln44_4" protocol="ap_none"/>
                <rtlPort name="dispy_q0" object="dispy" protocol="ap_memory"/>
                <rtlPort name="sext_ln44_5" object="sext_ln44_5" protocol="ap_none"/>
                <rtlPort name="track_status_q0" object="track_status" protocol="ap_memory"/>
              </module>
            </module>
          </module>
          <port name="M_AXI_GMEM1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM2" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM4" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM3" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="M_AXI_GMEM5" mode="master" range="0xFFFFFFFF" dataWidth="16" portType="addressable" base="0x0"/>
          <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
          <arg name="img_inp" addressQualifier="1" id="0" port="M_AXI_GMEM1" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tlx" addressQualifier="1" id="1" port="M_AXI_GMEM2" size="0x8" offset="0x1C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="tly" addressQualifier="1" id="2" port="M_AXI_GMEM2" size="0x8" offset="0x28" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="obj_height" addressQualifier="1" id="3" port="M_AXI_GMEM4" size="0x8" offset="0x34" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="obj_width" addressQualifier="1" id="4" port="M_AXI_GMEM4" size="0x8" offset="0x40" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="dx" addressQualifier="1" id="5" port="M_AXI_GMEM3" size="0x8" offset="0x4C" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="dy" addressQualifier="1" id="6" port="M_AXI_GMEM3" size="0x8" offset="0x58" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="track" addressQualifier="1" id="7" port="M_AXI_GMEM5" size="0x8" offset="0x64" hostOffset="0x0" hostSize="0x8" type="void*"/>
          <arg name="frame_status" addressQualifier="0" id="8" port="S_AXI_CONTROL" size="0x4" offset="0x70" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="no_objects" addressQualifier="0" id="9" port="S_AXI_CONTROL" size="0x4" offset="0x78" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="no_of_iterations" addressQualifier="0" id="10" port="S_AXI_CONTROL" size="0x4" offset="0x80" hostOffset="0x0" hostSize="0x1" type="unsigned int"/>
          <arg name="rows" addressQualifier="0" id="11" port="S_AXI_CONTROL" size="0x4" offset="0x88" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <arg name="cols" addressQualifier="0" id="12" port="S_AXI_CONTROL" size="0x4" offset="0x90" hostOffset="0x0" hostSize="0x4" type="unsigned int"/>
          <compileWorkGroupSize x="1" y="1" z="1"/>
          <maxWorkGroupSize x="1" y="1" z="1"/>
          <string_table/>
          <instance name="mean_shift_accel_1">
            <addrRemap base="0x0" range="0x0" port="none"/>
          </instance>
          <FIFOInformation>
            <FIFOInst>
              <Name>input2_U</Name>
              <ParentInst>grp_xFTrackmulFindhist_550_598_598_9_550_598_1_unsigned_int_unsigned_short_s_fu_560</ParentInst>
              <StaticDepth>2</StaticDepth>
              <RuntimeDepth>mOutPtr</RuntimeDepth>
              <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
              </InterfaceList>
            </FIFOInst>
          </FIFOInformation>
        </kernel>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="slr1/interconnect_axilite_user_1_M01_AXI" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="S_AXI_CONTROL"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="M_AXI_GMEM1"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="M_AXI_GMEM2"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="M_AXI_GMEM4"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="M_AXI_GMEM3"/>
        <connection srcType="core" srcInst="OCL_REGION_0" srcPort="memory_subsystem" dstType="kernel" dstInst="mean_shift_accel_1" dstPort="M_AXI_GMEM5"/>
      </core>
    </device>
  </platform>
</project>
