#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7f7d1ff04400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f7d1ff04570 .scope module, "firewall_tb" "firewall_tb" 3 4;
 .timescale -9 -12;
v0x60000108ca20_0 .var "axiid", 1 0;
v0x60000108cab0_0 .var "axiiv", 0 0;
v0x60000108cb40_0 .net "axiod", 1 0, v0x60000108c510_0;  1 drivers
v0x60000108cbd0_0 .net "axiov", 0 0, v0x60000108c5a0_0;  1 drivers
v0x60000108cc60_0 .var "clk_in", 0 0;
v0x60000108ccf0_0 .var "rst_in", 0 0;
S_0x7f7d1ff046e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 42, 3 42 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
v0x60000108c090_0 .var/2s "i", 31 0;
S_0x7f7d1ff04850 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 102, 3 102 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
v0x60000108c120_0 .var/2s "i", 31 0;
S_0x7f7d1ff049c0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
v0x60000108c1b0_0 .var/2s "i", 31 0;
S_0x7f7d1ff04b30 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 119, 3 119 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
v0x60000108c240_0 .var/2s "i", 31 0;
S_0x7f7d1ff04ca0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 124, 3 124 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
v0x60000108c2d0_0 .var/2s "i", 31 0;
S_0x7f7d1ff04e10 .scope module, "uut" "firewall" 3 13, 4 4 0, S_0x7f7d1ff04570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
P_0x7f7d1ff04f80 .param/l "FORWARD" 1 4 22, +C4<00000000000000000000000000000011>;
P_0x7f7d1ff04fc0 .param/l "HEADERWAIT" 1 4 21, +C4<00000000000000000000000000000010>;
P_0x7f7d1ff05000 .param/l "IDLE" 1 4 19, +C4<00000000000000000000000000000000>;
P_0x7f7d1ff05040 .param/l "IGNORE" 1 4 23, +C4<00000000000000000000000000000100>;
P_0x7f7d1ff05080 .param/l "READ" 1 4 20, +C4<00000000000000000000000000000001>;
v0x60000108c3f0_0 .net "axiid", 1 0, v0x60000108ca20_0;  1 drivers
v0x60000108c480_0 .net "axiiv", 0 0, v0x60000108cab0_0;  1 drivers
v0x60000108c510_0 .var "axiod", 1 0;
v0x60000108c5a0_0 .var "axiov", 0 0;
v0x60000108c630_0 .var "broadcast_addr", 47 0;
v0x60000108c6c0_0 .net "clk", 0 0, v0x60000108cc60_0;  1 drivers
v0x60000108c750_0 .var "counter", 5 0;
v0x60000108c7e0_0 .var "device_addr", 47 0;
v0x60000108c870_0 .var "read_addr", 47 0;
v0x60000108c900_0 .net "rst", 0 0, v0x60000108ccf0_0;  1 drivers
v0x60000108c990_0 .var "state", 2 0;
E_0x600002c8c2d0/0 .event edge, v0x60000108c900_0, v0x60000108c870_0, v0x60000108c7e0_0, v0x60000108c630_0;
E_0x600002c8c2d0/1 .event edge, v0x60000108c750_0, v0x60000108c3f0_0, v0x60000108c480_0;
E_0x600002c8c2d0 .event/or E_0x600002c8c2d0/0, E_0x600002c8c2d0/1;
E_0x600002c8c300 .event posedge, v0x60000108c6c0_0;
    .scope S_0x7f7d1ff04e10;
T_0 ;
    %pushi/vec4 3537024012, 0, 33;
    %concati/vec4 21649, 0, 15;
    %store/vec4 v0x60000108c7e0_0, 0, 48;
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 65535, 0, 16;
    %store/vec4 v0x60000108c630_0, 0, 48;
    %end;
    .thread T_0, $init;
    .scope S_0x7f7d1ff04e10;
T_1 ;
    %wait E_0x600002c8c300;
    %load/vec4 v0x60000108c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x60000108c870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
T_1.0 ;
    %load/vec4 v0x60000108c990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x60000108c480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 0, 0, 46;
    %load/vec4 v0x60000108c3f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000108c870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
T_1.8 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x60000108c480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %load/vec4 v0x60000108c750_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c7e0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c630_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_1.14, 4;
    %load/vec4 v0x60000108c750_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
T_1.15 ;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x60000108c870_0;
    %parti/s 46, 0, 2;
    %load/vec4 v0x60000108c3f0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x60000108c870_0, 0;
    %load/vec4 v0x60000108c750_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
T_1.13 ;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
T_1.11 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x60000108c480_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %load/vec4 v0x60000108c750_0;
    %pad/u 32;
    %cmpi/e 55, 0, 32;
    %jmp/0xz  T_1.18, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x60000108c750_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
T_1.19 ;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
T_1.17 ;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v0x60000108c480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.20, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
T_1.20 ;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x60000108c480_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000108c990_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x60000108c750_0, 0;
T_1.22 ;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7d1ff04e10;
T_2 ;
Ewait_0 .event/or E_0x600002c8c2d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x60000108c900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108c510_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108c5a0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000108c750_0;
    %pad/u 32;
    %pushi/vec4 55, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x60000108c3f0_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x60000108c510_0, 0, 2;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c7e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x60000108c870_0;
    %load/vec4 v0x60000108c630_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x60000108c750_0;
    %pad/u 32;
    %pushi/vec4 55, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x60000108c480_0;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x60000108c5a0_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f7d1ff04570;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0x60000108cc60_0;
    %nor/r;
    %store/vec4 v0x60000108cc60_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f7d1ff04570;
T_4 ;
    %vpi_call/w 3 28 "$dumpfile", "firewall.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7d1ff04570 {0 0 0};
    %vpi_call/w 3 30 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108cc60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108ccf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000108ccf0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108ccf0_0, 0, 1;
    %vpi_call/w 3 39 "$display", "1: Garbage MAC Address" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %fork t_1, S_0x7f7d1ff046e0;
    %jmp t_0;
    .scope S_0x7f7d1ff046e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000108c090_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x60000108c090_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x60000108c090_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000108c090_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .scope S_0x7f7d1ff04570;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %delay 500000, 0;
    %vpi_call/w 3 50 "$display", "2: Off by one MAC Address" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %fork t_3, S_0x7f7d1ff04850;
    %jmp t_2;
    .scope S_0x7f7d1ff04850;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000108c120_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x60000108c120_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x60000108c120_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000108c120_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0x7f7d1ff04570;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 110 "$display", "3: Broadcast Address" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %fork t_5, S_0x7f7d1ff049c0;
    %jmp t_4;
    .scope S_0x7f7d1ff049c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000108c1b0_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x60000108c1b0_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.5, 5;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x60000108c1b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000108c1b0_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0x7f7d1ff04570;
t_4 %join;
    %fork t_7, S_0x7f7d1ff04b30;
    %jmp t_6;
    .scope S_0x7f7d1ff04b30;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000108c240_0, 0, 32;
T_4.6 ;
    %load/vec4 v0x60000108c240_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x60000108c240_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000108c240_0, 0, 32;
    %jmp T_4.6;
T_4.7 ;
    %end;
    .scope S_0x7f7d1ff04570;
t_6 %join;
    %fork t_9, S_0x7f7d1ff04ca0;
    %jmp t_8;
    .scope S_0x7f7d1ff04ca0;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000108c2d0_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x60000108c2d0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_4.9, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %load/vec4 v0x60000108c2d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x60000108c2d0_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
    %end;
    .scope S_0x7f7d1ff04570;
t_8 %join;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000108cab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000108ca20_0, 0, 2;
    %delay 20000, 0;
    %delay 100000, 0;
    %vpi_call/w 3 147 "$display", "4: " {0 0 0};
    %vpi_call/w 3 148 "$display", "5: " {0 0 0};
    %vpi_call/w 3 149 "$display", "6: " {0 0 0};
    %vpi_call/w 3 151 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 152 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/firewall_tb.sv";
    "src/firewall.sv";
