Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov  9 02:01:16 2024
| Host         : DESKTOP-268GC47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.410        0.000                      0                 9463        0.107        0.000                      0                 9463        4.500        0.000                       0                  4724  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.410        0.000                      0                 9463        0.107        0.000                      0                 9463        4.500        0.000                       0                  4724  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[128][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.543ns  (logic 2.454ns (25.715%)  route 7.089ns (74.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         7.089    14.679    data_out[7]
    SLICE_X15Y112        FDRE                                         r  char_buffer_reg[128][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.608    14.979    clk_IBUF_BUFG
    SLICE_X15Y112        FDRE                                         r  char_buffer_reg[128][7]/C
                         clock pessimism              0.188    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X15Y112        FDRE (Setup_fdre_C_D)       -0.043    15.089    char_buffer_reg[128][7]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                         -14.679    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[90][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.388ns  (logic 2.454ns (26.141%)  route 6.934ns (73.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.934    14.524    data_out[3]
    SLICE_X55Y118        FDRE                                         r  char_buffer_reg[90][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.600    14.971    clk_IBUF_BUFG
    SLICE_X55Y118        FDRE                                         r  char_buffer_reg[90][3]/C
                         clock pessimism              0.188    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X55Y118        FDRE (Setup_fdre_C_D)       -0.081    15.043    char_buffer_reg[90][3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[92][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.454ns (26.066%)  route 6.960ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 14.971 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[3]
                         net (fo=519, routed)         6.960    14.550    data_out[3]
    SLICE_X54Y118        FDRE                                         r  char_buffer_reg[92][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.600    14.971    clk_IBUF_BUFG
    SLICE_X54Y118        FDRE                                         r  char_buffer_reg[92][3]/C
                         clock pessimism              0.188    15.160    
                         clock uncertainty           -0.035    15.124    
    SLICE_X54Y118        FDRE (Setup_fdre_C_D)       -0.045    15.079    char_buffer_reg[92][3]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.550    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[138][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.417ns  (logic 2.454ns (26.061%)  route 6.963ns (73.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 14.978 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.963    14.552    data_out[7]
    SLICE_X14Y113        FDRE                                         r  char_buffer_reg[138][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.607    14.978    clk_IBUF_BUFG
    SLICE_X14Y113        FDRE                                         r  char_buffer_reg[138][7]/C
                         clock pessimism              0.188    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X14Y113        FDRE (Setup_fdre_C_D)       -0.030    15.101    char_buffer_reg[138][7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[171][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 2.454ns (26.176%)  route 6.921ns (73.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.921    14.511    data_out[7]
    SLICE_X16Y113        FDRE                                         r  char_buffer_reg[171][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.606    14.977    clk_IBUF_BUFG
    SLICE_X16Y113        FDRE                                         r  char_buffer_reg[171][7]/C
                         clock pessimism              0.188    15.166    
                         clock uncertainty           -0.035    15.130    
    SLICE_X16Y113        FDRE (Setup_fdre_C_D)       -0.062    15.068    char_buffer_reg[171][7]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -14.511    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[279][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.422ns  (logic 2.454ns (26.046%)  route 6.968ns (73.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.968    14.558    data_out[7]
    SLICE_X54Y101        FDRE                                         r  char_buffer_reg[279][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.611    14.982    clk_IBUF_BUFG
    SLICE_X54Y101        FDRE                                         r  char_buffer_reg[279][7]/C
                         clock pessimism              0.188    15.171    
                         clock uncertainty           -0.035    15.135    
    SLICE_X54Y101        FDRE (Setup_fdre_C_D)       -0.016    15.119    char_buffer_reg[279][7]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                         -14.558    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[227][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.454ns (26.265%)  route 6.889ns (73.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.889    14.479    data_out[7]
    SLICE_X16Y107        FDRE                                         r  char_buffer_reg[227][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.610    14.981    clk_IBUF_BUFG
    SLICE_X16Y107        FDRE                                         r  char_buffer_reg[227][7]/C
                         clock pessimism              0.188    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X16Y107        FDRE (Setup_fdre_C_D)       -0.061    15.073    char_buffer_reg[227][7]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[137][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.454ns (26.212%)  route 6.908ns (73.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.979ns = ( 14.979 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.908    14.498    data_out[7]
    SLICE_X12Y112        FDRE                                         r  char_buffer_reg[137][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.608    14.979    clk_IBUF_BUFG
    SLICE_X12Y112        FDRE                                         r  char_buffer_reg[137][7]/C
                         clock pessimism              0.188    15.168    
                         clock uncertainty           -0.035    15.132    
    SLICE_X12Y112        FDRE (Setup_fdre_C_D)       -0.030    15.102    char_buffer_reg[137][7]
  -------------------------------------------------------------------
                         required time                         15.102    
                         arrival time                         -14.498    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[142][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.296ns  (logic 2.454ns (26.397%)  route 6.842ns (73.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.842    14.432    data_out[7]
    SLICE_X13Y109        FDRE                                         r  char_buffer_reg[142][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.610    14.981    clk_IBUF_BUFG
    SLICE_X13Y109        FDRE                                         r  char_buffer_reg[142][7]/C
                         clock pessimism              0.188    15.170    
                         clock uncertainty           -0.035    15.134    
    SLICE_X13Y109        FDRE (Setup_fdre_C_D)       -0.081    15.053    char_buffer_reg[142][7]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.432    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 ram0/RAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_buffer_reg[139][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.262ns  (logic 2.454ns (26.494%)  route 6.808ns (73.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.980ns = ( 14.980 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.584     5.136    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.590 r  ram0/RAM_reg/DOADO[7]
                         net (fo=536, routed)         6.808    14.398    data_out[7]
    SLICE_X18Y110        FDRE                                         r  char_buffer_reg[139][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.609    14.980    clk_IBUF_BUFG
    SLICE_X18Y110        FDRE                                         r  char_buffer_reg[139][7]/C
                         clock pessimism              0.188    15.169    
                         clock uncertainty           -0.035    15.133    
    SLICE_X18Y110        FDRE (Setup_fdre_C_D)       -0.081    15.052    char_buffer_reg[139][7]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sram_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.290%)  route 0.209ns (59.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.549     1.462    clk_IBUF_BUFG
    SLICE_X48Y75         FDRE                                         r  sram_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  sram_addr_reg[8]/Q
                         net (fo=1, routed)           0.209     1.812    ram0/Q[8]
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.862     2.020    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.705    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 sram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.840%)  route 0.213ns (60.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X48Y76         FDRE                                         r  sram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sram_addr_reg[1]/Q
                         net (fo=1, routed)           0.213     1.817    ram0/Q[1]
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.862     2.020    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.705    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sram_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.127%)  route 0.239ns (62.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.550     1.463    clk_IBUF_BUFG
    SLICE_X49Y73         FDRE                                         r  sram_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y73         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sram_addr_reg[6]/Q
                         net (fo=1, routed)           0.239     1.843    ram0/Q[6]
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.862     2.020    ram0/clk_IBUF_BUFG
    RAMB18_X1Y30         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.478     1.542    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.725    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 count_invalid_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_invalid_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.554     1.467    clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  count_invalid_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  count_invalid_reg[0]/Q
                         net (fo=8, routed)           0.087     1.696    count_invalid_reg_n_0_[0]
    SLICE_X56Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.741 r  count_invalid[5]_i_1/O
                         net (fo=1, routed)           0.000     1.741    p_1_in[5]
    SLICE_X56Y78         FDRE                                         r  count_invalid_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.821     1.979    clk_IBUF_BUFG
    SLICE_X56Y78         FDRE                                         r  count_invalid_reg[5]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X56Y78         FDRE (Hold_fdre_C_D)         0.121     1.601    count_invalid_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 sd_card0/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.622ns
    Source Clock Delay      (SCD):    1.978ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X55Y67         FDRE                                         r  sd_card0/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  sd_card0/byte_counter_reg[2]/Q
                         net (fo=5, routed)           0.089     2.209    sd_card0/byte_counter_reg_n_0_[2]
    SLICE_X54Y67         LUT6 (Prop_lut6_I1_O)        0.045     2.254 r  sd_card0/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.254    sd_card0/byte_counter[3]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  sd_card0/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.826     2.622    sd_card0/CLK
    SLICE_X54Y67         FDRE                                         r  sd_card0/byte_counter_reg[3]/C
                         clock pessimism             -0.631     1.991    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.120     2.111    sd_card0/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 count_G_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            row_B_reg[117]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.554     1.467    clk_IBUF_BUFG
    SLICE_X48Y80         FDRE                                         r  count_G_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  count_G_reg[5]/Q
                         net (fo=5, routed)           0.062     1.670    count_G_reg_n_0_[5]
    SLICE_X49Y80         LUT6 (Prop_lut6_I3_O)        0.045     1.715 r  row_B[117]_i_1/O
                         net (fo=1, routed)           0.000     1.715    row_B[117]_i_1_n_0
    SLICE_X49Y80         FDRE                                         r  row_B_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.822     1.980    clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  row_B_reg[117]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X49Y80         FDRE (Hold_fdre_C_D)         0.092     1.572    row_B_reg[117]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X61Y83         FDCE                                         r  pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  pwm_counter_reg[3]/Q
                         net (fo=4, routed)           0.102     1.742    pwm_counter[3]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.048     1.790 r  pwm_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.790    pwm_counter[4]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.853     2.011    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[4]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X60Y83         FDCE (Hold_fdce_C_D)         0.131     1.642    pwm_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sd_card0/block_addr_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.090%)  route 0.118ns (38.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.976ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.556     1.976    sd_card0/CLK
    SLICE_X44Y67         FDRE                                         r  sd_card0/block_addr_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     2.117 r  sd_card0/block_addr_reg_reg[19]/Q
                         net (fo=1, routed)           0.118     2.236    sd_card0/block_addr_reg[19]
    SLICE_X42Y67         LUT4 (Prop_lut4_I3_O)        0.045     2.281 r  sd_card0/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     2.281    sd_card0/cmd_out[27]
    SLICE_X42Y67         FDSE                                         r  sd_card0/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.822     2.618    sd_card0/CLK
    SLICE_X42Y67         FDSE                                         r  sd_card0/cmd_out_reg[27]/C
                         clock pessimism             -0.609     2.009    
    SLICE_X42Y67         FDSE (Hold_fdse_C_D)         0.120     2.129    sd_card0/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 char_buffer_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.559     1.472    clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  char_buffer_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  char_buffer_reg[2][7]/Q
                         net (fo=2, routed)           0.099     1.713    char_buffer_reg_n_0_[2][7]
    SLICE_X54Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.758 r  shift_reg[1][7]_i_1/O
                         net (fo=1, routed)           0.000     1.758    shift_reg[1][7]_i_1_n_0
    SLICE_X54Y87         FDCE                                         r  shift_reg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.828     1.987    clk_IBUF_BUFG
    SLICE_X54Y87         FDCE                                         r  shift_reg_reg[1][7]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X54Y87         FDCE (Hold_fdce_C_D)         0.120     1.605    shift_reg_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 pwm_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X61Y83         FDCE                                         r  pwm_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDCE (Prop_fdce_C_Q)         0.141     1.639 r  pwm_counter_reg[3]/Q
                         net (fo=4, routed)           0.102     1.742    pwm_counter[3]
    SLICE_X60Y83         LUT5 (Prop_lut5_I1_O)        0.045     1.787 r  pwm_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    pwm_counter[2]_i_1_n_0
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.853     2.011    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[2]/C
                         clock pessimism             -0.499     1.511    
    SLICE_X60Y83         FDCE (Hold_fdce_C_D)         0.121     1.632    pwm_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y72    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y72    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y72    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y64    blk_addr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66    blk_addr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y66    blk_addr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y67    blk_addr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y72    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y72    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y64    blk_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y64    blk_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    blk_addr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    blk_addr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y72    P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y72    P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y72    P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y64    blk_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y64    blk_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    blk_addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y66    blk_addr_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.044ns  (logic 4.640ns (42.014%)  route 6.404ns (57.986%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.954     8.568    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.148     8.716 r  rgb_led_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.485     9.201    rgb_led_g_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y81         LUT6 (Prop_lut6_I0_O)        0.328     9.529 r  rgb_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.159    12.689    rgb_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         3.522    16.211 r  rgb_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.211    rgb_led_g[3]
    H6                                                                r  rgb_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.999ns  (logic 4.408ns (40.079%)  route 6.590ns (59.921%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           2.102     8.716    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.840 r  rgb_led_g_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.701     9.541    rgb_led_g_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.665 r  rgb_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.982    12.647    rgb_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.518    16.165 r  rgb_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.165    rgb_led_g[2]
    J2                                                                r  rgb_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 4.420ns (40.333%)  route 6.539ns (59.667%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           2.102     8.716    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X52Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.840 r  rgb_led_g_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.682     9.522    rgb_led_g_OBUF[2]_inst_i_2_n_0
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.646 r  rgb_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.950    12.596    rgb_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         3.530    16.126 r  rgb_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.126    rgb_led_b[2]
    H4                                                                r  rgb_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.858ns  (logic 4.642ns (42.753%)  route 6.216ns (57.247%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.954     8.568    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X50Y81         LUT3 (Prop_lut3_I0_O)        0.148     8.716 r  rgb_led_g_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.322     9.039    rgb_led_g_OBUF[3]_inst_i_2_n_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I0_O)        0.328     9.367 r  rgb_led_b_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.134    12.500    rgb_led_b_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.524    16.024 r  rgb_led_b_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.024    rgb_led_b[3]
    K2                                                                r  rgb_led_b[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.470ns  (logic 4.639ns (44.306%)  route 5.831ns (55.694%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.404     8.019    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.119     8.138 r  rgb_led_g_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.124     9.262    rgb_led_g_OBUF[1]_inst_i_2_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.332     9.594 r  rgb_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.497    12.091    rgb_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         3.546    15.637 r  rgb_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.637    rgb_led_b[1]
    G4                                                                r  rgb_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.462ns  (logic 4.621ns (44.172%)  route 5.841ns (55.828%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.404     8.019    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X53Y82         LUT3 (Prop_lut3_I0_O)        0.119     8.138 r  rgb_led_g_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           1.117     9.255    rgb_led_g_OBUF[1]_inst_i_2_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.332     9.587 r  rgb_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.514    12.100    rgb_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         3.528    15.629 r  rgb_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.629    rgb_led_g[1]
    J4                                                                r  rgb_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.230ns  (logic 4.286ns (41.897%)  route 5.944ns (58.103%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.615     5.166    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.518     5.684 f  pwm_counter_reg[0]/Q
                         net (fo=6, routed)           0.806     6.490    pwm_counter[0]
    SLICE_X60Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.614 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           2.307     8.922    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X51Y80         LUT6 (Prop_lut6_I0_O)        0.124     9.046 r  rgb_led_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.831    11.876    rgb_led_r_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         3.520    15.397 r  rgb_led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.397    rgb_led_r[2]
    J3                                                                r  rgb_led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/init_d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.189ns  (logic 4.539ns (44.549%)  route 5.650ns (55.451%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.540     5.091    lcd0/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  lcd0/init_d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.478     5.569 r  lcd0/init_d_reg[3]/Q
                         net (fo=1, routed)           0.802     6.371    lcd0/init_d[3]
    SLICE_X57Y71         LUT3 (Prop_lut3_I2_O)        0.324     6.695 r  lcd0/LCD_D_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.848    11.543    LCD_D_OBUF[3]
    V17                  OBUF (Prop_obuf_I_O)         3.737    15.281 r  LCD_D_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.281    LCD_D[3]
    V17                                                               r  LCD_D[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/text_e_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 4.251ns (42.543%)  route 5.741ns (57.457%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.537     5.088    lcd0/clk_IBUF_BUFG
    SLICE_X57Y74         FDRE                                         r  lcd0/text_e_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.419     5.507 r  lcd0/text_e_reg/Q
                         net (fo=1, routed)           0.810     6.317    lcd0/text_e
    SLICE_X57Y72         LUT3 (Prop_lut3_I0_O)        0.299     6.616 r  lcd0/LCD_E_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.931    11.548    LCD_E_OBUF
    T16                  OBUF (Prop_obuf_I_O)         3.533    15.081 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    15.081    LCD_E
    T16                                                               r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lcd0/lcd_initialized_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LCD_D[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.950ns  (logic 4.401ns (44.229%)  route 5.549ns (55.771%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.540     5.091    lcd0/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  lcd0/lcd_initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  lcd0/lcd_initialized_reg/Q
                         net (fo=44, routed)          0.970     6.580    lcd0/lcd_initialized_reg_n_0
    SLICE_X57Y73         LUT3 (Prop_lut3_I1_O)        0.152     6.732 r  lcd0/LCD_D_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.579    11.311    LCD_D_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         3.731    15.041 r  LCD_D_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.041    LCD_D[1]
    R17                                                               r  LCD_D[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sd_card0/cs_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.996ns  (logic 1.430ns (71.630%)  route 0.566ns (28.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X52Y67         FDSE                                         r  sd_card0/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDSE (Prop_fdse_C_Q)         0.164     2.142 r  sd_card0/cs_reg_reg/Q
                         net (fo=1, routed)           0.566     2.709    spi_ss_OBUF
    C1                   OBUF (Prop_obuf_I_O)         1.266     3.974 r  spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     3.974    spi_ss
    C1                                                                r  spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.407ns (55.324%)  route 1.136ns (44.676%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X53Y82         FDCE                                         r  shift_reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y82         FDCE (Prop_fdce_C_Q)         0.141     1.610 f  shift_reg_reg[2][7]/Q
                         net (fo=8, routed)           0.229     1.839    shift_reg_reg_n_0_[2][7]
    SLICE_X51Y80         LUT6 (Prop_lut6_I5_O)        0.045     1.884 r  rgb_led_r_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.908     2.792    rgb_led_r_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.221     4.013 r  rgb_led_r_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.013    rgb_led_r[2]
    J3                                                                r  rgb_led_r[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.564ns  (logic 1.415ns (55.208%)  route 1.148ns (44.792%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.557     1.470    clk_IBUF_BUFG
    SLICE_X53Y83         FDCE                                         r  shift_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y83         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  shift_reg_reg[1][1]/Q
                         net (fo=10, routed)          0.456     2.067    shift_reg_reg_n_0_[1][1]
    SLICE_X58Y81         LUT6 (Prop_lut6_I2_O)        0.045     2.112 r  rgb_led_g_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.693     2.805    rgb_led_g_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.229     4.034 r  rgb_led_g_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.034    rgb_led_g[1]
    J4                                                                r  rgb_led_g[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.584ns  (logic 1.405ns (54.388%)  route 1.178ns (45.612%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  shift_reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  shift_reg_reg[2][1]/Q
                         net (fo=10, routed)          0.215     1.824    shift_reg_reg_n_0_[2][1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.869 r  rgb_led_g_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.964     2.833    rgb_led_g_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.219     4.052 r  rgb_led_g_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.052    rgb_led_g[2]
    J2                                                                r  rgb_led_g[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.473ns (55.966%)  route 1.159ns (44.034%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X50Y81         FDCE                                         r  shift_reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y81         FDCE (Prop_fdce_C_Q)         0.148     1.616 f  shift_reg_reg[3][2]/Q
                         net (fo=8, routed)           0.261     1.877    shift_reg_reg_n_0_[3][2]
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.098     1.975 r  rgb_led_r_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.898     2.873    rgb_led_r_OBUF[3]
    K1                   OBUF (Prop_obuf_I_O)         1.227     4.100 r  rgb_led_r_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.100    rgb_led_r[3]
    K1                                                                r  rgb_led_r[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_r[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.534ns (58.832%)  route 1.073ns (41.168%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.585     1.498    clk_IBUF_BUFG
    SLICE_X60Y83         FDCE                                         r  pwm_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDCE (Prop_fdce_C_Q)         0.148     1.646 f  pwm_counter_reg[4]/Q
                         net (fo=3, routed)           0.107     1.754    pwm_counter[4]
    SLICE_X60Y83         LUT5 (Prop_lut5_I2_O)        0.099     1.853 r  rgb_led_r_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.268     2.121    rgb_led_r_OBUF[3]_inst_i_2_n_0
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.045     2.166 r  rgb_led_r_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.698     2.864    rgb_led_r_OBUF[1]
    G3                   OBUF (Prop_obuf_I_O)         1.242     4.106 r  rgb_led_r_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.106    rgb_led_r[1]
    G3                                                                r  rgb_led_r[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.458ns (55.243%)  route 1.181ns (44.757%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.555     1.468    clk_IBUF_BUFG
    SLICE_X51Y81         FDCE                                         r  shift_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDCE (Prop_fdce_C_Q)         0.128     1.596 f  shift_reg_reg[2][2]/Q
                         net (fo=10, routed)          0.229     1.825    shift_reg_reg_n_0_[2][2]
    SLICE_X52Y80         LUT6 (Prop_lut6_I2_O)        0.099     1.924 r  rgb_led_b_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.953     2.877    rgb_led_b_OBUF[2]
    H4                   OBUF (Prop_obuf_I_O)         1.231     4.108 r  rgb_led_b_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.108    rgb_led_b[2]
    H4                                                                r  rgb_led_b[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_b[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.493ns (56.365%)  route 1.156ns (43.635%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X50Y82         FDCE                                         r  shift_reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  shift_reg_reg[1][4]/Q
                         net (fo=7, routed)           0.474     2.091    shift_reg_reg_n_0_[1][4]
    SLICE_X58Y81         LUT6 (Prop_lut6_I5_O)        0.098     2.189 r  rgb_led_b_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.682     2.871    rgb_led_b_OBUF[1]
    G4                   OBUF (Prop_obuf_I_O)         1.247     4.118 r  rgb_led_b_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.118    rgb_led_b[1]
    G4                                                                r  rgb_led_b[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shift_reg_reg[3][4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_g[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.649ns  (logic 1.469ns (55.466%)  route 1.180ns (44.534%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.556     1.469    clk_IBUF_BUFG
    SLICE_X50Y82         FDCE                                         r  shift_reg_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y82         FDCE (Prop_fdce_C_Q)         0.148     1.617 r  shift_reg_reg[3][4]/Q
                         net (fo=6, routed)           0.146     1.764    p_0_in[0]
    SLICE_X50Y81         LUT6 (Prop_lut6_I4_O)        0.098     1.862 r  rgb_led_g_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.033     2.895    rgb_led_g_OBUF[3]
    H6                   OBUF (Prop_obuf_I_O)         1.223     4.118 r  rgb_led_g_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.118    rgb_led_g[3]
    H6                                                                r  rgb_led_g[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sd_card0/sclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.384ns (63.863%)  route 0.783ns (36.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.881     1.138    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.045     1.183 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.212     1.395    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.421 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.558     1.978    sd_card0/CLK
    SLICE_X53Y67         FDRE                                         r  sd_card0/sclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y67         FDRE (Prop_fdre_C_Q)         0.141     2.119 r  sd_card0/sclk_reg_reg/Q
                         net (fo=20, routed)          0.783     2.902    spi_sck_OBUF
    F1                   OBUF (Prop_obuf_I_O)         1.243     4.145 r  spi_sck_OBUF_inst/O
                         net (fo=0)                   0.000     4.145    spi_sck
    F1                                                                r  spi_sck (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4956 Endpoints
Min Delay          4956 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[158][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.047ns  (logic 1.638ns (7.105%)  route 21.409ns (92.895%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.483    23.047    sd_card0_n_2
    SLICE_X13Y122        FDRE                                         r  char_buffer_reg[158][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.598     4.969    clk_IBUF_BUFG
    SLICE_X13Y122        FDRE                                         r  char_buffer_reg[158][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[148][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.937ns  (logic 1.638ns (7.139%)  route 21.300ns (92.861%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.373    22.937    sd_card0_n_2
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X18Y121        FDRE                                         r  char_buffer_reg[148][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            char_buffer_reg[145][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.933ns  (logic 1.638ns (7.141%)  route 21.295ns (92.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.970ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          3.926     5.440    sd_card0/reset_n_IBUF
    SLICE_X50Y69         LUT1 (Prop_lut1_I0_O)        0.124     5.564 r  sd_card0/init_e_i_1/O
                         net (fo=4522, routed)       17.369    22.933    sd_card0_n_2
    SLICE_X19Y121        FDRE                                         r  char_buffer_reg[145][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        1.599     4.970    clk_IBUF_BUFG
    SLICE_X19Y121        FDRE                                         r  char_buffer_reg[145][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.326ns (38.183%)  route 0.528ns (61.817%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_n_IBUF_inst/O
                         net (fo=70, routed)          0.528     0.809    reset_n_IBUF
    SLICE_X60Y78         LUT4 (Prop_lut4_I3_O)        0.045     0.854 r  row_A[35]_i_1/O
                         net (fo=1, routed)           0.000     0.854    row_A[35]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  row_A_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.848     2.006    clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  row_A_reg[35]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.329ns (38.399%)  route 0.528ns (61.601%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=70, routed)          0.528     0.809    reset_n_IBUF
    SLICE_X60Y78         LUT4 (Prop_lut4_I2_O)        0.048     0.857 r  row_A[92]_i_1/O
                         net (fo=1, routed)           0.000     0.857    row_A[92]_i_1_n_0
    SLICE_X60Y78         FDRE                                         r  row_A_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.848     2.006    clk_IBUF_BUFG
    SLICE_X60Y78         FDRE                                         r  row_A_reg[92]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_B_reg[110]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.326ns (37.216%)  route 0.550ns (62.784%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=70, routed)          0.550     0.831    reset_n_IBUF
    SLICE_X58Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.876 r  row_B[110]_i_2/O
                         net (fo=1, routed)           0.000     0.876    row_B[110]_i_2_n_0
    SLICE_X58Y77         FDSE                                         r  row_B_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.847     2.005    clk_IBUF_BUFG
    SLICE_X58Y77         FDSE                                         r  row_B_reg[110]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.896ns  (logic 0.297ns (33.127%)  route 0.599ns (66.873%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.599     0.852    sd_card0/spi_miso_IBUF
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.044     0.896 r  sd_card0/R7_response[39]_i_2/O
                         net (fo=1, routed)           0.000     0.896    sd_card0/R7_response[39]_i_2_n_0
    SLICE_X60Y66         FDRE                                         r  sd_card0/R7_response_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X60Y66         FDRE                                         r  sd_card0/R7_response_reg[39]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.298ns (33.201%)  route 0.599ns (66.799%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.599     0.852    sd_card0/spi_miso_IBUF
    SLICE_X60Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.897 r  sd_card0/R7_response[38]_i_1/O
                         net (fo=1, routed)           0.000     0.897    sd_card0/R7_response[38]_i_1_n_0
    SLICE_X60Y66         FDRE                                         r  sd_card0/R7_response_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X60Y66         FDRE                                         r  sd_card0/R7_response_reg[38]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.297ns (32.894%)  route 0.605ns (67.106%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.605     0.858    sd_card0/spi_miso_IBUF
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.044     0.902 r  sd_card0/R7_response[37]_i_1/O
                         net (fo=1, routed)           0.000     0.902    sd_card0/R7_response[37]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[37]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.298ns (32.974%)  route 0.605ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.605     0.858    sd_card0/spi_miso_IBUF
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  sd_card0/R7_response[25]_i_1/O
                         net (fo=1, routed)           0.000     0.903    sd_card0/R7_response[25]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[25]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.298ns (32.974%)  route 0.605ns (67.026%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.605     0.858    sd_card0/spi_miso_IBUF
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  sd_card0/R7_response[26]_i_1/O
                         net (fo=1, routed)           0.000     0.903    sd_card0/R7_response[26]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[26]/C

Slack:                    inf
  Source:                 spi_miso
                            (input port)
  Destination:            sd_card0/R7_response_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.903ns  (logic 0.298ns (32.968%)  route 0.605ns (67.032%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  spi_miso (IN)
                         net (fo=0)                   0.000     0.000    spi_miso
    G1                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  spi_miso_IBUF_inst/O
                         net (fo=62, routed)          0.605     0.858    sd_card0/spi_miso_IBUF
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.045     0.903 r  sd_card0/R7_response[36]_i_1/O
                         net (fo=1, routed)           0.000     0.903    sd_card0/R7_response[36]_i_1_n_0
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.030     1.474    sd_card0/clk_IBUF
    SLICE_X36Y47         LUT3 (Prop_lut3_I0_O)        0.056     1.530 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.236     1.767    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.796 r  clk_sel_BUFG_inst/O
                         net (fo=173, routed)         0.855     2.650    sd_card0/CLK
    SLICE_X58Y66         FDRE                                         r  sd_card0/R7_response_reg[36]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            row_A_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.281ns (30.986%)  route 0.626ns (69.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  reset_n_IBUF_inst/O
                         net (fo=70, routed)          0.626     0.907    reset_n_IBUF
    SLICE_X59Y78         FDRE                                         r  row_A_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=4549, routed)        0.848     2.006    clk_IBUF_BUFG
    SLICE_X59Y78         FDRE                                         r  row_A_reg[110]/C





