<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <name preferredWidth="216" />
   <description preferredWidth="262" />
   <inputclock preferredWidth="149" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation synthesis="VERILOG" path="_PROJECT_NAME_" simulation="NONE" />
</preferences>
