
---------- Begin Simulation Statistics ----------
final_tick                                85262465000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    683                       # Simulator instruction rate (inst/s)
host_mem_usage                               21614948                       # Number of bytes of host memory used
host_op_rate                                      700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101150.55                       # Real time elapsed on the host
host_tick_rate                                 281322                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69113603                       # Number of instructions simulated
sim_ops                                      70854716                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028456                       # Number of seconds simulated
sim_ticks                                 28455870000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.477214                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  231920                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               284644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17342                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            295010                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34398                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           39414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5016                       # Number of indirect misses.
system.cpu.branchPred.lookups                  506598                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   84967                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3640                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3192809                       # Number of instructions committed
system.cpu.committedOps                       3443593                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.713565                       # CPI: cycles per instruction
system.cpu.discardedOps                         49070                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2157394                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            551161                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           248576                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4760703                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368519                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2310                       # number of quiesce instructions executed
system.cpu.numCycles                          8663894                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2310                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2446192     71.04%     71.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6465      0.19%     71.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 610329     17.72%     88.95% # Class of committed instruction
system.cpu.op_class_0::MemWrite                380607     11.05%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3443593                       # Class of committed instruction
system.cpu.quiesceCycles                     36865498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3903191                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14892                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              961663                       # Transaction distribution
system.membus.trans_dist::ReadResp             975478                       # Transaction distribution
system.membus.trans_dist::WriteReq             331895                       # Transaction distribution
system.membus.trans_dist::WriteResp            331895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2830                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12027                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1246                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2746                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         9354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        39082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        60412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2538664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2538664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2632111                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       709440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       709440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        18708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       432832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        51482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       506798                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     81236304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     81236304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82452542                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1309734                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000615                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024799                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1308928     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     806      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1309734                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2907997940                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            49428500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31908341                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             9106250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           49394405                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5649592203                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           55984500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1977578                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1977577                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        39082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5054415                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5078991                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3370                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5274067                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27147                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        51482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     80870656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     81263872                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        53836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        53836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     83810922                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9169183250                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          5625789                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          672                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7544294094                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3958249000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6909225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5181919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12091143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6909225                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5181919                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12091143                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6909225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12091143                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5181919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24182286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        53836                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       201292                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1685                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149141                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5181919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12091143                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17273062                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5181919                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1891912                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7073830                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5181919                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17273062                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      1891912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      24346892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       959324                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       959308                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       310016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       310016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2514928                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1696                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2538664                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     80477440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        53836                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     81236304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1474603                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1474603    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1474603                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3089385065                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5106538000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    585162077                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20727674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13818449                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    619708201                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     20727674                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6927358                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     27655032                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    605889751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     27655032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13818449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    647363233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    117768192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     19202048                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    137297920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68550656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     61668608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    130219264                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29442048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       600064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30052352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17137664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1927144                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19064808                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11515375                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4138625598                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    674800946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4824941919                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2409016347                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2167166493                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4576182840                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11515375                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6547641945                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2841967439                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9401124759                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       599856                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       649008                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       149964                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       151500                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     21080220                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1727306                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     22807526                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8636531                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6909225                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     15545756                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     29716751                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8636531                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     38353282                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     26779993                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6909225                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     33689218                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6909225                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13818449                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     20727674                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     33689218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13818449                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6909225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     54416892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       709440                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       713216                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       709440                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       709440                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11085                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           59                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11144                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24931236                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132697                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25063932                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24931236                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24931236                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24931236                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132697                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25063932                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     61275392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        54028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         251712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61647184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       181120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     19202048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20022144                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       957428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              963244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2830                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       300032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             312846                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2303075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        18133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2153348044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1898659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8845697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2166413608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6364943                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20727674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1727306                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    674800946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703620870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6364943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2303075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20745807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1727306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2828148990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      1898659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8845697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2870034478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1255633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       852.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000352851250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          756                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1723462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331823                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963257                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     312846                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963257                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   312846                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1835                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             60107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             60021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            60089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            60071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19550                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31316817055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4807080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56553987055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32573.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.97                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58823.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1078                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   896304                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  289779                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963254                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               312846                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  843808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   34242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   33654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   33671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.942495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.515849                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.098005                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2821      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2540      2.88%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1946      2.21%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1194      1.35%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1600      1.81%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1141      1.29%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1512      1.71%     14.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1251      1.42%     15.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74161     84.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88166                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          756                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1271.674603                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1924.165249                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           498     65.87%     65.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.26%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.13%     66.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.66%     66.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      1.06%     67.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.13%     68.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.13%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     68.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.13%     68.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.13%     68.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     68.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      1.06%     69.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.13%     70.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.13%     70.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          112     14.81%     85.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.13%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      1.32%     86.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479            1      0.13%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      6.61%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           50      6.61%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           756                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     413.264201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.683450                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.556578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            444     58.65%     58.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      0.79%     59.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.53%     59.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.26%     60.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.26%     60.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.26%     60.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.13%     60.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.13%     61.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.13%     61.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.13%     61.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      1.32%     62.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          283     37.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61530624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20021376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61648016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20022144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2162.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2166.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28455882125                       # Total gap between requests
system.mem_ctrls.avgGap                      22299.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     61158272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        54156                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       251712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       182656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        46848                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     19202048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2303074.901593239047                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18133.341205171375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2149232197.082710742950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1903157.415324149188                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8845696.863248249516                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6418921.649557718076                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20727674.114339150488                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1646338.699185791891                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 674800946.166818976402                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       957436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3933                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2830                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       300032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     70335870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1752845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  56225086090                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    100431655                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    156380595                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86410706585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13071572625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   2458340905                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 481216885595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     68687.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    146070.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58724.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    117877.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39761.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30533818.58                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1418356.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3200964.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1603885.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         43509229.650001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         30365748.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1748591718.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       434770779.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     272409920.999963                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     470113970.362520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     209785313.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3209546681.212441                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.790320                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10790560985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1539300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16127070015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                4620                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2310                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9974857.900433                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2174903.911727                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2310    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       148625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12446750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2310                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62220543250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23041921750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1017234                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1017234                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1017234                       # number of overall hits
system.cpu.icache.overall_hits::total         1017234                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11085                       # number of overall misses
system.cpu.icache.overall_misses::total         11085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    481285625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    481285625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    481285625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    481285625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1028319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1028319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1028319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1028319                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010780                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010780                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010780                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010780                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.737934                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.737934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.737934                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.737934                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    463888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    463888000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    463888000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    463888000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010780                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010780                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010780                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010780                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.263419                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.263419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.263419                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.263419                       # average overall mshr miss latency
system.cpu.icache.replacements                  10865                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1017234                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1017234                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    481285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    481285625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1028319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1028319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010780                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.737934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.737934                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    463888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    463888000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010780                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.263419                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.263419                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.057899                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6578475                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10865                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            605.473999                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.057899                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2067723                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2067723                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       965222                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           965222                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       965222                       # number of overall hits
system.cpu.dcache.overall_hits::total          965222                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5200                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5200                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5200                       # number of overall misses
system.cpu.dcache.overall_misses::total          5200                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    379828875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    379828875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    379828875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    379828875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       970422                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       970422                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       970422                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       970422                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005358                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005358                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73044.014423                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73044.014423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73044.014423                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73044.014423                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2830                       # number of writebacks
system.cpu.dcache.writebacks::total              2830                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3992                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3992                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        24218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        24218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    287649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    287649000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    287649000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    287649000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     50675500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     50675500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004114                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004114                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004114                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72056.362725                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72056.362725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72056.362725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72056.362725                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2092.472541                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2092.472541                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3992                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       610681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          610681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    222710500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222710500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       613669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       613669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74534.973226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74534.973226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2746                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    200932750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    200932750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     50675500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     50675500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004475                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73172.887837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73172.887837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21665.455323                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21665.455323                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354541                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    157118375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157118375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       356753                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       356753                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71030.006781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71030.006781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        21879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        21879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003493                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69595.706260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69595.706260                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              125281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.383016                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3885680                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3885680                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85262465000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                85263551875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    683                       # Simulator instruction rate (inst/s)
host_mem_usage                               21614948                       # Number of bytes of host memory used
host_op_rate                                      700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                101151.49                       # Real time elapsed on the host
host_tick_rate                                 281330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    69114789                       # Number of instructions simulated
sim_ops                                      70856178                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028457                       # Number of seconds simulated
sim_ticks                                 28456956875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.460816                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  231989                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               284786                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2492                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             17360                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            295050                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              34398                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           39414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             5016                       # Number of indirect misses.
system.cpu.branchPred.lookups                  506811                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   85024                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3640                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3193995                       # Number of instructions committed
system.cpu.committedOps                       3445055                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.713102                       # CPI: cycles per instruction
system.cpu.discardedOps                         49115                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2158164                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            551497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           248692                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         4760986                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.368582                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     2310                       # number of quiesce instructions executed
system.cpu.numCycles                          8665633                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      2310                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2447039     71.03%     71.03% # Class of committed instruction
system.cpu.op_class_0::IntMult                   6465      0.19%     71.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 610667     17.73%     88.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                380883     11.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3445055                       # Class of committed instruction
system.cpu.quiesceCycles                     36865498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3904647                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          772                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         29963                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              961746                       # Transaction distribution
system.membus.trans_dist::ReadResp             975572                       # Transaction distribution
system.membus.trans_dist::WriteReq             331895                       # Transaction distribution
system.membus.trans_dist::WriteResp            331895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2831                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12029                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1246                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1246                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          11087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2747                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        33041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        33041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          153                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         9354                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        11826                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        39082                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        60415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      2538838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      2538838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2632294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       709568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       709568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        18708                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       432960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        51482                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       506926                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     81242128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     81242128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82458622                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1309820                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000616                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024814                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1309013     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                     807      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1309820                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2908107690                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              10.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            49428500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            31914841                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             9106250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           49400155                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         5650088018                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             19.9                       # Layer utilization (%)
system.membus.respLayer3.occupancy           55995250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       659456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      1977759                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      1977758                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           48                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           84                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        20920                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        17274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           30                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           54                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        39082                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        49200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        61488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        15360                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      5054464                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      5079040                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        18432                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         3683                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         3683                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      5274429                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          252                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          462                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           69                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        23012                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        27147                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        51482                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       786948                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       983556                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     80871424                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     81264640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       294912                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        58860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        58860                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     83816714                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         9169838500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             32.2                       # Network utilization (%)
system.acctest.local_bus.numRequests          5626151                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          672                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.13                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   7544858344                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         26.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   3958430000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       344064                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       196608                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       147456                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       344064                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       153600                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         4608                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        53760                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      6908961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5181721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12090681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      6908961                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5181721                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     12090681                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      6908961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     12090681                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      5181721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     24181363                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       147456                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       344064                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       491520                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       147456                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        58860                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       206316                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       344064                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       348672                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       147456                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1842                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       149298                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5181721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     12090681                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       17272402                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5181721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2068387                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7250108                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5181721                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     17272402                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2068387                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      24522510                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       959407                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       959399                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       310016                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       310016                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        18456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         1536                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      2514944                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         1854                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      2538838                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       590340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     80478208                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        58892                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     81242128                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      1474686                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      1474686    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      1474686                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   3089488315                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.9                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   5106993000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         17.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     16651296                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     17634336                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       589824                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       197124                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       786948                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      4162824                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      4193544                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       147456                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         6168                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       153624                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    585139728                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20726882                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     13817922                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    619684532                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     20726882                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma      6927093                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     27653976                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    605866610                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     27653976                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     13817922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    647338508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    117768192                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     19202048                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    137297920                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     68550656                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     61669376                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    130220032                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     29442048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       600064                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     30052352                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     17137664                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      1927168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     19064832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     11514935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4138467529                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    674775173                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4824757637                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2408924338                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2167110709                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4576035047                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     11514935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6547391867                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2841885882                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9400792684                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       599856                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        49152                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       649008                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       245760                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       196608                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       442368                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       149964                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       151500                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        98304                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         6144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       104448                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     21079415                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      1727240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     22806655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0      8636201                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      6908961                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     15545162                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     29715616                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma      8636201                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     38351817                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       762048                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       196608                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       958656                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       393216                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       589824                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       190512                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       196656                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        49152                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        61440                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     26778970                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      6908961                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     33687931                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      6908961                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     13817922                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     20726882                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     33687931                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     13817922                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      6908961                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     54414813                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       709568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         3776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       713344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       709568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       709568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        11087                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           59                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        11146                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     24934781                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       132692                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       25067473                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     24934781                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     24934781                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     24934781                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       132692                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      25067473                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma          516                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     61276160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        59084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         251776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           61653072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       181184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     19202048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20022208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       957440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          926                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              963336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2831                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       300032                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             312847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      2302987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma        18133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2153292788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2076259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8847608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2166537774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6366949                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20726882                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      1727240                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    674775173                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            703596245                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6366949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      2302987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     20745015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      1727240                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2828067961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2076259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8847608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2870134019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      9228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1255637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3934.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000352851250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          758                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1723603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             331838                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      963341                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     312847                       # Number of write requests accepted
system.mem_ctrls.readBursts                    963341                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   312847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1835                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60058                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             60114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             60049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             60107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             60148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             60051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            60131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            60089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            60072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             19557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            19570                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            19550                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31321391435                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4807530000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             56560923935                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32575.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58825.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1078                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   896388                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  289795                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                963338                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               312847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4878                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  843861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   34251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   33660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   33674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1103                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  48550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   3135                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        88172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.947784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   832.526316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.090396                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2821      3.20%      3.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2540      2.88%      6.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1946      2.21%      8.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1194      1.35%      9.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1600      1.81%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1141      1.29%     12.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1512      1.71%     14.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1252      1.42%     15.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74166     84.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        88172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1270.059445                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1923.405664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           499     65.92%     65.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.26%     66.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.13%     66.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.66%     66.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      1.06%     68.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.13%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.13%     68.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.13%     68.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.13%     68.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.13%     68.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.26%     68.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            8      1.06%     70.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.13%     70.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.13%     70.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          112     14.80%     85.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.13%     85.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095           10      1.32%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479            1      0.13%     86.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           50      6.61%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           50      6.61%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.13%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           757                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     412.740106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.490437                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    492.442581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            445     58.71%     58.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             6      0.79%     59.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             4      0.53%     60.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            2      0.26%     60.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            2      0.26%     60.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            2      0.26%     60.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.13%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.13%     61.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.13%     61.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.13%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10      1.32%     62.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          283     37.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           758                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               61536384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  117440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20022400                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                61653392                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20022208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2162.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       703.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2166.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    703.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        22.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28456973000                       # Total gap between requests
system.mem_ctrls.avgGap                      22298.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        65536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma          516                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     61158720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        59404                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       251776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       182656                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        47872                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     19202048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 2302986.938760647085                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18132.648626716520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2149165853.139031410217                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2087503.602754783118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8847608.024496469647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6418676.487522349693                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20726882.448845822364                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1682259.990422816249                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 674775173.056869506836                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       957440                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3934                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2831                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       300032                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     70335870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1752845                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  56225845220                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    106547155                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    156442845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  86410706585                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  13071572625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   2492955595                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 481216885595                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     68687.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma    146070.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58725.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    114443.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39766.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  30523033.06                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1418356.40                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3246035.93                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1603885.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         43512190.200001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         30367814.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1748759043.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       434793015.750000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     272409920.999963                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     470143365.487520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     209785313.700000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3209770664.287441                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        112.793883                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10790560985                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1539300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16128156890                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                4620                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          2310                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9974857.900433                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2174903.911727                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         2310    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       148625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     12446750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            2310                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     62221630125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  23041921750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1017628                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1017628                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1017628                       # number of overall hits
system.cpu.icache.overall_hits::total         1017628                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11087                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11087                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11087                       # number of overall misses
system.cpu.icache.overall_misses::total         11087                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    481374375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    481374375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    481374375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    481374375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1028715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1028715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1028715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1028715                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010778                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010778                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010778                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010778                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43417.910616                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43417.910616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43417.910616                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43417.910616                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        11087                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11087                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        11087                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11087                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    463973875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    463973875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    463973875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    463973875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010778                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010778                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010778                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010778                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41848.459908                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41848.459908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41848.459908                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41848.459908                       # average overall mshr miss latency
system.cpu.icache.replacements                  10867                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1017628                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1017628                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11087                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11087                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    481374375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    481374375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1028715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1028715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010778                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43417.910616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43417.910616                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        11087                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11087                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    463973875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    463973875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010778                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41848.459908                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41848.459908                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           437.058279                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            21913815                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1936.875994                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   437.058279                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.853629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.853629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2068517                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2068517                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       965852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           965852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       965852                       # number of overall hits
system.cpu.dcache.overall_hits::total          965852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5201                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5201                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5201                       # number of overall misses
system.cpu.dcache.overall_misses::total          5201                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    379925125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    379925125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    379925125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    379925125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       971053                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       971053                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       971053                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       971053                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005356                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005356                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005356                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73048.476255                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73048.476255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73048.476255                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73048.476255                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2831                       # number of writebacks
system.cpu.dcache.writebacks::total              2831                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1208                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1208                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1208                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         3993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3993                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3993                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        24218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        24218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    287743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    287743500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    287743500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    287743500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     50675500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     50675500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72061.983471                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72061.983471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72061.983471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72061.983471                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2092.472541                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2092.472541                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   3993                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       611035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          611035                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2989                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    222806750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    222806750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       614024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       614024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004868                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74542.238207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74542.238207                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2747                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         2339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2339                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201027250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201027250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     50675500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     50675500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73180.651620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73180.651620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21665.455323                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21665.455323                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       354817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         354817                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2212                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    157118375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    157118375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       357029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       357029                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006196                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71030.006781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71030.006781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          966                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1246                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        21879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        21879                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     86716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     86716250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003490                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69595.706260                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69595.706260                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              972345                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4505                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            215.836848                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3888205                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3888205                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  85263551875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
