#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Oct 12 12:05:19 2020
# Process ID: 7892
# Log file: D:/FPGA/DEM4BIT/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/DEM4BIT/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/DEM4BIT/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P46 [get_ports {LED[0]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin P48 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin P49 [get_ports {LED[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {LED[3]}]]
set_property iostandard LVTTL [get_ports [list {LED[2]}]]
set_property iostandard LVTTL [get_ports [list {LED[1]}]]
set_property iostandard LVCMOS25 [get_ports [list {LED[0]}]]
set_property iostandard LVTTL [get_ports [list {LED[0]}]]
startgroup
set_property package_pin P129 [get_ports CKHT]
endgroup
startgroup
set_property package_pin P75 [get_ports BTN_N0]
endgroup
set_property iostandard LVTTL [get_ports [list BTN_N0]]
set_property iostandard LVTTL [get_ports [list CKHT]]
set_property pulltype PULLDOWN [get_ports [list BTN_N0]]
set_property pulltype PULLUP [get_ports [list BTN_N0]]
save_constraints
