<stg><name>RoutingAvailability_CheckPredecessor_and_Placement</name>


<trans_list>

<trans id="369" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="12" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="13" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="16" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="16" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="16" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="22" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="23" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="33" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="40" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="40" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="55" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="55" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
:0 %IDX_pd_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="IDX_pd_load_1_loc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="64">
<![CDATA[
:1 %add_ln356_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="add_ln356_loc"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="64">
<![CDATA[
:2 %trunc_ln127_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_loc"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="64">
<![CDATA[
:3 %phi_ln127_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln127_loc"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="64">
<![CDATA[
:4 %trunc_ln39_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_loc"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="64">
<![CDATA[
:5 %phi_ln39_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln39_loc"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="64">
<![CDATA[
:6 %trunc_ln32_2_cast_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_loc"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="64">
<![CDATA[
:7 %phi_ln32_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="phi_ln32_loc"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="64">
<![CDATA[
:8 %trunc_ln14_cast2_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_loc"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:9 %bypassPreds = alloca i64 1

]]></Node>
<StgValue><ssdm name="bypassPreds"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8">
<![CDATA[
:10 %IDX_pd_load = load i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="IDX_pd_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:11 %initial_IDX_pd = add i8 %IDX_pd_load, i8 1

]]></Node>
<StgValue><ssdm name="initial_IDX_pd"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
:12 %store_ln299 = store i8 %initial_IDX_pd, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8">
<![CDATA[
:13 %DynamicPlacement_II_load = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="75" st_id="4" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="78" st_id="7" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="82" st_id="11" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="83" st_id="12" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
:14 %srem_ln301 = srem i8 %initial_IDX_pd, i8 %DynamicPlacement_II_load

]]></Node>
<StgValue><ssdm name="srem_ln301"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7">
<![CDATA[
:15 %initial_IDX_pd_modulo = trunc i7 %srem_ln301

]]></Node>
<StgValue><ssdm name="initial_IDX_pd_modulo"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
:16 %store_ln301 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln301"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:17 %upperLimit = add i8 %DynamicPlacement_II_load, i8 %initial_IDX_pd

]]></Node>
<StgValue><ssdm name="upperLimit"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
:18 %predecessors_wrAddr_load = load i8 %predecessors_wrAddr

]]></Node>
<StgValue><ssdm name="predecessors_wrAddr_load"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:19 %icmp_ln306 = icmp_eq  i8 %predecessors_wrAddr_load, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln306"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8">
<![CDATA[
:20 %curOpt_idx_load = load i8 %curOpt_idx

]]></Node>
<StgValue><ssdm name="curOpt_idx_load"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21 %br_ln306 = br i1 %icmp_ln306, void %.preheader.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %upperLimit_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="upperLimit_1"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
.preheader.preheader:2 %zext_ln338 = zext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="8">
<![CDATA[
.preheader.preheader:3 %sext_ln338 = sext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="sext_ln338"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4 %placement_dynamic_dict_Opt2Tile_values_addr_1 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5 %store_ln303 = store i8 %upperLimit, i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:6 %store_ln303 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7 %br_ln303 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="99" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln306" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5">
<![CDATA[
:0 %firstTile = load i5 0

]]></Node>
<StgValue><ssdm name="firstTile"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0 %i_8 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8">
<![CDATA[
.preheader:1 %curOptPotentialPlacement_wrAddr_load = load i8 %curOptPotentialPlacement_wrAddr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_wrAddr_load"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:2 %icmp_ln314 = icmp_slt  i8 %i_8, i8 %curOptPotentialPlacement_wrAddr_load

]]></Node>
<StgValue><ssdm name="icmp_ln314"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:3 %i_9 = add i8 %i_8, i8 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4 %br_ln314 = br i1 %icmp_ln314, void %.loopexit.loopexit48, void

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="8">
<![CDATA[
:1 %idxprom16 = zext i8 %i_8

]]></Node>
<StgValue><ssdm name="idxprom16"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %idxprom16

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_addr"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
:4 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit48:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="109" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="5" op_0_bw="4">
<![CDATA[
:4 %curOptPotentialPlacement_load = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="5">
<![CDATA[
:5 %zext_ln20 = zext i5 %curOptPotentialPlacement_load

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %Tile2XY_0_addr = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="4">
<![CDATA[
:7 %Tile2XY_0_load = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %Tile2XY_1_addr = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="4">
<![CDATA[
:10 %Tile2XY_1_load = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln317 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51

]]></Node>
<StgValue><ssdm name="specloopname_ln317"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8">
<![CDATA[
:3 %predsNum_load = load i8 %predsNum

]]></Node>
<StgValue><ssdm name="predsNum_load"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="2" op_0_bw="4">
<![CDATA[
:7 %Tile2XY_0_load = load i4 %Tile2XY_0_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="2">
<![CDATA[
:8 %zext_ln21 = zext i2 %Tile2XY_0_load

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="4">
<![CDATA[
:10 %Tile2XY_1_load = load i4 %Tile2XY_1_addr

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="2">
<![CDATA[
:11 %zext_ln319 = zext i2 %Tile2XY_1_load

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
:12 %br_ln319 = br void

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="122" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0 %j = phi i7 0, void, i7 %j_3, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:1 %bypassPreds_wrAddr = phi i8 0, void, i8 %bypassPreds_wrAddr_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %bypassMode = phi i1 0, void, i1 %bypassMode_1, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="bypassMode"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="7">
<![CDATA[
:3 %zext_ln317 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln317"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4 %icmp_ln319 = icmp_slt  i8 %zext_ln317, i8 %predsNum_load

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 127, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6 %j_3 = add i7 %j, i7 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln319 = br i1 %icmp_ln319, void, void %codeRepl

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="7">
<![CDATA[
codeRepl:1 %zext_ln320 = zext i7 %j

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
codeRepl:2 %predecessors_addr = getelementptr i8 %predecessors, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="predecessors_addr"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
codeRepl:3 %predecessors_load = load i4 %predecessors_addr

]]></Node>
<StgValue><ssdm name="predecessors_load"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln331 = br i1 %bypassMode, void, void

]]></Node>
<StgValue><ssdm name="br_ln331"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln333 = store i8 %initial_IDX_pd, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln333"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
:1 %store_ln334 = store i7 %initial_IDX_pd_modulo, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln334"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln335 = br void %codeRepl22

]]></Node>
<StgValue><ssdm name="br_ln335"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
:0 %store_ln338 = store i5 %curOptPotentialPlacement_load, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln338"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln339 = icmp_sgt  i8 %bypassPreds_wrAddr, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln339"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln339 = br i1 %icmp_ln339, void %._crit_edge, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln339 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="141" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="4">
<![CDATA[
codeRepl:3 %predecessors_load = load i4 %predecessors_addr

]]></Node>
<StgValue><ssdm name="predecessors_load"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="8">
<![CDATA[
codeRepl:4 %targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="8">
<![CDATA[
codeRepl:4 %targetBlock = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1, i8 %predecessors_load, i7 %trunc_ln14_cast2_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="144" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:0 %specloopname_ln320 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln320"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl:5 %trunc_ln14_cast2_loc_load = load i7 %trunc_ln14_cast2_loc

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_loc_load"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="7">
<![CDATA[
codeRepl:6 %trunc_ln14_cast2_reload_cast = zext i7 %trunc_ln14_cast2_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln14_cast2_reload_cast"/></StgValue>
</operation>

<operation id="147" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:7 %br_ln320 = br i1 %targetBlock, void, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="br_ln320"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_2 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln14_cast2_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="150" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_2

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load"/></StgValue>
</operation>

<operation id="151" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="5">
<![CDATA[
:2 %trunc_ln16 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>

<operation id="152" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %store_ln16 = store i4 %trunc_ln16, i4 %predTile1

]]></Node>
<StgValue><ssdm name="store_ln16"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln17 = br void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:0 %predTile1_load = load i4 %predTile1

]]></Node>
<StgValue><ssdm name="predTile1_load"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:1 %zext_ln20_1 = zext i4 %predTile1_load

]]></Node>
<StgValue><ssdm name="zext_ln20_1"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:2 %Tile2XY_0_addr_1 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:3 %Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_1"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:8 %Tile2XY_1_addr_1 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln20_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:9 %Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:3 %Tile2XY_0_load_1 = load i4 %Tile2XY_0_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_1"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="3" op_0_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:4 %zext_ln20_2 = zext i2 %Tile2XY_0_load_1

]]></Node>
<StgValue><ssdm name="zext_ln20_2"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:5 %sub_ln20 = sub i3 %zext_ln21, i3 %zext_ln20_2

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:6 %abscond = icmp_sgt  i3 %sub_ln20, i3 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:7 %empty_209 = sub i3 0, i3 %sub_ln20

]]></Node>
<StgValue><ssdm name="empty_209"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="2" op_0_bw="4">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:9 %Tile2XY_1_load_1 = load i4 %Tile2XY_1_addr_1

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_1"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:10 %zext_ln21_1 = zext i2 %Tile2XY_1_load_1

]]></Node>
<StgValue><ssdm name="zext_ln21_1"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:11 %sub_ln21 = sub i3 %zext_ln319, i3 %zext_ln21_1

]]></Node>
<StgValue><ssdm name="sub_ln21"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:12 %abscond55 = icmp_sgt  i3 %sub_ln21, i3 0

]]></Node>
<StgValue><ssdm name="abscond55"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:13 %empty_210 = sub i3 0, i3 %sub_ln21

]]></Node>
<StgValue><ssdm name="empty_210"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:14 %tmp_26 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln20, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:15 %tmp_27 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_209, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:16 %empty_211 = select i1 %abscond, i2 %tmp_26, i2 %tmp_27

]]></Node>
<StgValue><ssdm name="empty_211"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:17 %icmp_ln25 = icmp_ne  i2 %empty_211, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:18 %tmp_28 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln21, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:19 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_210, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="176" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:20 %empty_212 = select i1 %abscond55, i2 %tmp_28, i2 %tmp_29

]]></Node>
<StgValue><ssdm name="empty_212"/></StgValue>
</operation>

<operation id="177" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:21 %icmp_ln25_1 = icmp_ne  i2 %empty_212, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="178" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:22 %and_ln25 = and i1 %icmp_ln25, i1 %icmp_ln25_1

]]></Node>
<StgValue><ssdm name="and_ln25"/></StgValue>
</operation>

<operation id="179" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit:23 %br_ln323 = br i1 %and_ln25, void, void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln323"/></StgValue>
</operation>

<operation id="180" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="8">
<![CDATA[
:0 %zext_ln324 = zext i8 %bypassPreds_wrAddr

]]></Node>
<StgValue><ssdm name="zext_ln324"/></StgValue>
</operation>

<operation id="181" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %bypassPreds_addr = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln324

]]></Node>
<StgValue><ssdm name="bypassPreds_addr"/></StgValue>
</operation>

<operation id="182" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
:2 %store_ln324 = store i8 %predecessors_load, i5 %bypassPreds_addr

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3 %bypassPreds_wrAddr_2 = add i8 %bypassPreds_wrAddr, i8 1

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr_2"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln327 = br void %_Z28Calculate_CurToPred_Distancev.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="185" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:0 %bypassPreds_wrAddr_1 = phi i8 %bypassPreds_wrAddr_2, void, i8 %bypassPreds_wrAddr, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="bypassPreds_wrAddr_1"/></StgValue>
</operation>

<operation id="186" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:1 %bypassMode_1 = phi i1 1, void, i1 %bypassMode, void %_Z28Calculate_CurToPred_Distancev.exit

]]></Node>
<StgValue><ssdm name="bypassMode_1"/></StgValue>
</operation>

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
_Z28Calculate_CurToPred_Distancev.exit._crit_edge:2 %br_ln319 = br void

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="188" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.lr.ph:0 %k = phi i7 %k_1, void %_Z26bypassOptGen_and_Placementcc.exit, i7 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.lr.ph:1 %IDX_pd_bypass_MAX_1 = phi i8 %IDX_pd_bypass_MAX_2, void %_Z26bypassOptGen_and_Placementcc.exit, i8 %initial_IDX_pd, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_1"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="7">
<![CDATA[
.lr.ph:2 %zext_ln339 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:3 %icmp_ln339_1 = icmp_slt  i8 %zext_ln339, i8 %bypassPreds_wrAddr

]]></Node>
<StgValue><ssdm name="icmp_ln339_1"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph:4 %k_1 = add i7 %k, i7 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln339 = br i1 %icmp_ln339_1, void %._crit_edge.loopexit, void %.split18

]]></Node>
<StgValue><ssdm name="br_ln339"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="7">
<![CDATA[
.split18:1 %zext_ln341 = zext i7 %k

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:2 %bypassPreds_addr_1 = getelementptr i8 %bypassPreds, i64 0, i64 %zext_ln341

]]></Node>
<StgValue><ssdm name="bypassPreds_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
.split18:3 %bypassPreds_load = load i5 %bypassPreds_addr_1

]]></Node>
<StgValue><ssdm name="bypassPreds_load"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="3" op_0_bw="3">
<![CDATA[
.split18:4 %kernel_idx_load = load i3 %kernel_idx

]]></Node>
<StgValue><ssdm name="kernel_idx_load"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="10" op_0_bw="3">
<![CDATA[
.split18:5 %zext_ln341_1 = zext i3 %kernel_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln341_1"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:14 %store_ln32 = store i7 0, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="202" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="5">
<![CDATA[
.split18:3 %bypassPreds_load = load i5 %bypassPreds_addr_1

]]></Node>
<StgValue><ssdm name="bypassPreds_load"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:12 %store_ln29 = store i8 %bypassPreds_load, i8 %bypassSrcOpt

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
.split18:15 %targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="206" st_id="25" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:6 %mul_ln341 = mul i10 %zext_ln341_1, i10 100

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:7 %add_ln341 = add i10 %mul_ln341, i10 %sext_ln338

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8">
<![CDATA[
.split18:15 %targetBlock1 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1, i8 %bypassPreds_load, i7 %phi_ln32_loc, i7 %trunc_ln32_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="209" st_id="26" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split18:7 %add_ln341 = add i10 %mul_ln341, i10 %sext_ln338

]]></Node>
<StgValue><ssdm name="add_ln341"/></StgValue>
</operation>

<operation id="210" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="10">
<![CDATA[
.split18:8 %zext_ln341_2 = zext i10 %add_ln341

]]></Node>
<StgValue><ssdm name="zext_ln341_2"/></StgValue>
</operation>

<operation id="211" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %placement_static_kernels_values_addr = getelementptr i6 %placement_static_kernels_values, i64 0, i64 %zext_ln341_2

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_addr"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="10">
<![CDATA[
.split18:10 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split18:16 %phi_ln32_loc_load = load i7 %phi_ln32_loc

]]></Node>
<StgValue><ssdm name="phi_ln32_loc_load"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
.split18:19 %store_ln32 = store i7 %phi_ln32_loc_load, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln337 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln337"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="10">
<![CDATA[
.split18:10 %placement_static_kernels_values_load = load i10 %placement_static_kernels_values_addr

]]></Node>
<StgValue><ssdm name="placement_static_kernels_values_load"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="6">
<![CDATA[
.split18:11 %zext_ln286 = zext i6 %placement_static_kernels_values_load

]]></Node>
<StgValue><ssdm name="zext_ln286"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split18:13 %store_ln30 = store i7 %zext_ln286, i7 %bypassTgtOpt

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="219" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.split18:17 %trunc_ln32_2_cast_loc_load = load i7 %trunc_ln32_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_loc_load"/></StgValue>
</operation>

<operation id="220" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="7">
<![CDATA[
.split18:18 %trunc_ln32_2_cast_reload_cast = zext i7 %trunc_ln32_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln32_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="221" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split18:20 %br_ln341 = br i1 %targetBlock1, void, void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="222" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_3 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_1"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %placement_done_values_addr_1 = getelementptr i1 %placement_done_values, i64 0, i64 %trunc_ln32_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_done_values_addr_1"/></StgValue>
</operation>

<operation id="225" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7">
<![CDATA[
:4 %bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="226" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_1 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_3

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_1"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %store_ln34 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_1, i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7">
<![CDATA[
:4 %bypassSrcOpt_placementDone = load i7 %placement_done_values_addr_1

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
:5 %br_ln36 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
.lr.ph.i.i:1 %store_ln39 = store i7 0, i7 %bypassTgtOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i.i:2 %targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="232" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
.lr.ph.i.i:2 %targetBlock2 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2, i6 %placement_static_kernels_values_load, i7 %phi_ln39_loc, i7 %trunc_ln39_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="233" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %bypassSrcOpt_placementDone_1 = phi i1 %bypassSrcOpt_placementDone, void, i1 0, void %.split18

]]></Node>
<StgValue><ssdm name="bypassSrcOpt_placementDone_1"/></StgValue>
</operation>

<operation id="234" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:3 %phi_ln39_loc_load = load i7 %phi_ln39_loc

]]></Node>
<StgValue><ssdm name="phi_ln39_loc_load"/></StgValue>
</operation>

<operation id="235" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:4 %trunc_ln39_2_cast_loc_load = load i7 %trunc_ln39_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_loc_load"/></StgValue>
</operation>

<operation id="236" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="7">
<![CDATA[
.lr.ph.i.i:5 %trunc_ln39_2_cast_reload_cast = zext i7 %trunc_ln39_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln39_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="237" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:6 %store_ln39 = store i7 %phi_ln39_loc_load, i7 %bypassTgtOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="238" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:7 %br_ln341 = br i1 %targetBlock2, void, void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i

]]></Node>
<StgValue><ssdm name="br_ln341"/></StgValue>
</operation>

<operation id="239" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_4 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln39_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_4"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="241" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="5" op_0_bw="7">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_2 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_4

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_2"/></StgValue>
</operation>

<operation id="242" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="4" op_0_bw="5">
<![CDATA[
:2 %trunc_ln41 = trunc i5 %placement_dynamic_dict_Opt2Tile_values_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3 %store_ln41 = store i4 %trunc_ln41, i4 %bypassTgtTile

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="244" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln42 = br void %_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="245" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:0 %xor_ln46 = xor i1 %bypassSrcOpt_placementDone_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="246" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:1 %store_ln46 = store i1 %bypassSrcOpt_placementDone_1, i1 %dependency_forward

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="247" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:2 %store_ln48 = store i1 %xor_ln46, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
_Z38DynamicPlacement_SrcTgtInit_BypassModecc.exit.i:3 %br_ln288 = br void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="249" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="2" op_12_bw="2" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="1" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="5" op_24_bw="1" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
:0 %tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="250" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="5" op_9_bw="4" op_10_bw="5" op_11_bw="2" op_12_bw="2" op_13_bw="4" op_14_bw="1" op_15_bw="1" op_16_bw="4" op_17_bw="4" op_18_bw="4" op_19_bw="1" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="5" op_24_bw="1" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0">
<![CDATA[
:0 %tmp = call i1 @BypassOptPlacement_Gen_Record, i8 %bypassOptIdx, i8 %bypassOpt, i8 %bypassSrcOpt, i8 %placement_dynamic_dict_Opt2PC_keys, i8 %placement_dynamic_dict_Opt2PC_values, i8 %IDX_pd_bypass, i8 %DynamicPlacement_II, i5 %bypassSrcTile, i4 %bypassTgtTile, i5 %shape_idx, i2 %Tile2XY_0, i2 %Tile2XY_1, i4 %CGRA_NumTiles_shapes_values, i1 %bpsStride_0, i1 %bpsStride_1, i4 %xy2Tile, i4 %allocated_tiles_shapes_values, i4 %idx_pd_r, i1 %placement_dynamic_bypass_occupy, i8 %placement_dynamic_bypass, i8 %bypassOpt_wrAddr, i8 %placement_dynamic_dict_Opt2Tile_keys, i5 %placement_dynamic_dict_Opt2Tile_values, i1 %placement_done_values

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln290 = br i1 %tmp, void %.loopexit.loopexit, void %codeRepl20

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="253" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="7" op_5_bw="7" op_6_bw="8" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
codeRepl20:1 %call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="254" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1" op_4_bw="7" op_5_bw="7" op_6_bw="8" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
codeRepl20:1 %call_ln291 = call void @Dependency_Update_BypassMode_SrcTgt, i8 %bypassOpt, i8 %placement_dynamic_dict_Opt2Tile_keys, i1 %dependency_forward, i7 %bypassSrcOpt_keyIdx, i7 %bypassTgtOpt, i8 %bypassSrcOpt, i7 %bypassTgtOpt_keyIdx, i8 %dependency_successor_values, i8 %dependency_predecessor_values, i1 %dependency_backward

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="255" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
codeRepl20:2 %bypassOpt_load = load i8 %bypassOpt

]]></Node>
<StgValue><ssdm name="bypassOpt_load"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl20:3 %store_ln126 = store i8 %bypassOpt_load, i8 %bypassSrcOpt

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl20:5 %targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="258" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="7" op_3_bw="7" op_4_bw="8" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl20:5 %targetBlock4 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1, i8 %bypassOpt_load, i7 %phi_ln127_loc, i7 %trunc_ln127_2_cast_loc, i8 %placement_dynamic_dict_Opt2Tile_keys

]]></Node>
<StgValue><ssdm name="targetBlock4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="259" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl20:0 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="260" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl20:4 %store_ln127 = store i7 0, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="261" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl20:6 %phi_ln127_loc_load = load i7 %phi_ln127_loc

]]></Node>
<StgValue><ssdm name="phi_ln127_loc_load"/></StgValue>
</operation>

<operation id="262" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
codeRepl20:7 %trunc_ln127_2_cast_loc_load = load i7 %trunc_ln127_2_cast_loc

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_loc_load"/></StgValue>
</operation>

<operation id="263" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="7">
<![CDATA[
codeRepl20:8 %trunc_ln127_2_cast_reload_cast = zext i7 %trunc_ln127_2_cast_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln127_2_cast_reload_cast"/></StgValue>
</operation>

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
codeRepl20:9 %store_ln127 = store i7 %phi_ln127_loc_load, i7 %bypassSrcOpt_keyIdx

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl20:10 %br_ln126 = br i1 %targetBlock4, void, void %_Z20Update_BypassSrcInfov.exit.i

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="266" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_dict_Opt2Tile_values_addr_5 = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %trunc_ln127_2_cast_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr_5"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="268" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1 %placement_dynamic_dict_Opt2Tile_values_load_3 = load i7 %placement_dynamic_dict_Opt2Tile_values_addr_5

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_load_3"/></StgValue>
</operation>

<operation id="269" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:2 %store_ln129 = store i5 %placement_dynamic_dict_Opt2Tile_values_load_3, i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="270" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln130 = br void %_Z20Update_BypassSrcInfov.exit.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="271" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:0 %bypassTgtTile_load = load i4 %bypassTgtTile

]]></Node>
<StgValue><ssdm name="bypassTgtTile_load"/></StgValue>
</operation>

<operation id="272" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:1 %zext_ln137 = zext i4 %bypassTgtTile_load

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="273" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:2 %Tile2XY_0_addr_2 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_2"/></StgValue>
</operation>

<operation id="274" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:3 %Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_2"/></StgValue>
</operation>

<operation id="275" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:5 %bypassSrcTile_load = load i5 %bypassSrcTile

]]></Node>
<StgValue><ssdm name="bypassSrcTile_load"/></StgValue>
</operation>

<operation id="276" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="5">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:6 %zext_ln137_2 = zext i5 %bypassSrcTile_load

]]></Node>
<StgValue><ssdm name="zext_ln137_2"/></StgValue>
</operation>

<operation id="277" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:7 %Tile2XY_0_addr_3 = getelementptr i2 %Tile2XY_0, i64 0, i64 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_addr_3"/></StgValue>
</operation>

<operation id="278" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:8 %Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_3"/></StgValue>
</operation>

<operation id="279" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:13 %Tile2XY_1_addr_2 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_2"/></StgValue>
</operation>

<operation id="280" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:14 %Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_2"/></StgValue>
</operation>

<operation id="281" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:16 %Tile2XY_1_addr_3 = getelementptr i2 %Tile2XY_1, i64 0, i64 %zext_ln137_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_addr_3"/></StgValue>
</operation>

<operation id="282" st_id="39" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:17 %Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="283" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:3 %Tile2XY_0_load_2 = load i4 %Tile2XY_0_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_2"/></StgValue>
</operation>

<operation id="284" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:4 %zext_ln137_1 = zext i2 %Tile2XY_0_load_2

]]></Node>
<StgValue><ssdm name="zext_ln137_1"/></StgValue>
</operation>

<operation id="285" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:8 %Tile2XY_0_load_3 = load i4 %Tile2XY_0_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_0_load_3"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:9 %zext_ln137_3 = zext i2 %Tile2XY_0_load_3

]]></Node>
<StgValue><ssdm name="zext_ln137_3"/></StgValue>
</operation>

<operation id="287" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:10 %sub_ln137 = sub i3 %zext_ln137_1, i3 %zext_ln137_3

]]></Node>
<StgValue><ssdm name="sub_ln137"/></StgValue>
</operation>

<operation id="288" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:11 %abscond58 = icmp_sgt  i3 %sub_ln137, i3 0

]]></Node>
<StgValue><ssdm name="abscond58"/></StgValue>
</operation>

<operation id="289" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:12 %empty_213 = sub i3 0, i3 %sub_ln137

]]></Node>
<StgValue><ssdm name="empty_213"/></StgValue>
</operation>

<operation id="290" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:14 %Tile2XY_1_load_2 = load i4 %Tile2XY_1_addr_2

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_2"/></StgValue>
</operation>

<operation id="291" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:15 %zext_ln138 = zext i2 %Tile2XY_1_load_2

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="292" st_id="40" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="4">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:17 %Tile2XY_1_load_3 = load i4 %Tile2XY_1_addr_3

]]></Node>
<StgValue><ssdm name="Tile2XY_1_load_3"/></StgValue>
</operation>

<operation id="293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:18 %zext_ln138_1 = zext i2 %Tile2XY_1_load_3

]]></Node>
<StgValue><ssdm name="zext_ln138_1"/></StgValue>
</operation>

<operation id="294" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:19 %sub_ln138 = sub i3 %zext_ln138, i3 %zext_ln138_1

]]></Node>
<StgValue><ssdm name="sub_ln138"/></StgValue>
</operation>

<operation id="295" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:20 %abscond61 = icmp_sgt  i3 %sub_ln138, i3 0

]]></Node>
<StgValue><ssdm name="abscond61"/></StgValue>
</operation>

<operation id="296" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:21 %empty_214 = sub i3 0, i3 %sub_ln138

]]></Node>
<StgValue><ssdm name="empty_214"/></StgValue>
</operation>

<operation id="297" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:22 %tmp_30 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln137, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="298" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:23 %tmp_31 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_213, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="299" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:24 %empty_215 = select i1 %abscond58, i2 %tmp_30, i2 %tmp_31

]]></Node>
<StgValue><ssdm name="empty_215"/></StgValue>
</operation>

<operation id="300" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:25 %icmp_ln143 = icmp_ne  i2 %empty_215, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:26 %tmp_32 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %sub_ln138, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:27 %tmp_33 = partselect i2 @_ssdm_op_PartSelect.i2.i3.i32.i32, i3 %empty_214, i32 1, i32 2

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:28 %empty_216 = select i1 %abscond61, i2 %tmp_32, i2 %tmp_33

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="304" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:29 %icmp_ln143_1 = icmp_ne  i2 %empty_216, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln143_1"/></StgValue>
</operation>

<operation id="305" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:30 %and_ln143 = and i1 %icmp_ln143, i1 %icmp_ln143_1

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="306" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z20Update_BypassSrcInfov.exit.i:31 %br_ln294 = br i1 %and_ln143, void, void %_Z26bypassOptGen_and_Placementcc.exit

]]></Node>
<StgValue><ssdm name="br_ln294"/></StgValue>
</operation>

<operation id="307" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln288 = br void

]]></Node>
<StgValue><ssdm name="br_ln288"/></StgValue>
</operation>

<operation id="308" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:0 %IDX_pd_lastBypass = load i8 %IDX_pd_bypass

]]></Node>
<StgValue><ssdm name="IDX_pd_lastBypass"/></StgValue>
</operation>

<operation id="309" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:1 %icmp_ln343 = icmp_sgt  i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="310" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:2 %IDX_pd_bypass_MAX_2 = select i1 %icmp_ln343, i8 %IDX_pd_lastBypass, i8 %IDX_pd_bypass_MAX_1

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_2"/></StgValue>
</operation>

<operation id="311" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0">
<![CDATA[
_Z26bypassOptGen_and_Placementcc.exit:3 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="312" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
._crit_edge:0 %IDX_pd_bypass_MAX_0_lcssa = phi i8 %initial_IDX_pd, void, i8 %IDX_pd_bypass_MAX_1, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="IDX_pd_bypass_MAX_0_lcssa"/></StgValue>
</operation>

<operation id="313" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge:1 %store_ln347 = store i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="314" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8">
<![CDATA[
._crit_edge:2 %DynamicPlacement_II_load_1 = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load_1"/></StgValue>
</operation>

<operation id="315" st_id="41" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>

<operation id="316" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:6 %upperLimit_2 = add i8 %DynamicPlacement_II_load_1, i8 %IDX_pd_bypass_MAX_0_lcssa

]]></Node>
<StgValue><ssdm name="upperLimit_2"/></StgValue>
</operation>

<operation id="317" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
._crit_edge:7 %store_ln349 = store i8 %upperLimit_2, i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="store_ln349"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="318" st_id="42" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="319" st_id="43" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="320" st_id="44" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="321" st_id="45" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="322" st_id="46" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="323" st_id="47" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="324" st_id="48" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="325" st_id="49" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="326" st_id="50" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="327" st_id="51" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="328" st_id="52" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:3 %srem_ln348 = srem i8 %IDX_pd_bypass_MAX_0_lcssa, i8 %DynamicPlacement_II_load_1

]]></Node>
<StgValue><ssdm name="srem_ln348"/></StgValue>
</operation>

<operation id="329" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="7">
<![CDATA[
._crit_edge:4 %trunc_ln348 = trunc i7 %srem_ln348

]]></Node>
<StgValue><ssdm name="trunc_ln348"/></StgValue>
</operation>

<operation id="330" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0">
<![CDATA[
._crit_edge:5 %store_ln348 = store i7 %trunc_ln348, i7 %IDX_pd_modulo

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="331" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="bypassMode" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8 %br_ln0 = br void %codeRepl22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="332" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="4">
<![CDATA[
codeRepl22:1 %curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="333" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl22:0 %upperLimit_3 = load i8 %upperLimit_1

]]></Node>
<StgValue><ssdm name="upperLimit_3"/></StgValue>
</operation>

<operation id="334" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="5" op_0_bw="4">
<![CDATA[
codeRepl22:1 %curOptPotentialPlacement_load_2 = load i4 %curOptPotentialPlacement_addr

]]></Node>
<StgValue><ssdm name="curOptPotentialPlacement_load_2"/></StgValue>
</operation>

<operation id="335" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8">
<![CDATA[
codeRepl22:2 %DynamicPlacement_II_load_2 = load i8 %DynamicPlacement_II

]]></Node>
<StgValue><ssdm name="DynamicPlacement_II_load_2"/></StgValue>
</operation>

<operation id="336" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="11" op_5_bw="8" op_6_bw="7" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl22:3 %targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="targetBlock3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="337" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="11" op_5_bw="8" op_6_bw="7" op_7_bw="1" op_8_bw="8" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl22:3 %targetBlock3 = call i1 @RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4, i5 %curOptPotentialPlacement_load_2, i8 %DynamicPlacement_II_load_2, i8 %upperLimit_3, i11 %add_ln356_loc, i8 %IDX_pd_load_1_loc, i7 %IDX_pd_modulo, i1 %placement_dynamic_occupy, i8 %IDX_pd

]]></Node>
<StgValue><ssdm name="targetBlock3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
codeRepl22:4 %add_ln356_loc_load = load i11 %add_ln356_loc

]]></Node>
<StgValue><ssdm name="add_ln356_loc_load"/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="11">
<![CDATA[
codeRepl22:5 %add_ln356_reload_cast = zext i11 %add_ln356_loc_load

]]></Node>
<StgValue><ssdm name="add_ln356_reload_cast"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
codeRepl22:6 %IDX_pd_load_1 = load i8 %IDX_pd_load_1_loc

]]></Node>
<StgValue><ssdm name="IDX_pd_load_1"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl22:7 %br_ln314 = br i1 %targetBlock3, void, void

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln314 = store i8 %i_9, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln314 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln314"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %placement_dynamic_occupy_addr_1 = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %add_ln356_reload_cast

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_addr_1"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="1" op_1_bw="11" op_2_bw="0">
<![CDATA[
:1 %store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr_1

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="5" op_1_bw="7" op_2_bw="0">
<![CDATA[
:2 %store_ln7 = store i5 %curOptPotentialPlacement_load_2, i7 %placement_dynamic_dict_Opt2Tile_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %placement_dynamic_dict_Opt2PC_values_addr_1 = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:4 %store_ln8 = store i8 %IDX_pd_load_1, i7 %placement_dynamic_dict_Opt2PC_values_addr_1

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %placement_done_values_addr_2 = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="placement_done_values_addr_2"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:6 %store_ln9 = store i1 1, i7 %placement_done_values_addr_2

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln358 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln358"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="352" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="5" op_0_bw="5">
<![CDATA[
:0 %firstTile = load i5 0

]]></Node>
<StgValue><ssdm name="firstTile"/></StgValue>
</operation>

<operation id="353" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
:1 %tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %initial_IDX_pd_modulo, i4 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="354" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="11" op_0_bw="5">
<![CDATA[
:2 %sext_ln6 = sext i5 %firstTile

]]></Node>
<StgValue><ssdm name="sext_ln6"/></StgValue>
</operation>

<operation id="355" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln6 = add i11 %tmp_s, i11 %sext_ln6

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="356" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="11">
<![CDATA[
:4 %zext_ln6 = zext i11 %add_ln6

]]></Node>
<StgValue><ssdm name="zext_ln6"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %placement_dynamic_occupy_addr = getelementptr i1 %placement_dynamic_occupy, i64 0, i64 %zext_ln6

]]></Node>
<StgValue><ssdm name="placement_dynamic_occupy_addr"/></StgValue>
</operation>

<operation id="358" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="1" op_1_bw="11">
<![CDATA[
:6 %store_ln6 = store i1 1, i11 %placement_dynamic_occupy_addr

]]></Node>
<StgValue><ssdm name="store_ln6"/></StgValue>
</operation>

<operation id="359" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="8">
<![CDATA[
:7 %zext_ln7 = zext i8 %curOpt_idx_load

]]></Node>
<StgValue><ssdm name="zext_ln7"/></StgValue>
</operation>

<operation id="360" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %placement_dynamic_dict_Opt2Tile_values_addr = getelementptr i5 %placement_dynamic_dict_Opt2Tile_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values_addr"/></StgValue>
</operation>

<operation id="361" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="5" op_1_bw="7">
<![CDATA[
:9 %store_ln7 = store i5 %firstTile, i7 %placement_dynamic_dict_Opt2Tile_values_addr

]]></Node>
<StgValue><ssdm name="store_ln7"/></StgValue>
</operation>

<operation id="362" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %placement_dynamic_dict_Opt2PC_values_addr = getelementptr i8 %placement_dynamic_dict_Opt2PC_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values_addr"/></StgValue>
</operation>

<operation id="363" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:11 %store_ln8 = store i8 %initial_IDX_pd, i7 %placement_dynamic_dict_Opt2PC_values_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="364" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %placement_done_values_addr = getelementptr i1 %placement_done_values, i64 0, i64 %zext_ln7

]]></Node>
<StgValue><ssdm name="placement_done_values_addr"/></StgValue>
</operation>

<operation id="365" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="7">
<![CDATA[
:13 %store_ln9 = store i1 1, i7 %placement_done_values_addr

]]></Node>
<StgValue><ssdm name="store_ln9"/></StgValue>
</operation>

<operation id="366" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln309 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="367" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0">
<![CDATA[
.loopexit:0 %retval_0 = phi i1 1, void, i1 1, void, i1 0, void %.loopexit.loopexit, i1 0, void %.loopexit.loopexit48

]]></Node>
<StgValue><ssdm name="retval_0"/></StgValue>
</operation>

<operation id="368" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1">
<![CDATA[
.loopexit:1 %ret_ln370 = ret i1 %retval_0

]]></Node>
<StgValue><ssdm name="ret_ln370"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="448" name="IDX_pd" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="IDX_pd"/></StgValue>
</port>
<port id="449" name="DynamicPlacement_II" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="DynamicPlacement_II"/></StgValue>
</port>
<port id="450" name="IDX_pd_modulo" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="IDX_pd_modulo"/></StgValue>
</port>
<port id="451" name="predecessors_wrAddr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="predecessors_wrAddr"/></StgValue>
</port>
<port id="452" name="curOpt_idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curOpt_idx"/></StgValue>
</port>
<port id="453" name="placement_dynamic_occupy" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_occupy"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="454" name="placement_dynamic_dict_Opt2Tile_values" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="455" name="placement_dynamic_dict_Opt2PC_values" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2PC_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="456" name="placement_done_values" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_done_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="457" name="curOptPotentialPlacement_wrAddr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="curOptPotentialPlacement_wrAddr"/></StgValue>
</port>
<port id="458" name="predsNum" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="predsNum"/></StgValue>
</port>
<port id="459" name="curOptPotentialPlacement" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="curOptPotentialPlacement"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="460" name="Tile2XY_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="Tile2XY_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="461" name="Tile2XY_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="Tile2XY_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="462" name="predecessors" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="predecessors"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="463" name="placement_dynamic_dict_Opt2Tile_keys" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2Tile_keys"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="464" name="predTile1" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="predTile1"/></StgValue>
</port>
<port id="465" name="kernel_idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="kernel_idx"/></StgValue>
</port>
<port id="466" name="placement_static_kernels_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="placement_static_kernels_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="467" name="bypassSrcOpt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassSrcOpt"/></StgValue>
</port>
<port id="468" name="bypassTgtOpt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassTgtOpt"/></StgValue>
</port>
<port id="469" name="bypassSrcOpt_keyIdx" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassSrcOpt_keyIdx"/></StgValue>
</port>
<port id="470" name="bypassSrcTile" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassSrcTile"/></StgValue>
</port>
<port id="471" name="bypassTgtOpt_keyIdx" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassTgtOpt_keyIdx"/></StgValue>
</port>
<port id="472" name="bypassTgtTile" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassTgtTile"/></StgValue>
</port>
<port id="473" name="dependency_forward" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="dependency_forward"/></StgValue>
</port>
<port id="474" name="dependency_backward" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="dependency_backward"/></StgValue>
</port>
<port id="475" name="bypassOptIdx" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassOptIdx"/></StgValue>
</port>
<port id="476" name="bypassOpt" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassOpt"/></StgValue>
</port>
<port id="477" name="placement_dynamic_dict_Opt2PC_keys" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_dict_Opt2PC_keys"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="478" name="IDX_pd_bypass" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="IDX_pd_bypass"/></StgValue>
</port>
<port id="479" name="shape_idx" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="shape_idx"/></StgValue>
</port>
<port id="480" name="CGRA_NumTiles_shapes_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="CGRA_NumTiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="481" name="bpsStride_0" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bpsStride_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="482" name="bpsStride_1" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="bpsStride_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="483" name="xy2Tile" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="xy2Tile"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="484" name="allocated_tiles_shapes_values" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="allocated_tiles_shapes_values"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="485" name="idx_pd_r" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx_pd_r"/></StgValue>
</port>
<port id="486" name="placement_dynamic_bypass_occupy" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_bypass_occupy"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="487" name="placement_dynamic_bypass" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="placement_dynamic_bypass"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="488" name="bypassOpt_wrAddr" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="bypassOpt_wrAddr"/></StgValue>
</port>
<port id="489" name="dependency_successor_values" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_successor_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="490" name="dependency_predecessor_values" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dependency_predecessor_values"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="492" from="StgValue_491" to="IDX_pd_load_1_loc" fromId="491" toId="58">
</dataflow>
<dataflow id="493" from="StgValue_491" to="add_ln356_loc" fromId="491" toId="59">
</dataflow>
<dataflow id="494" from="StgValue_491" to="trunc_ln127_2_cast_loc" fromId="491" toId="60">
</dataflow>
<dataflow id="495" from="StgValue_491" to="phi_ln127_loc" fromId="491" toId="61">
</dataflow>
<dataflow id="496" from="StgValue_491" to="trunc_ln39_2_cast_loc" fromId="491" toId="62">
</dataflow>
<dataflow id="497" from="StgValue_491" to="phi_ln39_loc" fromId="491" toId="63">
</dataflow>
<dataflow id="498" from="StgValue_491" to="trunc_ln32_2_cast_loc" fromId="491" toId="64">
</dataflow>
<dataflow id="499" from="StgValue_491" to="phi_ln32_loc" fromId="491" toId="65">
</dataflow>
<dataflow id="500" from="StgValue_491" to="trunc_ln14_cast2_loc" fromId="491" toId="66">
</dataflow>
<dataflow id="501" from="StgValue_491" to="bypassPreds" fromId="491" toId="67">
</dataflow>
<dataflow id="502" from="IDX_pd" to="IDX_pd_load" fromId="448" toId="68">
</dataflow>
<dataflow id="503" from="IDX_pd_load" to="initial_IDX_pd" fromId="68" toId="69">
</dataflow>
<dataflow id="505" from="StgValue_504" to="initial_IDX_pd" fromId="504" toId="69">
</dataflow>
<dataflow id="506" from="initial_IDX_pd" to="store_ln299" fromId="69" toId="70">
</dataflow>
<dataflow id="507" from="IDX_pd" to="store_ln299" fromId="448" toId="70">
</dataflow>
<dataflow id="508" from="DynamicPlacement_II" to="DynamicPlacement_II_load" fromId="449" toId="71">
</dataflow>
<dataflow id="509" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="72">
</dataflow>
<dataflow id="510" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="72">
</dataflow>
<dataflow id="511" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="73">
</dataflow>
<dataflow id="512" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="73">
</dataflow>
<dataflow id="513" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="74">
</dataflow>
<dataflow id="514" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="74">
</dataflow>
<dataflow id="515" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="75">
</dataflow>
<dataflow id="516" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="75">
</dataflow>
<dataflow id="517" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="76">
</dataflow>
<dataflow id="518" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="76">
</dataflow>
<dataflow id="519" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="77">
</dataflow>
<dataflow id="520" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="77">
</dataflow>
<dataflow id="521" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="78">
</dataflow>
<dataflow id="522" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="78">
</dataflow>
<dataflow id="523" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="79">
</dataflow>
<dataflow id="524" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="79">
</dataflow>
<dataflow id="525" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="80">
</dataflow>
<dataflow id="526" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="80">
</dataflow>
<dataflow id="527" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="81">
</dataflow>
<dataflow id="528" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="81">
</dataflow>
<dataflow id="529" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="82">
</dataflow>
<dataflow id="530" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="82">
</dataflow>
<dataflow id="531" from="initial_IDX_pd" to="srem_ln301" fromId="69" toId="83">
</dataflow>
<dataflow id="532" from="DynamicPlacement_II_load" to="srem_ln301" fromId="71" toId="83">
</dataflow>
<dataflow id="533" from="srem_ln301" to="initial_IDX_pd_modulo" fromId="83" toId="84">
</dataflow>
<dataflow id="534" from="initial_IDX_pd_modulo" to="store_ln301" fromId="84" toId="85">
</dataflow>
<dataflow id="535" from="IDX_pd_modulo" to="store_ln301" fromId="450" toId="85">
</dataflow>
<dataflow id="536" from="DynamicPlacement_II_load" to="upperLimit" fromId="71" toId="86">
</dataflow>
<dataflow id="537" from="initial_IDX_pd" to="upperLimit" fromId="69" toId="86">
</dataflow>
<dataflow id="538" from="predecessors_wrAddr" to="predecessors_wrAddr_load" fromId="451" toId="87">
</dataflow>
<dataflow id="539" from="predecessors_wrAddr_load" to="icmp_ln306" fromId="87" toId="88">
</dataflow>
<dataflow id="541" from="StgValue_540" to="icmp_ln306" fromId="540" toId="88">
</dataflow>
<dataflow id="542" from="curOpt_idx" to="curOpt_idx_load" fromId="452" toId="89">
</dataflow>
<dataflow id="543" from="icmp_ln306" to="br_ln306" fromId="88" toId="90">
</dataflow>
<dataflow id="545" from="StgValue_544" to="i" fromId="544" toId="91">
</dataflow>
<dataflow id="546" from="StgValue_544" to="upperLimit_1" fromId="544" toId="92">
</dataflow>
<dataflow id="547" from="curOpt_idx_load" to="zext_ln338" fromId="89" toId="93">
</dataflow>
<dataflow id="548" from="curOpt_idx_load" to="sext_ln338" fromId="89" toId="94">
</dataflow>
<dataflow id="549" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr_1" fromId="454" toId="95">
</dataflow>
<dataflow id="551" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr_1" fromId="550" toId="95">
</dataflow>
<dataflow id="552" from="zext_ln338" to="placement_dynamic_dict_Opt2Tile_values_addr_1" fromId="93" toId="95">
</dataflow>
<dataflow id="553" from="upperLimit" to="store_ln303" fromId="86" toId="96">
</dataflow>
<dataflow id="554" from="upperLimit_1" to="store_ln303" fromId="92" toId="96">
</dataflow>
<dataflow id="555" from="StgValue_540" to="store_ln303" fromId="540" toId="97">
</dataflow>
<dataflow id="556" from="i" to="store_ln303" fromId="91" toId="97">
</dataflow>
<dataflow id="558" from="StgValue_557" to="firstTile" fromId="557" toId="99">
</dataflow>
<dataflow id="559" from="i" to="i_8" fromId="91" toId="100">
</dataflow>
<dataflow id="560" from="curOptPotentialPlacement_wrAddr" to="curOptPotentialPlacement_wrAddr_load" fromId="457" toId="101">
</dataflow>
<dataflow id="561" from="i_8" to="icmp_ln314" fromId="100" toId="102">
</dataflow>
<dataflow id="562" from="curOptPotentialPlacement_wrAddr_load" to="icmp_ln314" fromId="101" toId="102">
</dataflow>
<dataflow id="563" from="i_8" to="i_9" fromId="100" toId="103">
</dataflow>
<dataflow id="564" from="StgValue_504" to="i_9" fromId="504" toId="103">
</dataflow>
<dataflow id="565" from="icmp_ln314" to="br_ln314" fromId="102" toId="104">
</dataflow>
<dataflow id="566" from="i_8" to="idxprom16" fromId="100" toId="105">
</dataflow>
<dataflow id="567" from="curOptPotentialPlacement" to="curOptPotentialPlacement_addr" fromId="459" toId="106">
</dataflow>
<dataflow id="568" from="StgValue_550" to="curOptPotentialPlacement_addr" fromId="550" toId="106">
</dataflow>
<dataflow id="569" from="idxprom16" to="curOptPotentialPlacement_addr" fromId="105" toId="106">
</dataflow>
<dataflow id="570" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load" fromId="106" toId="107">
</dataflow>
<dataflow id="571" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load" fromId="106" toId="109">
</dataflow>
<dataflow id="572" from="curOptPotentialPlacement_load" to="zext_ln20" fromId="109" toId="110">
</dataflow>
<dataflow id="573" from="Tile2XY_0" to="Tile2XY_0_addr" fromId="460" toId="111">
</dataflow>
<dataflow id="574" from="StgValue_550" to="Tile2XY_0_addr" fromId="550" toId="111">
</dataflow>
<dataflow id="575" from="zext_ln20" to="Tile2XY_0_addr" fromId="110" toId="111">
</dataflow>
<dataflow id="576" from="Tile2XY_0_addr" to="Tile2XY_0_load" fromId="111" toId="112">
</dataflow>
<dataflow id="577" from="Tile2XY_1" to="Tile2XY_1_addr" fromId="461" toId="113">
</dataflow>
<dataflow id="578" from="StgValue_550" to="Tile2XY_1_addr" fromId="550" toId="113">
</dataflow>
<dataflow id="579" from="zext_ln20" to="Tile2XY_1_addr" fromId="110" toId="113">
</dataflow>
<dataflow id="580" from="Tile2XY_1_addr" to="Tile2XY_1_load" fromId="113" toId="114">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecLoopName" to="specloopname_ln317" fromId="581" toId="115">
</dataflow>
<dataflow id="584" from="empty_51" to="specloopname_ln317" fromId="583" toId="115">
</dataflow>
<dataflow id="585" from="predsNum" to="predsNum_load" fromId="458" toId="116">
</dataflow>
<dataflow id="586" from="Tile2XY_0_addr" to="Tile2XY_0_load" fromId="111" toId="117">
</dataflow>
<dataflow id="587" from="Tile2XY_0_load" to="zext_ln21" fromId="117" toId="118">
</dataflow>
<dataflow id="588" from="Tile2XY_1_addr" to="Tile2XY_1_load" fromId="113" toId="119">
</dataflow>
<dataflow id="589" from="Tile2XY_1_load" to="zext_ln319" fromId="119" toId="120">
</dataflow>
<dataflow id="591" from="StgValue_590" to="j" fromId="590" toId="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="592" from="br_ln319" to="j" fromId="121" toId="122">
</dataflow>
<dataflow id="593" from="j_3" to="j" fromId="128" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="594" from="br_ln319" to="j" fromId="187" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="595" from="StgValue_540" to="bypassPreds_wrAddr" fromId="540" toId="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="596" from="br_ln319" to="bypassPreds_wrAddr" fromId="121" toId="123">
</dataflow>
<dataflow id="597" from="bypassPreds_wrAddr_1" to="bypassPreds_wrAddr" fromId="185" toId="123">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="598" from="br_ln319" to="bypassPreds_wrAddr" fromId="187" toId="123">
<BackEdge/>
</dataflow>
<dataflow id="600" from="StgValue_599" to="bypassMode" fromId="599" toId="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="601" from="br_ln319" to="bypassMode" fromId="121" toId="124">
</dataflow>
<dataflow id="602" from="bypassMode_1" to="bypassMode" fromId="186" toId="124">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="603" from="br_ln319" to="bypassMode" fromId="187" toId="124">
<BackEdge/>
</dataflow>
<dataflow id="604" from="j" to="zext_ln317" fromId="122" toId="125">
</dataflow>
<dataflow id="605" from="zext_ln317" to="icmp_ln319" fromId="125" toId="126">
</dataflow>
<dataflow id="606" from="predsNum_load" to="icmp_ln319" fromId="116" toId="126">
</dataflow>
<dataflow id="608" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="607" toId="127">
</dataflow>
<dataflow id="609" from="StgValue_550" to="empty" fromId="550" toId="127">
</dataflow>
<dataflow id="611" from="StgValue_610" to="empty" fromId="610" toId="127">
</dataflow>
<dataflow id="612" from="StgValue_550" to="empty" fromId="550" toId="127">
</dataflow>
<dataflow id="613" from="j" to="j_3" fromId="122" toId="128">
</dataflow>
<dataflow id="615" from="StgValue_614" to="j_3" fromId="614" toId="128">
</dataflow>
<dataflow id="616" from="icmp_ln319" to="br_ln319" fromId="126" toId="129">
</dataflow>
<dataflow id="617" from="j" to="zext_ln320" fromId="122" toId="130">
</dataflow>
<dataflow id="618" from="predecessors" to="predecessors_addr" fromId="462" toId="131">
</dataflow>
<dataflow id="619" from="StgValue_550" to="predecessors_addr" fromId="550" toId="131">
</dataflow>
<dataflow id="620" from="zext_ln320" to="predecessors_addr" fromId="130" toId="131">
</dataflow>
<dataflow id="621" from="predecessors_addr" to="predecessors_load" fromId="131" toId="132">
</dataflow>
<dataflow id="622" from="bypassMode" to="br_ln331" fromId="124" toId="133">
</dataflow>
<dataflow id="623" from="initial_IDX_pd" to="store_ln333" fromId="69" toId="134">
</dataflow>
<dataflow id="624" from="IDX_pd" to="store_ln333" fromId="448" toId="134">
</dataflow>
<dataflow id="625" from="initial_IDX_pd_modulo" to="store_ln334" fromId="84" toId="135">
</dataflow>
<dataflow id="626" from="IDX_pd_modulo" to="store_ln334" fromId="450" toId="135">
</dataflow>
<dataflow id="627" from="curOptPotentialPlacement_load" to="store_ln338" fromId="109" toId="137">
</dataflow>
<dataflow id="628" from="placement_dynamic_dict_Opt2Tile_values_addr_1" to="store_ln338" fromId="95" toId="137">
</dataflow>
<dataflow id="629" from="bypassPreds_wrAddr" to="icmp_ln339" fromId="123" toId="138">
</dataflow>
<dataflow id="630" from="StgValue_540" to="icmp_ln339" fromId="540" toId="138">
</dataflow>
<dataflow id="631" from="icmp_ln339" to="br_ln339" fromId="138" toId="139">
</dataflow>
<dataflow id="632" from="predecessors_addr" to="predecessors_load" fromId="131" toId="141">
</dataflow>
<dataflow id="634" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1" to="targetBlock" fromId="633" toId="142">
</dataflow>
<dataflow id="635" from="predecessors_load" to="targetBlock" fromId="141" toId="142">
</dataflow>
<dataflow id="636" from="trunc_ln14_cast2_loc" to="targetBlock" fromId="66" toId="142">
</dataflow>
<dataflow id="637" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock" fromId="463" toId="142">
</dataflow>
<dataflow id="638" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_14_1" to="targetBlock" fromId="633" toId="143">
</dataflow>
<dataflow id="639" from="predecessors_load" to="targetBlock" fromId="141" toId="143">
</dataflow>
<dataflow id="640" from="trunc_ln14_cast2_loc" to="targetBlock" fromId="66" toId="143">
</dataflow>
<dataflow id="641" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock" fromId="463" toId="143">
</dataflow>
<dataflow id="642" from="_ssdm_op_SpecLoopName" to="specloopname_ln320" fromId="581" toId="144">
</dataflow>
<dataflow id="644" from="empty_6" to="specloopname_ln320" fromId="643" toId="144">
</dataflow>
<dataflow id="645" from="trunc_ln14_cast2_loc" to="trunc_ln14_cast2_loc_load" fromId="66" toId="145">
</dataflow>
<dataflow id="646" from="trunc_ln14_cast2_loc_load" to="trunc_ln14_cast2_reload_cast" fromId="145" toId="146">
</dataflow>
<dataflow id="647" from="targetBlock" to="br_ln320" fromId="143" toId="147">
</dataflow>
<dataflow id="648" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr_2" fromId="454" toId="148">
</dataflow>
<dataflow id="649" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr_2" fromId="550" toId="148">
</dataflow>
<dataflow id="650" from="trunc_ln14_cast2_reload_cast" to="placement_dynamic_dict_Opt2Tile_values_addr_2" fromId="146" toId="148">
</dataflow>
<dataflow id="651" from="placement_dynamic_dict_Opt2Tile_values_addr_2" to="placement_dynamic_dict_Opt2Tile_values_load" fromId="148" toId="149">
</dataflow>
<dataflow id="652" from="placement_dynamic_dict_Opt2Tile_values_addr_2" to="placement_dynamic_dict_Opt2Tile_values_load" fromId="148" toId="150">
</dataflow>
<dataflow id="653" from="placement_dynamic_dict_Opt2Tile_values_load" to="trunc_ln16" fromId="150" toId="151">
</dataflow>
<dataflow id="654" from="trunc_ln16" to="store_ln16" fromId="151" toId="152">
</dataflow>
<dataflow id="655" from="predTile1" to="store_ln16" fromId="464" toId="152">
</dataflow>
<dataflow id="656" from="predTile1" to="predTile1_load" fromId="464" toId="154">
</dataflow>
<dataflow id="657" from="predTile1_load" to="zext_ln20_1" fromId="154" toId="155">
</dataflow>
<dataflow id="658" from="Tile2XY_0" to="Tile2XY_0_addr_1" fromId="460" toId="156">
</dataflow>
<dataflow id="659" from="StgValue_550" to="Tile2XY_0_addr_1" fromId="550" toId="156">
</dataflow>
<dataflow id="660" from="zext_ln20_1" to="Tile2XY_0_addr_1" fromId="155" toId="156">
</dataflow>
<dataflow id="661" from="Tile2XY_0_addr_1" to="Tile2XY_0_load_1" fromId="156" toId="157">
</dataflow>
<dataflow id="662" from="Tile2XY_1" to="Tile2XY_1_addr_1" fromId="461" toId="158">
</dataflow>
<dataflow id="663" from="StgValue_550" to="Tile2XY_1_addr_1" fromId="550" toId="158">
</dataflow>
<dataflow id="664" from="zext_ln20_1" to="Tile2XY_1_addr_1" fromId="155" toId="158">
</dataflow>
<dataflow id="665" from="Tile2XY_1_addr_1" to="Tile2XY_1_load_1" fromId="158" toId="159">
</dataflow>
<dataflow id="666" from="Tile2XY_0_addr_1" to="Tile2XY_0_load_1" fromId="156" toId="160">
</dataflow>
<dataflow id="667" from="Tile2XY_0_load_1" to="zext_ln20_2" fromId="160" toId="161">
</dataflow>
<dataflow id="668" from="zext_ln21" to="sub_ln20" fromId="118" toId="162">
</dataflow>
<dataflow id="669" from="zext_ln20_2" to="sub_ln20" fromId="161" toId="162">
</dataflow>
<dataflow id="670" from="sub_ln20" to="abscond" fromId="162" toId="163">
</dataflow>
<dataflow id="672" from="StgValue_671" to="abscond" fromId="671" toId="163">
</dataflow>
<dataflow id="673" from="StgValue_671" to="empty_209" fromId="671" toId="164">
</dataflow>
<dataflow id="674" from="sub_ln20" to="empty_209" fromId="162" toId="164">
</dataflow>
<dataflow id="675" from="Tile2XY_1_addr_1" to="Tile2XY_1_load_1" fromId="158" toId="165">
</dataflow>
<dataflow id="676" from="Tile2XY_1_load_1" to="zext_ln21_1" fromId="165" toId="166">
</dataflow>
<dataflow id="677" from="zext_ln319" to="sub_ln21" fromId="120" toId="167">
</dataflow>
<dataflow id="678" from="zext_ln21_1" to="sub_ln21" fromId="166" toId="167">
</dataflow>
<dataflow id="679" from="sub_ln21" to="abscond55" fromId="167" toId="168">
</dataflow>
<dataflow id="680" from="StgValue_671" to="abscond55" fromId="671" toId="168">
</dataflow>
<dataflow id="681" from="StgValue_671" to="empty_210" fromId="671" toId="169">
</dataflow>
<dataflow id="682" from="sub_ln21" to="empty_210" fromId="167" toId="169">
</dataflow>
<dataflow id="684" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_26" fromId="683" toId="170">
</dataflow>
<dataflow id="685" from="sub_ln20" to="tmp_26" fromId="162" toId="170">
</dataflow>
<dataflow id="686" from="StgValue_544" to="tmp_26" fromId="544" toId="170">
</dataflow>
<dataflow id="688" from="StgValue_687" to="tmp_26" fromId="687" toId="170">
</dataflow>
<dataflow id="689" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_27" fromId="683" toId="171">
</dataflow>
<dataflow id="690" from="empty_209" to="tmp_27" fromId="164" toId="171">
</dataflow>
<dataflow id="691" from="StgValue_544" to="tmp_27" fromId="544" toId="171">
</dataflow>
<dataflow id="692" from="StgValue_687" to="tmp_27" fromId="687" toId="171">
</dataflow>
<dataflow id="693" from="abscond" to="empty_211" fromId="163" toId="172">
</dataflow>
<dataflow id="694" from="tmp_26" to="empty_211" fromId="170" toId="172">
</dataflow>
<dataflow id="695" from="tmp_27" to="empty_211" fromId="171" toId="172">
</dataflow>
<dataflow id="696" from="empty_211" to="icmp_ln25" fromId="172" toId="173">
</dataflow>
<dataflow id="698" from="StgValue_697" to="icmp_ln25" fromId="697" toId="173">
</dataflow>
<dataflow id="699" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_28" fromId="683" toId="174">
</dataflow>
<dataflow id="700" from="sub_ln21" to="tmp_28" fromId="167" toId="174">
</dataflow>
<dataflow id="701" from="StgValue_544" to="tmp_28" fromId="544" toId="174">
</dataflow>
<dataflow id="702" from="StgValue_687" to="tmp_28" fromId="687" toId="174">
</dataflow>
<dataflow id="703" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_29" fromId="683" toId="175">
</dataflow>
<dataflow id="704" from="empty_210" to="tmp_29" fromId="169" toId="175">
</dataflow>
<dataflow id="705" from="StgValue_544" to="tmp_29" fromId="544" toId="175">
</dataflow>
<dataflow id="706" from="StgValue_687" to="tmp_29" fromId="687" toId="175">
</dataflow>
<dataflow id="707" from="abscond55" to="empty_212" fromId="168" toId="176">
</dataflow>
<dataflow id="708" from="tmp_28" to="empty_212" fromId="174" toId="176">
</dataflow>
<dataflow id="709" from="tmp_29" to="empty_212" fromId="175" toId="176">
</dataflow>
<dataflow id="710" from="empty_212" to="icmp_ln25_1" fromId="176" toId="177">
</dataflow>
<dataflow id="711" from="StgValue_697" to="icmp_ln25_1" fromId="697" toId="177">
</dataflow>
<dataflow id="712" from="icmp_ln25" to="and_ln25" fromId="173" toId="178">
</dataflow>
<dataflow id="713" from="icmp_ln25_1" to="and_ln25" fromId="177" toId="178">
</dataflow>
<dataflow id="714" from="and_ln25" to="br_ln323" fromId="178" toId="179">
</dataflow>
<dataflow id="715" from="bypassPreds_wrAddr" to="zext_ln324" fromId="123" toId="180">
</dataflow>
<dataflow id="716" from="bypassPreds" to="bypassPreds_addr" fromId="67" toId="181">
</dataflow>
<dataflow id="717" from="StgValue_550" to="bypassPreds_addr" fromId="550" toId="181">
</dataflow>
<dataflow id="718" from="zext_ln324" to="bypassPreds_addr" fromId="180" toId="181">
</dataflow>
<dataflow id="719" from="predecessors_load" to="store_ln324" fromId="141" toId="182">
</dataflow>
<dataflow id="720" from="bypassPreds_addr" to="store_ln324" fromId="181" toId="182">
</dataflow>
<dataflow id="721" from="bypassPreds_wrAddr" to="bypassPreds_wrAddr_2" fromId="123" toId="183">
</dataflow>
<dataflow id="722" from="StgValue_504" to="bypassPreds_wrAddr_2" fromId="504" toId="183">
</dataflow>
<dataflow id="723" from="bypassPreds_wrAddr_2" to="bypassPreds_wrAddr_1" fromId="183" toId="185">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="724" from="br_ln327" to="bypassPreds_wrAddr_1" fromId="184" toId="185">
</dataflow>
<dataflow id="725" from="bypassPreds_wrAddr" to="bypassPreds_wrAddr_1" fromId="123" toId="185">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="726" from="br_ln323" to="bypassPreds_wrAddr_1" fromId="179" toId="185">
</dataflow>
<dataflow id="728" from="StgValue_727" to="bypassMode_1" fromId="727" toId="186">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="729" from="br_ln327" to="bypassMode_1" fromId="184" toId="186">
</dataflow>
<dataflow id="730" from="bypassMode" to="bypassMode_1" fromId="124" toId="186">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="731" from="br_ln323" to="bypassMode_1" fromId="179" toId="186">
</dataflow>
<dataflow id="732" from="k_1" to="k" fromId="192" toId="188">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="733" from="br_ln0" to="k" fromId="311" toId="188">
<BackEdge/>
</dataflow>
<dataflow id="734" from="StgValue_590" to="k" fromId="590" toId="188">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="735" from="br_ln339" to="k" fromId="140" toId="188">
</dataflow>
<dataflow id="736" from="IDX_pd_bypass_MAX_2" to="IDX_pd_bypass_MAX_1" fromId="310" toId="189">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="737" from="br_ln0" to="IDX_pd_bypass_MAX_1" fromId="311" toId="189">
<BackEdge/>
</dataflow>
<dataflow id="738" from="initial_IDX_pd" to="IDX_pd_bypass_MAX_1" fromId="69" toId="189">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="739" from="br_ln339" to="IDX_pd_bypass_MAX_1" fromId="140" toId="189">
</dataflow>
<dataflow id="740" from="k" to="zext_ln339" fromId="188" toId="190">
</dataflow>
<dataflow id="741" from="zext_ln339" to="icmp_ln339_1" fromId="190" toId="191">
</dataflow>
<dataflow id="742" from="bypassPreds_wrAddr" to="icmp_ln339_1" fromId="123" toId="191">
</dataflow>
<dataflow id="743" from="k" to="k_1" fromId="188" toId="192">
</dataflow>
<dataflow id="744" from="StgValue_614" to="k_1" fromId="614" toId="192">
</dataflow>
<dataflow id="745" from="icmp_ln339_1" to="br_ln339" fromId="191" toId="193">
</dataflow>
<dataflow id="746" from="k" to="zext_ln341" fromId="188" toId="194">
</dataflow>
<dataflow id="747" from="bypassPreds" to="bypassPreds_addr_1" fromId="67" toId="195">
</dataflow>
<dataflow id="748" from="StgValue_550" to="bypassPreds_addr_1" fromId="550" toId="195">
</dataflow>
<dataflow id="749" from="zext_ln341" to="bypassPreds_addr_1" fromId="194" toId="195">
</dataflow>
<dataflow id="750" from="bypassPreds_addr_1" to="bypassPreds_load" fromId="195" toId="196">
</dataflow>
<dataflow id="751" from="kernel_idx" to="kernel_idx_load" fromId="465" toId="197">
</dataflow>
<dataflow id="752" from="kernel_idx_load" to="zext_ln341_1" fromId="197" toId="198">
</dataflow>
<dataflow id="753" from="zext_ln341_1" to="mul_ln341" fromId="198" toId="199">
</dataflow>
<dataflow id="755" from="StgValue_754" to="mul_ln341" fromId="754" toId="199">
</dataflow>
<dataflow id="756" from="StgValue_590" to="store_ln32" fromId="590" toId="200">
</dataflow>
<dataflow id="757" from="bypassSrcOpt_keyIdx" to="store_ln32" fromId="469" toId="200">
</dataflow>
<dataflow id="758" from="bypassPreds_addr_1" to="bypassPreds_load" fromId="195" toId="202">
</dataflow>
<dataflow id="759" from="zext_ln341_1" to="mul_ln341" fromId="198" toId="203">
</dataflow>
<dataflow id="760" from="StgValue_754" to="mul_ln341" fromId="754" toId="203">
</dataflow>
<dataflow id="761" from="bypassPreds_load" to="store_ln29" fromId="202" toId="204">
</dataflow>
<dataflow id="762" from="bypassSrcOpt" to="store_ln29" fromId="467" toId="204">
</dataflow>
<dataflow id="764" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1" to="targetBlock1" fromId="763" toId="205">
</dataflow>
<dataflow id="765" from="bypassPreds_load" to="targetBlock1" fromId="202" toId="205">
</dataflow>
<dataflow id="766" from="phi_ln32_loc" to="targetBlock1" fromId="65" toId="205">
</dataflow>
<dataflow id="767" from="trunc_ln32_2_cast_loc" to="targetBlock1" fromId="64" toId="205">
</dataflow>
<dataflow id="768" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock1" fromId="463" toId="205">
</dataflow>
<dataflow id="769" from="zext_ln341_1" to="mul_ln341" fromId="198" toId="206">
</dataflow>
<dataflow id="770" from="StgValue_754" to="mul_ln341" fromId="754" toId="206">
</dataflow>
<dataflow id="771" from="mul_ln341" to="add_ln341" fromId="206" toId="207">
</dataflow>
<dataflow id="772" from="sext_ln338" to="add_ln341" fromId="94" toId="207">
</dataflow>
<dataflow id="773" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_32_1" to="targetBlock1" fromId="763" toId="208">
</dataflow>
<dataflow id="774" from="bypassPreds_load" to="targetBlock1" fromId="202" toId="208">
</dataflow>
<dataflow id="775" from="phi_ln32_loc" to="targetBlock1" fromId="65" toId="208">
</dataflow>
<dataflow id="776" from="trunc_ln32_2_cast_loc" to="targetBlock1" fromId="64" toId="208">
</dataflow>
<dataflow id="777" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock1" fromId="463" toId="208">
</dataflow>
<dataflow id="778" from="mul_ln341" to="add_ln341" fromId="206" toId="209">
</dataflow>
<dataflow id="779" from="sext_ln338" to="add_ln341" fromId="94" toId="209">
</dataflow>
<dataflow id="780" from="add_ln341" to="zext_ln341_2" fromId="209" toId="210">
</dataflow>
<dataflow id="781" from="placement_static_kernels_values" to="placement_static_kernels_values_addr" fromId="466" toId="211">
</dataflow>
<dataflow id="782" from="StgValue_550" to="placement_static_kernels_values_addr" fromId="550" toId="211">
</dataflow>
<dataflow id="783" from="zext_ln341_2" to="placement_static_kernels_values_addr" fromId="210" toId="211">
</dataflow>
<dataflow id="784" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="211" toId="212">
</dataflow>
<dataflow id="785" from="phi_ln32_loc" to="phi_ln32_loc_load" fromId="65" toId="213">
</dataflow>
<dataflow id="786" from="phi_ln32_loc_load" to="store_ln32" fromId="213" toId="214">
</dataflow>
<dataflow id="787" from="bypassSrcOpt_keyIdx" to="store_ln32" fromId="469" toId="214">
</dataflow>
<dataflow id="788" from="_ssdm_op_SpecLoopName" to="specloopname_ln337" fromId="581" toId="215">
</dataflow>
<dataflow id="790" from="empty_1" to="specloopname_ln337" fromId="789" toId="215">
</dataflow>
<dataflow id="791" from="placement_static_kernels_values_addr" to="placement_static_kernels_values_load" fromId="211" toId="216">
</dataflow>
<dataflow id="792" from="placement_static_kernels_values_load" to="zext_ln286" fromId="216" toId="217">
</dataflow>
<dataflow id="793" from="zext_ln286" to="store_ln30" fromId="217" toId="218">
</dataflow>
<dataflow id="794" from="bypassTgtOpt" to="store_ln30" fromId="468" toId="218">
</dataflow>
<dataflow id="795" from="trunc_ln32_2_cast_loc" to="trunc_ln32_2_cast_loc_load" fromId="64" toId="219">
</dataflow>
<dataflow id="796" from="trunc_ln32_2_cast_loc_load" to="trunc_ln32_2_cast_reload_cast" fromId="219" toId="220">
</dataflow>
<dataflow id="797" from="targetBlock1" to="br_ln341" fromId="208" toId="221">
</dataflow>
<dataflow id="798" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr_3" fromId="454" toId="222">
</dataflow>
<dataflow id="799" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr_3" fromId="550" toId="222">
</dataflow>
<dataflow id="800" from="trunc_ln32_2_cast_reload_cast" to="placement_dynamic_dict_Opt2Tile_values_addr_3" fromId="220" toId="222">
</dataflow>
<dataflow id="801" from="placement_dynamic_dict_Opt2Tile_values_addr_3" to="placement_dynamic_dict_Opt2Tile_values_load_1" fromId="222" toId="223">
</dataflow>
<dataflow id="802" from="placement_done_values" to="placement_done_values_addr_1" fromId="456" toId="224">
</dataflow>
<dataflow id="803" from="StgValue_550" to="placement_done_values_addr_1" fromId="550" toId="224">
</dataflow>
<dataflow id="804" from="trunc_ln32_2_cast_reload_cast" to="placement_done_values_addr_1" fromId="220" toId="224">
</dataflow>
<dataflow id="805" from="placement_done_values_addr_1" to="bypassSrcOpt_placementDone" fromId="224" toId="225">
</dataflow>
<dataflow id="806" from="placement_dynamic_dict_Opt2Tile_values_addr_3" to="placement_dynamic_dict_Opt2Tile_values_load_1" fromId="222" toId="226">
</dataflow>
<dataflow id="807" from="placement_dynamic_dict_Opt2Tile_values_load_1" to="store_ln34" fromId="226" toId="227">
</dataflow>
<dataflow id="808" from="bypassSrcTile" to="store_ln34" fromId="470" toId="227">
</dataflow>
<dataflow id="809" from="placement_done_values_addr_1" to="bypassSrcOpt_placementDone" fromId="224" toId="228">
</dataflow>
<dataflow id="810" from="StgValue_590" to="store_ln39" fromId="590" toId="230">
</dataflow>
<dataflow id="811" from="bypassTgtOpt_keyIdx" to="store_ln39" fromId="471" toId="230">
</dataflow>
<dataflow id="813" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2" to="targetBlock2" fromId="812" toId="231">
</dataflow>
<dataflow id="814" from="placement_static_kernels_values_load" to="targetBlock2" fromId="216" toId="231">
</dataflow>
<dataflow id="815" from="phi_ln39_loc" to="targetBlock2" fromId="63" toId="231">
</dataflow>
<dataflow id="816" from="trunc_ln39_2_cast_loc" to="targetBlock2" fromId="62" toId="231">
</dataflow>
<dataflow id="817" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock2" fromId="463" toId="231">
</dataflow>
<dataflow id="818" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_39_2" to="targetBlock2" fromId="812" toId="232">
</dataflow>
<dataflow id="819" from="placement_static_kernels_values_load" to="targetBlock2" fromId="216" toId="232">
</dataflow>
<dataflow id="820" from="phi_ln39_loc" to="targetBlock2" fromId="63" toId="232">
</dataflow>
<dataflow id="821" from="trunc_ln39_2_cast_loc" to="targetBlock2" fromId="62" toId="232">
</dataflow>
<dataflow id="822" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock2" fromId="463" toId="232">
</dataflow>
<dataflow id="823" from="bypassSrcOpt_placementDone" to="bypassSrcOpt_placementDone_1" fromId="228" toId="233">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="824" from="br_ln36" to="bypassSrcOpt_placementDone_1" fromId="229" toId="233">
</dataflow>
<dataflow id="825" from="StgValue_599" to="bypassSrcOpt_placementDone_1" fromId="599" toId="233">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="826" from="br_ln341" to="bypassSrcOpt_placementDone_1" fromId="221" toId="233">
</dataflow>
<dataflow id="827" from="phi_ln39_loc" to="phi_ln39_loc_load" fromId="63" toId="234">
</dataflow>
<dataflow id="828" from="trunc_ln39_2_cast_loc" to="trunc_ln39_2_cast_loc_load" fromId="62" toId="235">
</dataflow>
<dataflow id="829" from="trunc_ln39_2_cast_loc_load" to="trunc_ln39_2_cast_reload_cast" fromId="235" toId="236">
</dataflow>
<dataflow id="830" from="phi_ln39_loc_load" to="store_ln39" fromId="234" toId="237">
</dataflow>
<dataflow id="831" from="bypassTgtOpt_keyIdx" to="store_ln39" fromId="471" toId="237">
</dataflow>
<dataflow id="832" from="targetBlock2" to="br_ln341" fromId="232" toId="238">
</dataflow>
<dataflow id="833" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr_4" fromId="454" toId="239">
</dataflow>
<dataflow id="834" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr_4" fromId="550" toId="239">
</dataflow>
<dataflow id="835" from="trunc_ln39_2_cast_reload_cast" to="placement_dynamic_dict_Opt2Tile_values_addr_4" fromId="236" toId="239">
</dataflow>
<dataflow id="836" from="placement_dynamic_dict_Opt2Tile_values_addr_4" to="placement_dynamic_dict_Opt2Tile_values_load_2" fromId="239" toId="240">
</dataflow>
<dataflow id="837" from="placement_dynamic_dict_Opt2Tile_values_addr_4" to="placement_dynamic_dict_Opt2Tile_values_load_2" fromId="239" toId="241">
</dataflow>
<dataflow id="838" from="placement_dynamic_dict_Opt2Tile_values_load_2" to="trunc_ln41" fromId="241" toId="242">
</dataflow>
<dataflow id="839" from="trunc_ln41" to="store_ln41" fromId="242" toId="243">
</dataflow>
<dataflow id="840" from="bypassTgtTile" to="store_ln41" fromId="472" toId="243">
</dataflow>
<dataflow id="841" from="bypassSrcOpt_placementDone_1" to="xor_ln46" fromId="233" toId="245">
</dataflow>
<dataflow id="842" from="StgValue_727" to="xor_ln46" fromId="727" toId="245">
</dataflow>
<dataflow id="843" from="bypassSrcOpt_placementDone_1" to="store_ln46" fromId="233" toId="246">
</dataflow>
<dataflow id="844" from="dependency_forward" to="store_ln46" fromId="473" toId="246">
</dataflow>
<dataflow id="845" from="xor_ln46" to="store_ln48" fromId="245" toId="247">
</dataflow>
<dataflow id="846" from="dependency_backward" to="store_ln48" fromId="474" toId="247">
</dataflow>
<dataflow id="848" from="BypassOptPlacement_Gen_Record" to="tmp" fromId="847" toId="249">
</dataflow>
<dataflow id="849" from="bypassOptIdx" to="tmp" fromId="475" toId="249">
</dataflow>
<dataflow id="850" from="bypassOpt" to="tmp" fromId="476" toId="249">
</dataflow>
<dataflow id="851" from="bypassSrcOpt" to="tmp" fromId="467" toId="249">
</dataflow>
<dataflow id="852" from="placement_dynamic_dict_Opt2PC_keys" to="tmp" fromId="477" toId="249">
</dataflow>
<dataflow id="853" from="placement_dynamic_dict_Opt2PC_values" to="tmp" fromId="455" toId="249">
</dataflow>
<dataflow id="854" from="IDX_pd_bypass" to="tmp" fromId="478" toId="249">
</dataflow>
<dataflow id="855" from="DynamicPlacement_II" to="tmp" fromId="449" toId="249">
</dataflow>
<dataflow id="856" from="bypassSrcTile" to="tmp" fromId="470" toId="249">
</dataflow>
<dataflow id="857" from="bypassTgtTile" to="tmp" fromId="472" toId="249">
</dataflow>
<dataflow id="858" from="shape_idx" to="tmp" fromId="479" toId="249">
</dataflow>
<dataflow id="859" from="Tile2XY_0" to="tmp" fromId="460" toId="249">
</dataflow>
<dataflow id="860" from="Tile2XY_1" to="tmp" fromId="461" toId="249">
</dataflow>
<dataflow id="861" from="CGRA_NumTiles_shapes_values" to="tmp" fromId="480" toId="249">
</dataflow>
<dataflow id="862" from="bpsStride_0" to="tmp" fromId="481" toId="249">
</dataflow>
<dataflow id="863" from="bpsStride_1" to="tmp" fromId="482" toId="249">
</dataflow>
<dataflow id="864" from="xy2Tile" to="tmp" fromId="483" toId="249">
</dataflow>
<dataflow id="865" from="allocated_tiles_shapes_values" to="tmp" fromId="484" toId="249">
</dataflow>
<dataflow id="866" from="idx_pd_r" to="tmp" fromId="485" toId="249">
</dataflow>
<dataflow id="867" from="placement_dynamic_bypass_occupy" to="tmp" fromId="486" toId="249">
</dataflow>
<dataflow id="868" from="placement_dynamic_bypass" to="tmp" fromId="487" toId="249">
</dataflow>
<dataflow id="869" from="bypassOpt_wrAddr" to="tmp" fromId="488" toId="249">
</dataflow>
<dataflow id="870" from="placement_dynamic_dict_Opt2Tile_keys" to="tmp" fromId="463" toId="249">
</dataflow>
<dataflow id="871" from="placement_dynamic_dict_Opt2Tile_values" to="tmp" fromId="454" toId="249">
</dataflow>
<dataflow id="872" from="placement_done_values" to="tmp" fromId="456" toId="249">
</dataflow>
<dataflow id="873" from="BypassOptPlacement_Gen_Record" to="tmp" fromId="847" toId="250">
</dataflow>
<dataflow id="874" from="bypassOptIdx" to="tmp" fromId="475" toId="250">
</dataflow>
<dataflow id="875" from="bypassOpt" to="tmp" fromId="476" toId="250">
</dataflow>
<dataflow id="876" from="bypassSrcOpt" to="tmp" fromId="467" toId="250">
</dataflow>
<dataflow id="877" from="placement_dynamic_dict_Opt2PC_keys" to="tmp" fromId="477" toId="250">
</dataflow>
<dataflow id="878" from="placement_dynamic_dict_Opt2PC_values" to="tmp" fromId="455" toId="250">
</dataflow>
<dataflow id="879" from="IDX_pd_bypass" to="tmp" fromId="478" toId="250">
</dataflow>
<dataflow id="880" from="DynamicPlacement_II" to="tmp" fromId="449" toId="250">
</dataflow>
<dataflow id="881" from="bypassSrcTile" to="tmp" fromId="470" toId="250">
</dataflow>
<dataflow id="882" from="bypassTgtTile" to="tmp" fromId="472" toId="250">
</dataflow>
<dataflow id="883" from="shape_idx" to="tmp" fromId="479" toId="250">
</dataflow>
<dataflow id="884" from="Tile2XY_0" to="tmp" fromId="460" toId="250">
</dataflow>
<dataflow id="885" from="Tile2XY_1" to="tmp" fromId="461" toId="250">
</dataflow>
<dataflow id="886" from="CGRA_NumTiles_shapes_values" to="tmp" fromId="480" toId="250">
</dataflow>
<dataflow id="887" from="bpsStride_0" to="tmp" fromId="481" toId="250">
</dataflow>
<dataflow id="888" from="bpsStride_1" to="tmp" fromId="482" toId="250">
</dataflow>
<dataflow id="889" from="xy2Tile" to="tmp" fromId="483" toId="250">
</dataflow>
<dataflow id="890" from="allocated_tiles_shapes_values" to="tmp" fromId="484" toId="250">
</dataflow>
<dataflow id="891" from="idx_pd_r" to="tmp" fromId="485" toId="250">
</dataflow>
<dataflow id="892" from="placement_dynamic_bypass_occupy" to="tmp" fromId="486" toId="250">
</dataflow>
<dataflow id="893" from="placement_dynamic_bypass" to="tmp" fromId="487" toId="250">
</dataflow>
<dataflow id="894" from="bypassOpt_wrAddr" to="tmp" fromId="488" toId="250">
</dataflow>
<dataflow id="895" from="placement_dynamic_dict_Opt2Tile_keys" to="tmp" fromId="463" toId="250">
</dataflow>
<dataflow id="896" from="placement_dynamic_dict_Opt2Tile_values" to="tmp" fromId="454" toId="250">
</dataflow>
<dataflow id="897" from="placement_done_values" to="tmp" fromId="456" toId="250">
</dataflow>
<dataflow id="898" from="tmp" to="br_ln290" fromId="250" toId="251">
</dataflow>
<dataflow id="900" from="Dependency_Update_BypassMode_SrcTgt" to="call_ln291" fromId="899" toId="253">
</dataflow>
<dataflow id="901" from="bypassOpt" to="call_ln291" fromId="476" toId="253">
</dataflow>
<dataflow id="902" from="placement_dynamic_dict_Opt2Tile_keys" to="call_ln291" fromId="463" toId="253">
</dataflow>
<dataflow id="903" from="dependency_forward" to="call_ln291" fromId="473" toId="253">
</dataflow>
<dataflow id="904" from="bypassSrcOpt_keyIdx" to="call_ln291" fromId="469" toId="253">
</dataflow>
<dataflow id="905" from="bypassTgtOpt" to="call_ln291" fromId="468" toId="253">
</dataflow>
<dataflow id="906" from="bypassSrcOpt" to="call_ln291" fromId="467" toId="253">
</dataflow>
<dataflow id="907" from="bypassTgtOpt_keyIdx" to="call_ln291" fromId="471" toId="253">
</dataflow>
<dataflow id="908" from="dependency_successor_values" to="call_ln291" fromId="489" toId="253">
</dataflow>
<dataflow id="909" from="dependency_predecessor_values" to="call_ln291" fromId="490" toId="253">
</dataflow>
<dataflow id="910" from="dependency_backward" to="call_ln291" fromId="474" toId="253">
</dataflow>
<dataflow id="911" from="Dependency_Update_BypassMode_SrcTgt" to="call_ln291" fromId="899" toId="254">
</dataflow>
<dataflow id="912" from="bypassOpt" to="call_ln291" fromId="476" toId="254">
</dataflow>
<dataflow id="913" from="placement_dynamic_dict_Opt2Tile_keys" to="call_ln291" fromId="463" toId="254">
</dataflow>
<dataflow id="914" from="dependency_forward" to="call_ln291" fromId="473" toId="254">
</dataflow>
<dataflow id="915" from="bypassSrcOpt_keyIdx" to="call_ln291" fromId="469" toId="254">
</dataflow>
<dataflow id="916" from="bypassTgtOpt" to="call_ln291" fromId="468" toId="254">
</dataflow>
<dataflow id="917" from="bypassSrcOpt" to="call_ln291" fromId="467" toId="254">
</dataflow>
<dataflow id="918" from="bypassTgtOpt_keyIdx" to="call_ln291" fromId="471" toId="254">
</dataflow>
<dataflow id="919" from="dependency_successor_values" to="call_ln291" fromId="489" toId="254">
</dataflow>
<dataflow id="920" from="dependency_predecessor_values" to="call_ln291" fromId="490" toId="254">
</dataflow>
<dataflow id="921" from="dependency_backward" to="call_ln291" fromId="474" toId="254">
</dataflow>
<dataflow id="922" from="bypassOpt" to="bypassOpt_load" fromId="476" toId="255">
</dataflow>
<dataflow id="923" from="bypassOpt_load" to="store_ln126" fromId="255" toId="256">
</dataflow>
<dataflow id="924" from="bypassSrcOpt" to="store_ln126" fromId="467" toId="256">
</dataflow>
<dataflow id="926" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1" to="targetBlock4" fromId="925" toId="257">
</dataflow>
<dataflow id="927" from="bypassOpt_load" to="targetBlock4" fromId="255" toId="257">
</dataflow>
<dataflow id="928" from="phi_ln127_loc" to="targetBlock4" fromId="61" toId="257">
</dataflow>
<dataflow id="929" from="trunc_ln127_2_cast_loc" to="targetBlock4" fromId="60" toId="257">
</dataflow>
<dataflow id="930" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock4" fromId="463" toId="257">
</dataflow>
<dataflow id="931" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_127_1" to="targetBlock4" fromId="925" toId="258">
</dataflow>
<dataflow id="932" from="bypassOpt_load" to="targetBlock4" fromId="255" toId="258">
</dataflow>
<dataflow id="933" from="phi_ln127_loc" to="targetBlock4" fromId="61" toId="258">
</dataflow>
<dataflow id="934" from="trunc_ln127_2_cast_loc" to="targetBlock4" fromId="60" toId="258">
</dataflow>
<dataflow id="935" from="placement_dynamic_dict_Opt2Tile_keys" to="targetBlock4" fromId="463" toId="258">
</dataflow>
<dataflow id="936" from="_ssdm_op_SpecLoopName" to="specloopname_ln291" fromId="581" toId="259">
</dataflow>
<dataflow id="938" from="empty_2" to="specloopname_ln291" fromId="937" toId="259">
</dataflow>
<dataflow id="939" from="StgValue_590" to="store_ln127" fromId="590" toId="260">
</dataflow>
<dataflow id="940" from="bypassSrcOpt_keyIdx" to="store_ln127" fromId="469" toId="260">
</dataflow>
<dataflow id="941" from="phi_ln127_loc" to="phi_ln127_loc_load" fromId="61" toId="261">
</dataflow>
<dataflow id="942" from="trunc_ln127_2_cast_loc" to="trunc_ln127_2_cast_loc_load" fromId="60" toId="262">
</dataflow>
<dataflow id="943" from="trunc_ln127_2_cast_loc_load" to="trunc_ln127_2_cast_reload_cast" fromId="262" toId="263">
</dataflow>
<dataflow id="944" from="phi_ln127_loc_load" to="store_ln127" fromId="261" toId="264">
</dataflow>
<dataflow id="945" from="bypassSrcOpt_keyIdx" to="store_ln127" fromId="469" toId="264">
</dataflow>
<dataflow id="946" from="targetBlock4" to="br_ln126" fromId="258" toId="265">
</dataflow>
<dataflow id="947" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr_5" fromId="454" toId="266">
</dataflow>
<dataflow id="948" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr_5" fromId="550" toId="266">
</dataflow>
<dataflow id="949" from="trunc_ln127_2_cast_reload_cast" to="placement_dynamic_dict_Opt2Tile_values_addr_5" fromId="263" toId="266">
</dataflow>
<dataflow id="950" from="placement_dynamic_dict_Opt2Tile_values_addr_5" to="placement_dynamic_dict_Opt2Tile_values_load_3" fromId="266" toId="267">
</dataflow>
<dataflow id="951" from="placement_dynamic_dict_Opt2Tile_values_addr_5" to="placement_dynamic_dict_Opt2Tile_values_load_3" fromId="266" toId="268">
</dataflow>
<dataflow id="952" from="placement_dynamic_dict_Opt2Tile_values_load_3" to="store_ln129" fromId="268" toId="269">
</dataflow>
<dataflow id="953" from="bypassSrcTile" to="store_ln129" fromId="470" toId="269">
</dataflow>
<dataflow id="954" from="bypassTgtTile" to="bypassTgtTile_load" fromId="472" toId="271">
</dataflow>
<dataflow id="955" from="bypassTgtTile_load" to="zext_ln137" fromId="271" toId="272">
</dataflow>
<dataflow id="956" from="Tile2XY_0" to="Tile2XY_0_addr_2" fromId="460" toId="273">
</dataflow>
<dataflow id="957" from="StgValue_550" to="Tile2XY_0_addr_2" fromId="550" toId="273">
</dataflow>
<dataflow id="958" from="zext_ln137" to="Tile2XY_0_addr_2" fromId="272" toId="273">
</dataflow>
<dataflow id="959" from="Tile2XY_0_addr_2" to="Tile2XY_0_load_2" fromId="273" toId="274">
</dataflow>
<dataflow id="960" from="bypassSrcTile" to="bypassSrcTile_load" fromId="470" toId="275">
</dataflow>
<dataflow id="961" from="bypassSrcTile_load" to="zext_ln137_2" fromId="275" toId="276">
</dataflow>
<dataflow id="962" from="Tile2XY_0" to="Tile2XY_0_addr_3" fromId="460" toId="277">
</dataflow>
<dataflow id="963" from="StgValue_550" to="Tile2XY_0_addr_3" fromId="550" toId="277">
</dataflow>
<dataflow id="964" from="zext_ln137_2" to="Tile2XY_0_addr_3" fromId="276" toId="277">
</dataflow>
<dataflow id="965" from="Tile2XY_0_addr_3" to="Tile2XY_0_load_3" fromId="277" toId="278">
</dataflow>
<dataflow id="966" from="Tile2XY_1" to="Tile2XY_1_addr_2" fromId="461" toId="279">
</dataflow>
<dataflow id="967" from="StgValue_550" to="Tile2XY_1_addr_2" fromId="550" toId="279">
</dataflow>
<dataflow id="968" from="zext_ln137" to="Tile2XY_1_addr_2" fromId="272" toId="279">
</dataflow>
<dataflow id="969" from="Tile2XY_1_addr_2" to="Tile2XY_1_load_2" fromId="279" toId="280">
</dataflow>
<dataflow id="970" from="Tile2XY_1" to="Tile2XY_1_addr_3" fromId="461" toId="281">
</dataflow>
<dataflow id="971" from="StgValue_550" to="Tile2XY_1_addr_3" fromId="550" toId="281">
</dataflow>
<dataflow id="972" from="zext_ln137_2" to="Tile2XY_1_addr_3" fromId="276" toId="281">
</dataflow>
<dataflow id="973" from="Tile2XY_1_addr_3" to="Tile2XY_1_load_3" fromId="281" toId="282">
</dataflow>
<dataflow id="974" from="Tile2XY_0_addr_2" to="Tile2XY_0_load_2" fromId="273" toId="283">
</dataflow>
<dataflow id="975" from="Tile2XY_0_load_2" to="zext_ln137_1" fromId="283" toId="284">
</dataflow>
<dataflow id="976" from="Tile2XY_0_addr_3" to="Tile2XY_0_load_3" fromId="277" toId="285">
</dataflow>
<dataflow id="977" from="Tile2XY_0_load_3" to="zext_ln137_3" fromId="285" toId="286">
</dataflow>
<dataflow id="978" from="zext_ln137_1" to="sub_ln137" fromId="284" toId="287">
</dataflow>
<dataflow id="979" from="zext_ln137_3" to="sub_ln137" fromId="286" toId="287">
</dataflow>
<dataflow id="980" from="sub_ln137" to="abscond58" fromId="287" toId="288">
</dataflow>
<dataflow id="981" from="StgValue_671" to="abscond58" fromId="671" toId="288">
</dataflow>
<dataflow id="982" from="StgValue_671" to="empty_213" fromId="671" toId="289">
</dataflow>
<dataflow id="983" from="sub_ln137" to="empty_213" fromId="287" toId="289">
</dataflow>
<dataflow id="984" from="Tile2XY_1_addr_2" to="Tile2XY_1_load_2" fromId="279" toId="290">
</dataflow>
<dataflow id="985" from="Tile2XY_1_load_2" to="zext_ln138" fromId="290" toId="291">
</dataflow>
<dataflow id="986" from="Tile2XY_1_addr_3" to="Tile2XY_1_load_3" fromId="281" toId="292">
</dataflow>
<dataflow id="987" from="Tile2XY_1_load_3" to="zext_ln138_1" fromId="292" toId="293">
</dataflow>
<dataflow id="988" from="zext_ln138" to="sub_ln138" fromId="291" toId="294">
</dataflow>
<dataflow id="989" from="zext_ln138_1" to="sub_ln138" fromId="293" toId="294">
</dataflow>
<dataflow id="990" from="sub_ln138" to="abscond61" fromId="294" toId="295">
</dataflow>
<dataflow id="991" from="StgValue_671" to="abscond61" fromId="671" toId="295">
</dataflow>
<dataflow id="992" from="StgValue_671" to="empty_214" fromId="671" toId="296">
</dataflow>
<dataflow id="993" from="sub_ln138" to="empty_214" fromId="294" toId="296">
</dataflow>
<dataflow id="994" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_30" fromId="683" toId="297">
</dataflow>
<dataflow id="995" from="sub_ln137" to="tmp_30" fromId="287" toId="297">
</dataflow>
<dataflow id="996" from="StgValue_544" to="tmp_30" fromId="544" toId="297">
</dataflow>
<dataflow id="997" from="StgValue_687" to="tmp_30" fromId="687" toId="297">
</dataflow>
<dataflow id="998" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_31" fromId="683" toId="298">
</dataflow>
<dataflow id="999" from="empty_213" to="tmp_31" fromId="289" toId="298">
</dataflow>
<dataflow id="1000" from="StgValue_544" to="tmp_31" fromId="544" toId="298">
</dataflow>
<dataflow id="1001" from="StgValue_687" to="tmp_31" fromId="687" toId="298">
</dataflow>
<dataflow id="1002" from="abscond58" to="empty_215" fromId="288" toId="299">
</dataflow>
<dataflow id="1003" from="tmp_30" to="empty_215" fromId="297" toId="299">
</dataflow>
<dataflow id="1004" from="tmp_31" to="empty_215" fromId="298" toId="299">
</dataflow>
<dataflow id="1005" from="empty_215" to="icmp_ln143" fromId="299" toId="300">
</dataflow>
<dataflow id="1006" from="StgValue_697" to="icmp_ln143" fromId="697" toId="300">
</dataflow>
<dataflow id="1007" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_32" fromId="683" toId="301">
</dataflow>
<dataflow id="1008" from="sub_ln138" to="tmp_32" fromId="294" toId="301">
</dataflow>
<dataflow id="1009" from="StgValue_544" to="tmp_32" fromId="544" toId="301">
</dataflow>
<dataflow id="1010" from="StgValue_687" to="tmp_32" fromId="687" toId="301">
</dataflow>
<dataflow id="1011" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="tmp_33" fromId="683" toId="302">
</dataflow>
<dataflow id="1012" from="empty_214" to="tmp_33" fromId="296" toId="302">
</dataflow>
<dataflow id="1013" from="StgValue_544" to="tmp_33" fromId="544" toId="302">
</dataflow>
<dataflow id="1014" from="StgValue_687" to="tmp_33" fromId="687" toId="302">
</dataflow>
<dataflow id="1015" from="abscond61" to="empty_216" fromId="295" toId="303">
</dataflow>
<dataflow id="1016" from="tmp_32" to="empty_216" fromId="301" toId="303">
</dataflow>
<dataflow id="1017" from="tmp_33" to="empty_216" fromId="302" toId="303">
</dataflow>
<dataflow id="1018" from="empty_216" to="icmp_ln143_1" fromId="303" toId="304">
</dataflow>
<dataflow id="1019" from="StgValue_697" to="icmp_ln143_1" fromId="697" toId="304">
</dataflow>
<dataflow id="1020" from="icmp_ln143" to="and_ln143" fromId="300" toId="305">
</dataflow>
<dataflow id="1021" from="icmp_ln143_1" to="and_ln143" fromId="304" toId="305">
</dataflow>
<dataflow id="1022" from="and_ln143" to="br_ln294" fromId="305" toId="306">
</dataflow>
<dataflow id="1023" from="IDX_pd_bypass" to="IDX_pd_lastBypass" fromId="478" toId="308">
</dataflow>
<dataflow id="1024" from="IDX_pd_lastBypass" to="icmp_ln343" fromId="308" toId="309">
</dataflow>
<dataflow id="1025" from="IDX_pd_bypass_MAX_1" to="icmp_ln343" fromId="189" toId="309">
</dataflow>
<dataflow id="1026" from="icmp_ln343" to="IDX_pd_bypass_MAX_2" fromId="309" toId="310">
</dataflow>
<dataflow id="1027" from="IDX_pd_lastBypass" to="IDX_pd_bypass_MAX_2" fromId="308" toId="310">
</dataflow>
<dataflow id="1028" from="IDX_pd_bypass_MAX_1" to="IDX_pd_bypass_MAX_2" fromId="189" toId="310">
</dataflow>
<dataflow id="1029" from="initial_IDX_pd" to="IDX_pd_bypass_MAX_0_lcssa" fromId="69" toId="312">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
<literal name="bypassMode" val="1"/>
<literal name="icmp_ln339" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1030" from="br_ln339" to="IDX_pd_bypass_MAX_0_lcssa" fromId="139" toId="312">
</dataflow>
<dataflow id="1031" from="IDX_pd_bypass_MAX_1" to="IDX_pd_bypass_MAX_0_lcssa" fromId="189" toId="312">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln339_1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1032" from="br_ln0" to="IDX_pd_bypass_MAX_0_lcssa" fromId="201" toId="312">
</dataflow>
<dataflow id="1033" from="IDX_pd_bypass_MAX_0_lcssa" to="store_ln347" fromId="312" toId="313">
</dataflow>
<dataflow id="1034" from="IDX_pd" to="store_ln347" fromId="448" toId="313">
</dataflow>
<dataflow id="1035" from="DynamicPlacement_II" to="DynamicPlacement_II_load_1" fromId="449" toId="314">
</dataflow>
<dataflow id="1036" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="315">
</dataflow>
<dataflow id="1037" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="315">
</dataflow>
<dataflow id="1038" from="DynamicPlacement_II_load_1" to="upperLimit_2" fromId="314" toId="316">
</dataflow>
<dataflow id="1039" from="IDX_pd_bypass_MAX_0_lcssa" to="upperLimit_2" fromId="312" toId="316">
</dataflow>
<dataflow id="1040" from="upperLimit_2" to="store_ln349" fromId="316" toId="317">
</dataflow>
<dataflow id="1041" from="upperLimit_1" to="store_ln349" fromId="92" toId="317">
</dataflow>
<dataflow id="1042" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="318">
</dataflow>
<dataflow id="1043" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="318">
</dataflow>
<dataflow id="1044" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="319">
</dataflow>
<dataflow id="1045" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="319">
</dataflow>
<dataflow id="1046" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="320">
</dataflow>
<dataflow id="1047" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="320">
</dataflow>
<dataflow id="1048" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="321">
</dataflow>
<dataflow id="1049" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="321">
</dataflow>
<dataflow id="1050" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="322">
</dataflow>
<dataflow id="1051" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="322">
</dataflow>
<dataflow id="1052" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="323">
</dataflow>
<dataflow id="1053" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="323">
</dataflow>
<dataflow id="1054" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="324">
</dataflow>
<dataflow id="1055" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="324">
</dataflow>
<dataflow id="1056" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="325">
</dataflow>
<dataflow id="1057" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="325">
</dataflow>
<dataflow id="1058" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="326">
</dataflow>
<dataflow id="1059" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="326">
</dataflow>
<dataflow id="1060" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="327">
</dataflow>
<dataflow id="1061" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="327">
</dataflow>
<dataflow id="1062" from="IDX_pd_bypass_MAX_0_lcssa" to="srem_ln348" fromId="312" toId="328">
</dataflow>
<dataflow id="1063" from="DynamicPlacement_II_load_1" to="srem_ln348" fromId="314" toId="328">
</dataflow>
<dataflow id="1064" from="srem_ln348" to="trunc_ln348" fromId="328" toId="329">
</dataflow>
<dataflow id="1065" from="trunc_ln348" to="store_ln348" fromId="329" toId="330">
</dataflow>
<dataflow id="1066" from="IDX_pd_modulo" to="store_ln348" fromId="450" toId="330">
</dataflow>
<dataflow id="1067" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load_2" fromId="106" toId="332">
</dataflow>
<dataflow id="1068" from="upperLimit_1" to="upperLimit_3" fromId="92" toId="333">
</dataflow>
<dataflow id="1069" from="curOptPotentialPlacement_addr" to="curOptPotentialPlacement_load_2" fromId="106" toId="334">
</dataflow>
<dataflow id="1070" from="DynamicPlacement_II" to="DynamicPlacement_II_load_2" fromId="449" toId="335">
</dataflow>
<dataflow id="1072" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" to="targetBlock3" fromId="1071" toId="336">
</dataflow>
<dataflow id="1073" from="curOptPotentialPlacement_load_2" to="targetBlock3" fromId="334" toId="336">
</dataflow>
<dataflow id="1074" from="DynamicPlacement_II_load_2" to="targetBlock3" fromId="335" toId="336">
</dataflow>
<dataflow id="1075" from="upperLimit_3" to="targetBlock3" fromId="333" toId="336">
</dataflow>
<dataflow id="1076" from="add_ln356_loc" to="targetBlock3" fromId="59" toId="336">
</dataflow>
<dataflow id="1077" from="IDX_pd_load_1_loc" to="targetBlock3" fromId="58" toId="336">
</dataflow>
<dataflow id="1078" from="IDX_pd_modulo" to="targetBlock3" fromId="450" toId="336">
</dataflow>
<dataflow id="1079" from="placement_dynamic_occupy" to="targetBlock3" fromId="453" toId="336">
</dataflow>
<dataflow id="1080" from="IDX_pd" to="targetBlock3" fromId="448" toId="336">
</dataflow>
<dataflow id="1081" from="RoutingAvailability_CheckPredecessor_and_Placement_Pipeline_VITIS_LOOP_354_4" to="targetBlock3" fromId="1071" toId="337">
</dataflow>
<dataflow id="1082" from="curOptPotentialPlacement_load_2" to="targetBlock3" fromId="334" toId="337">
</dataflow>
<dataflow id="1083" from="DynamicPlacement_II_load_2" to="targetBlock3" fromId="335" toId="337">
</dataflow>
<dataflow id="1084" from="upperLimit_3" to="targetBlock3" fromId="333" toId="337">
</dataflow>
<dataflow id="1085" from="add_ln356_loc" to="targetBlock3" fromId="59" toId="337">
</dataflow>
<dataflow id="1086" from="IDX_pd_load_1_loc" to="targetBlock3" fromId="58" toId="337">
</dataflow>
<dataflow id="1087" from="IDX_pd_modulo" to="targetBlock3" fromId="450" toId="337">
</dataflow>
<dataflow id="1088" from="placement_dynamic_occupy" to="targetBlock3" fromId="453" toId="337">
</dataflow>
<dataflow id="1089" from="IDX_pd" to="targetBlock3" fromId="448" toId="337">
</dataflow>
<dataflow id="1090" from="add_ln356_loc" to="add_ln356_loc_load" fromId="59" toId="338">
</dataflow>
<dataflow id="1091" from="add_ln356_loc_load" to="add_ln356_reload_cast" fromId="338" toId="339">
</dataflow>
<dataflow id="1092" from="IDX_pd_load_1_loc" to="IDX_pd_load_1" fromId="58" toId="340">
</dataflow>
<dataflow id="1093" from="targetBlock3" to="br_ln314" fromId="337" toId="341">
</dataflow>
<dataflow id="1094" from="i_9" to="store_ln314" fromId="103" toId="342">
</dataflow>
<dataflow id="1095" from="i" to="store_ln314" fromId="91" toId="342">
</dataflow>
<dataflow id="1096" from="placement_dynamic_occupy" to="placement_dynamic_occupy_addr_1" fromId="453" toId="344">
</dataflow>
<dataflow id="1097" from="StgValue_550" to="placement_dynamic_occupy_addr_1" fromId="550" toId="344">
</dataflow>
<dataflow id="1098" from="add_ln356_reload_cast" to="placement_dynamic_occupy_addr_1" fromId="339" toId="344">
</dataflow>
<dataflow id="1099" from="StgValue_727" to="store_ln6" fromId="727" toId="345">
</dataflow>
<dataflow id="1100" from="placement_dynamic_occupy_addr_1" to="store_ln6" fromId="344" toId="345">
</dataflow>
<dataflow id="1101" from="curOptPotentialPlacement_load_2" to="store_ln7" fromId="334" toId="346">
</dataflow>
<dataflow id="1102" from="placement_dynamic_dict_Opt2Tile_values_addr_1" to="store_ln7" fromId="95" toId="346">
</dataflow>
<dataflow id="1103" from="placement_dynamic_dict_Opt2PC_values" to="placement_dynamic_dict_Opt2PC_values_addr_1" fromId="455" toId="347">
</dataflow>
<dataflow id="1104" from="StgValue_550" to="placement_dynamic_dict_Opt2PC_values_addr_1" fromId="550" toId="347">
</dataflow>
<dataflow id="1105" from="zext_ln338" to="placement_dynamic_dict_Opt2PC_values_addr_1" fromId="93" toId="347">
</dataflow>
<dataflow id="1106" from="IDX_pd_load_1" to="store_ln8" fromId="340" toId="348">
</dataflow>
<dataflow id="1107" from="placement_dynamic_dict_Opt2PC_values_addr_1" to="store_ln8" fromId="347" toId="348">
</dataflow>
<dataflow id="1108" from="placement_done_values" to="placement_done_values_addr_2" fromId="456" toId="349">
</dataflow>
<dataflow id="1109" from="StgValue_550" to="placement_done_values_addr_2" fromId="550" toId="349">
</dataflow>
<dataflow id="1110" from="zext_ln338" to="placement_done_values_addr_2" fromId="93" toId="349">
</dataflow>
<dataflow id="1111" from="StgValue_727" to="store_ln9" fromId="727" toId="350">
</dataflow>
<dataflow id="1112" from="placement_done_values_addr_2" to="store_ln9" fromId="349" toId="350">
</dataflow>
<dataflow id="1113" from="StgValue_557" to="firstTile" fromId="557" toId="352">
</dataflow>
<dataflow id="1115" from="_ssdm_op_BitConcatenate.i11.i7.i4" to="tmp_s" fromId="1114" toId="353">
</dataflow>
<dataflow id="1116" from="initial_IDX_pd_modulo" to="tmp_s" fromId="84" toId="353">
</dataflow>
<dataflow id="1118" from="StgValue_1117" to="tmp_s" fromId="1117" toId="353">
</dataflow>
<dataflow id="1119" from="firstTile" to="sext_ln6" fromId="352" toId="354">
</dataflow>
<dataflow id="1120" from="tmp_s" to="add_ln6" fromId="353" toId="355">
</dataflow>
<dataflow id="1121" from="sext_ln6" to="add_ln6" fromId="354" toId="355">
</dataflow>
<dataflow id="1122" from="add_ln6" to="zext_ln6" fromId="355" toId="356">
</dataflow>
<dataflow id="1123" from="placement_dynamic_occupy" to="placement_dynamic_occupy_addr" fromId="453" toId="357">
</dataflow>
<dataflow id="1124" from="StgValue_550" to="placement_dynamic_occupy_addr" fromId="550" toId="357">
</dataflow>
<dataflow id="1125" from="zext_ln6" to="placement_dynamic_occupy_addr" fromId="356" toId="357">
</dataflow>
<dataflow id="1126" from="StgValue_727" to="store_ln6" fromId="727" toId="358">
</dataflow>
<dataflow id="1127" from="placement_dynamic_occupy_addr" to="store_ln6" fromId="357" toId="358">
</dataflow>
<dataflow id="1128" from="curOpt_idx_load" to="zext_ln7" fromId="89" toId="359">
</dataflow>
<dataflow id="1129" from="placement_dynamic_dict_Opt2Tile_values" to="placement_dynamic_dict_Opt2Tile_values_addr" fromId="454" toId="360">
</dataflow>
<dataflow id="1130" from="StgValue_550" to="placement_dynamic_dict_Opt2Tile_values_addr" fromId="550" toId="360">
</dataflow>
<dataflow id="1131" from="zext_ln7" to="placement_dynamic_dict_Opt2Tile_values_addr" fromId="359" toId="360">
</dataflow>
<dataflow id="1132" from="firstTile" to="store_ln7" fromId="352" toId="361">
</dataflow>
<dataflow id="1133" from="placement_dynamic_dict_Opt2Tile_values_addr" to="store_ln7" fromId="360" toId="361">
</dataflow>
<dataflow id="1134" from="placement_dynamic_dict_Opt2PC_values" to="placement_dynamic_dict_Opt2PC_values_addr" fromId="455" toId="362">
</dataflow>
<dataflow id="1135" from="StgValue_550" to="placement_dynamic_dict_Opt2PC_values_addr" fromId="550" toId="362">
</dataflow>
<dataflow id="1136" from="zext_ln7" to="placement_dynamic_dict_Opt2PC_values_addr" fromId="359" toId="362">
</dataflow>
<dataflow id="1137" from="initial_IDX_pd" to="store_ln8" fromId="69" toId="363">
</dataflow>
<dataflow id="1138" from="placement_dynamic_dict_Opt2PC_values_addr" to="store_ln8" fromId="362" toId="363">
</dataflow>
<dataflow id="1139" from="placement_done_values" to="placement_done_values_addr" fromId="456" toId="364">
</dataflow>
<dataflow id="1140" from="StgValue_550" to="placement_done_values_addr" fromId="550" toId="364">
</dataflow>
<dataflow id="1141" from="zext_ln7" to="placement_done_values_addr" fromId="359" toId="364">
</dataflow>
<dataflow id="1142" from="StgValue_727" to="store_ln9" fromId="727" toId="365">
</dataflow>
<dataflow id="1143" from="placement_done_values_addr" to="store_ln9" fromId="364" toId="365">
</dataflow>
<dataflow id="1144" from="StgValue_727" to="retval_0" fromId="727" toId="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1145" from="br_ln309" to="retval_0" fromId="366" toId="367">
</dataflow>
<dataflow id="1146" from="StgValue_727" to="retval_0" fromId="727" toId="367">
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1147" from="br_ln358" to="retval_0" fromId="351" toId="367">
</dataflow>
<dataflow id="1148" from="StgValue_599" to="retval_0" fromId="599" toId="367">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1149" from="br_ln0" to="retval_0" fromId="252" toId="367">
</dataflow>
<dataflow id="1150" from="StgValue_599" to="retval_0" fromId="599" toId="367">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln314" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1151" from="br_ln0" to="retval_0" fromId="108" toId="367">
</dataflow>
<dataflow id="1152" from="retval_0" to="ret_ln370" fromId="367" toId="368">
</dataflow>
<dataflow id="1153" from="icmp_ln306" to="StgValue_12" fromId="88" toId="12">
</dataflow>
<dataflow id="1154" from="icmp_ln314" to="StgValue_13" fromId="102" toId="13">
</dataflow>
<dataflow id="1155" from="icmp_ln319" to="StgValue_16" fromId="126" toId="16">
</dataflow>
<dataflow id="1156" from="bypassMode" to="StgValue_16" fromId="124" toId="16">
</dataflow>
<dataflow id="1157" from="icmp_ln339" to="StgValue_16" fromId="138" toId="16">
</dataflow>
<dataflow id="1158" from="targetBlock" to="StgValue_19" fromId="143" toId="19">
</dataflow>
<dataflow id="1159" from="targetBlock" to="StgValue_20" fromId="143" toId="20">
</dataflow>
<dataflow id="1160" from="and_ln25" to="StgValue_21" fromId="178" toId="21">
</dataflow>
<dataflow id="1161" from="icmp_ln339_1" to="StgValue_23" fromId="191" toId="23">
</dataflow>
<dataflow id="1162" from="targetBlock1" to="StgValue_27" fromId="208" toId="27">
</dataflow>
<dataflow id="1163" from="targetBlock1" to="StgValue_28" fromId="208" toId="28">
</dataflow>
<dataflow id="1164" from="targetBlock2" to="StgValue_30" fromId="232" toId="30">
</dataflow>
<dataflow id="1165" from="targetBlock2" to="StgValue_31" fromId="232" toId="31">
</dataflow>
<dataflow id="1166" from="tmp" to="StgValue_33" fromId="250" toId="33">
</dataflow>
<dataflow id="1167" from="targetBlock4" to="StgValue_38" fromId="258" toId="38">
</dataflow>
<dataflow id="1168" from="targetBlock4" to="StgValue_39" fromId="258" toId="39">
</dataflow>
<dataflow id="1169" from="and_ln143" to="StgValue_40" fromId="305" toId="40">
</dataflow>
<dataflow id="1170" from="bypassMode" to="StgValue_52" fromId="124" toId="52">
</dataflow>
<dataflow id="1171" from="targetBlock3" to="StgValue_55" fromId="337" toId="55">
</dataflow>
</dataflows>


</stg>
