// Seed: 2060722497
module module_0 #(
    parameter id_3 = 32'd24
) (
    input supply0 id_0
    , _id_3,
    input uwire   id_1
);
  wire [id_3 : 1] id_4;
  parameter id_5 = 1 - -1;
  localparam id_6 = -1'b0;
  localparam id_7 = 1;
  parameter id_8 = id_5;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  always @(negedge id_1 ? 1 || id_1 * -1 + -1'b0 || id_1 || id_1 : 1'h0) id_0 <= -1;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
