
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/milc_409B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3019991 heartbeat IPC: 3.31127 cumulative IPC: 3.31127 (Simulation time: 0 hr 0 min 38 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3019992 (Simulation time: 0 hr 0 min 38 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 19716173 heartbeat IPC: 0.598939 cumulative IPC: 0.598939 (Simulation time: 0 hr 2 min 7 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 36338324 heartbeat IPC: 0.601607 cumulative IPC: 0.60027 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 52931445 heartbeat IPC: 0.60266 cumulative IPC: 0.601064 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 69514551 heartbeat IPC: 0.603023 cumulative IPC: 0.601553 (Simulation time: 0 hr 6 min 32 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 91267290 heartbeat IPC: 0.459712 cumulative IPC: 0.56659 (Simulation time: 0 hr 8 min 37 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 106947108 heartbeat IPC: 0.637762 cumulative IPC: 0.577328 (Simulation time: 0 hr 9 min 59 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 123013699 heartbeat IPC: 0.62241 cumulative IPC: 0.583364 (Simulation time: 0 hr 11 min 22 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 139018847 heartbeat IPC: 0.624799 cumulative IPC: 0.58824 (Simulation time: 0 hr 12 min 46 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 155017559 heartbeat IPC: 0.62505 cumulative IPC: 0.592115 (Simulation time: 0 hr 14 min 9 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 175613315 heartbeat IPC: 0.485537 cumulative IPC: 0.579397 (Simulation time: 0 hr 16 min 42 sec) 
Finished CPU 0 instructions: 100000004 cycles: 172593324 cumulative IPC: 0.579397 (Simulation time: 0 hr 16 min 42 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.579397 instructions: 100000004 cycles: 172593324
cpu0_DTLB TOTAL     ACCESS:   14828879  HIT:   14653713  MISS:     175166
cpu0_DTLB LOAD      ACCESS:    7379544  HIT:    7206519  MISS:     173025
cpu0_DTLB RFO       ACCESS:    7449335  HIT:    7447194  MISS:       2141
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 105.449 cycles
cpu0_ITLB TOTAL     ACCESS:    2819734  HIT:    2819730  MISS:          4
cpu0_ITLB LOAD      ACCESS:    2819734  HIT:    2819730  MISS:          4
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 265.75 cycles
cpu0_L1I TOTAL     ACCESS:    7046044  HIT:    7045993  MISS:         51
cpu0_L1I LOAD      ACCESS:    7046044  HIT:    7045993  MISS:         51
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 189 cycles
cpu0_STLB TOTAL     ACCESS:     175170  HIT:          0  MISS:     175170
cpu0_STLB LOAD      ACCESS:     173029  HIT:          0  MISS:     173029
cpu0_STLB RFO       ACCESS:       2141  HIT:          0  MISS:       2141
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 96.4531 cycles
cpu0_L1D TOTAL     ACCESS:   28468553  HIT:   26651065  MISS:    1817488
cpu0_L1D LOAD      ACCESS:    6440524  HIT:    4759934  MISS:    1680590
cpu0_L1D RFO       ACCESS:   21852862  HIT:   21716015  MISS:     136847
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     175167  HIT:     175116  MISS:         51
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 385.835 cycles
cpu0_L2C TOTAL     ACCESS:    2676936  HIT:     859383  MISS:    1817553
cpu0_L2C LOAD      ACCESS:    1680641  HIT:          0  MISS:    1680641
cpu0_L2C RFO       ACCESS:     136847  HIT:          0  MISS:     136847
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     859397  HIT:     859383  MISS:         14
cpu0_L2C TRANSLATION ACCESS:         51  HIT:          0  MISS:         51
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 374.779 cycles
LLC TOTAL     ACCESS:    2673600  HIT:      64329  MISS:    2609271
LLC LOAD      ACCESS:    1680641  HIT:      11844  MISS:    1668797
LLC RFO       ACCESS:     136847  HIT:       6703  MISS:     130144
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     856061  HIT:      45777  MISS:     810284
LLC TRANSLATION ACCESS:         51  HIT:          5  MISS:         46
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 246.434 cycles
Insertion Distribution: 
	LOAD 0 0 0 0 0 0 463128 1441037 
	RFO 0 0 0 0 0 0 31940 239216 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 958623 
	 0 0 0 0 0 0 64 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     243461  ROW_BUFFER_MISS:    1555515
 DBUS AVG_CONGESTED_CYCLE:    3.96969
 WQ ROW_BUFFER_HIT:      49432  ROW_BUFFER_MISS:     782924  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.9987% MPKI: 0.00058 Average ROB Occupancy at Mispredict: 56.7586
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0001
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.00033
BRANCH_DIRECT_CALL: 8e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 7e-05

