// Generated by stratus_hls 19.10-p100  (91500.011111)
// Wed Dec 30 11:11:54 2020
// from fp_div.cpp

`timescale 1ps / 1ps

      
module fp_div(clk, rstn, src_valid, a_man, a_exp, a_sign, b_man, b_exp, b_sign, r_man, r_exp, r_sign, dst_valid);

      input clk;
      input rstn;
      input src_valid;
      input [22:0] a_man;
      input [7:0] a_exp;
      input a_sign;
      input [22:0] b_man;
      input [7:0] b_exp;
      input b_sign;
      output [22:0] r_man;
      reg [22:0] r_man;
      output [7:0] r_exp;
      reg [7:0] r_exp;
      output r_sign;
      reg r_sign;
      output dst_valid;
      reg dst_valid;
      reg src_valid_1d;
      wire[36:0] fp_div_cynw_cm_float_rcp_E8_M23_0_2_x;
      reg tmp_rcp_sign;
      reg[7:0] tmp_rcp_exp;
      reg[22:0] tmp_rcp_man;
      reg a_1d_sign;
      reg[7:0] a_1d_exp;
      reg[22:0] a_1d_man;
      wire[2:0] fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_rm;
      wire[31:0] fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_x;

         // rtl_instance:fp_div/fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1
         // Resource=fp_div_cynw_cm_float_mul_ieee_E8_M23_0, Function=unset : Inputs=1,8,23,1,8,23,3 Outputs=32
         // Implements 1 operation(s)
         // at: cynw_cm_float_base.h:98:9
         fp_div_cynw_cm_float_mul_ieee_E8_M23_0 fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1(
                                                  .a_sign( tmp_rcp_sign ),
                                                  .a_exp( tmp_rcp_exp ),
                                                  .a_man( tmp_rcp_man ),
                                                  .b_sign( a_1d_sign ),
                                                  .b_exp( a_1d_exp ),
                                                  .b_man( a_1d_man ),
                                                  .rm( fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_rm ),
                                                  .x( fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_x )
                                                );

         // rtl_instance:fp_div/fp_div_cynw_cm_float_rcp_E8_M23_0_2
         // Resource=fp_div_cynw_cm_float_rcp_E8_M23_0, Function=unset : Inputs=1,8,23 Outputs=37
         // Implements 1 operation(s)
         // at: cynw_cm_float_base.h:436:9
         fp_div_cynw_cm_float_rcp_E8_M23_0 fp_div_cynw_cm_float_rcp_E8_M23_0_2(
                                             .a_sign( b_sign ),
                                             .a_exp( b_exp ),
                                             .a_man( b_man ),
                                             .x( fp_div_cynw_cm_float_rcp_E8_M23_0_2_x )
                                           );

         // rtl_process:fp_div/drive_dst_valid
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_dst_valid
         // at: fp_div.h:86:7
         // at: fp_div.h:88:7
         always @(posedge clk or negedge rstn)
          begin :drive_dst_valid
            if (rstn == 1'b0) begin
               // op:_dst_valid/OP0
               dst_valid <= 1'd0;
            end
            else begin
               // op:_dst_valid/OP2
               dst_valid <= src_valid_1d;
            end
         end

         // rtl_process:fp_div/drive_r_sign
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_sign
         // at: cynw_cm_float_int.h:409:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_sign
            if (rstn == 1'b0) begin
               // op:_float_mul/OP3
               r_sign <= 1'b0;
            end
            else begin
               // op:_float_mul/OP15
               r_sign <= fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_x[31];
            end
         end

         // rtl_process:fp_div/drive_r_exp
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_exp
         // at: cynw_cm_float_int.h:408:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_exp
            if (rstn == 1'b0) begin
               // op:_float_mul/OP4
               r_exp <= 8'd000;
            end
            else begin
               // op:_float_mul/OP14
               r_exp <= fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_x[30:23];
            end
         end

         // rtl_process:fp_div/drive_r_man
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_man
         // at: cynw_cm_float_int.h:407:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_man
            if (rstn == 1'b0) begin
               // op:_float_mul/OP5
               r_man <= 23'd0000000;
            end
            else begin
               // op:_float_mul/OP13
               r_man <= fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_x[22:0];
            end
         end

         // rtl_process:fp_div/drive_fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_rm
         // Sharing or Control mux
         // Sharing/Controlling 1 operation(s) on drive_fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_rm
         // at: fp_div.h:67:12
         assign fp_div_cynw_cm_float_mul_ieee_E8_M23_0_1_rm = 3'd0;

         // rtl_process:fp_div/drive_src_valid_1d
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_src_valid_1d
         // at: fp_div.h:88:19
         // at: fp_div.h:58:7
         always @(posedge clk)
          begin :drive_src_valid_1d
            // op:_delays/OP30
            src_valid_1d <= src_valid;
         end

         // rtl_process:fp_div/drive_a_1d_sign
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_a_1d_sign
         // at: cynw_cm_float_int.h:504:19
         // at: cynw_cm_float_int.h:429:5
         // at: cynw_cm_float_int.h:504:9
         always @(posedge clk)
          begin :drive_a_1d_sign
            // op:_delays/OP33
            a_1d_sign <= a_sign;
         end

         // rtl_process:fp_div/drive_a_1d_exp
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_a_1d_exp
         // at: cynw_cm_float_int.h:505:18
         // at: cynw_cm_float_int.h:430:5
         // at: cynw_cm_float_int.h:505:9
         always @(posedge clk)
          begin :drive_a_1d_exp
            // op:_delays/OP32
            a_1d_exp <= a_exp;
         end

         // rtl_process:fp_div/drive_a_1d_man
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_a_1d_man
         // at: cynw_cm_float_int.h:506:18
         // at: cynw_cm_float_int.h:431:5
         // at: cynw_cm_float_int.h:506:9
         always @(posedge clk)
          begin :drive_a_1d_man
            // op:_delays/OP31
            a_1d_man <= a_man;
         end

         // rtl_process:fp_div/drive_tmp_rcp_sign
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_tmp_rcp_sign
         // at: cynw_cm_float_int.h:504:19
         // at: cynw_cm_float_int.h:429:5
         // at: cynw_cm_float_int.h:504:9
         always @(posedge clk)
          begin :drive_tmp_rcp_sign
            // op:_float_rcp/OP43
            tmp_rcp_sign <= fp_div_cynw_cm_float_rcp_E8_M23_0_2_x[31];
         end

         // rtl_process:fp_div/drive_tmp_rcp_exp
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_tmp_rcp_exp
         // at: cynw_cm_float_int.h:505:18
         // at: cynw_cm_float_int.h:430:5
         // at: cynw_cm_float_int.h:505:9
         always @(posedge clk)
          begin :drive_tmp_rcp_exp
            // op:_float_rcp/OP42
            tmp_rcp_exp <= fp_div_cynw_cm_float_rcp_E8_M23_0_2_x[30:23];
         end

         // rtl_process:fp_div/drive_tmp_rcp_man
         // Sharing or Control mux
         // Sharing/Controlling 3 operation(s) on drive_tmp_rcp_man
         // at: cynw_cm_float_int.h:506:18
         // at: cynw_cm_float_int.h:431:5
         // at: cynw_cm_float_int.h:506:9
         always @(posedge clk)
          begin :drive_tmp_rcp_man
            // op:_float_rcp/OP41
            tmp_rcp_man <= fp_div_cynw_cm_float_rcp_E8_M23_0_2_x[22:0];
         end


endmodule


