{"vcs1":{"timestamp_begin":1683265965.115761650, "rt":0.61, "ut":0.26, "st":0.11}}
{"vcselab":{"timestamp_begin":1683265965.794154042, "rt":0.41, "ut":0.22, "st":0.10}}
{"link":{"timestamp_begin":1683265966.252393058, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683265964.789098343}
{"VCS_COMP_START_TIME": 1683265964.789098343}
{"VCS_COMP_END_TIME": 1683265966.559825667}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341480}}
{"stitch_vcselab": {"peak_mem": 238984}}
