module top_module(
    input a,
    input b,
    input c,
    input d,
    output out  ); 

    //SOP
    assign out =  (~b & ~c) | (~a&~d) | (~a&b&c) |(a&c&d);
    
    //POS
    assign out =  (a | b | ~c | ~d) & (~a | ~c | d) & (~b | c | ~d) & (~a | ~b | c);
    
endmodule
