// Seed: 3756123686
`define pp_3 0
`timescale 1 ps / 1ps `timescale 1 ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output logic id_2
);
  assign id_2 = 1 ** (1) == id_0;
  logic id_3, id_4;
  logic id_5;
  logic id_6;
  logic id_7 = id_5 !== id_4;
  logic id_8;
  assign id_1 = id_4 + 1;
  type_15(
      id_4, 1, 1, 1'd0
  );
endmodule
`default_nettype id_4
