// Seed: 3010629352
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output supply0 id_2,
    input wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output wand id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    output supply0 id_10
    , id_26,
    input tri0 id_11,
    inout uwire id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input tri1 id_16,
    input wand id_17,
    input supply0 id_18,
    output uwire id_19,
    input supply0 id_20,
    input tri id_21,
    input supply1 id_22,
    input tri id_23,
    output supply1 id_24
);
  assign id_24 = {id_17{~id_4}};
  module_0(
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
