$date
	Sun Nov 23 19:39:38 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux2x1_tb $end
$var wire 5 ! y [4:0] $end
$var parameter 32 " DELAY $end
$var reg 2 # D [1:0] $end
$var reg 1 $ sel $end
$scope module UUT0 $end
$var wire 1 % a $end
$var wire 1 & b $end
$var wire 1 $ sel $end
$var wire 1 ' y $end
$upscope $end
$scope module UUT1 $end
$var wire 2 ( D [1:0] $end
$var wire 1 $ sel $end
$var wire 1 ) y $end
$upscope $end
$scope module UUT2 $end
$var wire 1 * a $end
$var wire 1 + b $end
$var wire 1 $ sel $end
$var wire 1 , w1 $end
$var wire 1 - w2 $end
$var wire 1 . y $end
$upscope $end
$scope module UUT3 $end
$var wire 1 / a $end
$var wire 1 0 and1 $end
$var wire 1 1 and2 $end
$var wire 1 2 b $end
$var wire 1 3 n_sel $end
$var wire 1 $ sel $end
$var wire 1 4 y $end
$upscope $end
$scope module UUT4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 $ sel $end
$var reg 1 7 y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
07
06
05
04
13
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
0'
0&
0%
0$
b0 #
b0 !
$end
#1000
17
1.
14
1'
1-
11
b11111 !
1)
1&
1+
12
16
b1 #
b1 (
#2000
07
0.
04
0'
0-
01
b0 !
0)
0&
0+
02
06
1%
1*
1/
15
b10 #
b10 (
#3000
17
1.
14
1'
1-
11
b11111 !
1)
1&
1+
12
16
b11 #
b11 (
#4000
07
0.
04
0'
b0 !
0)
01
0&
0+
02
06
0%
0*
0/
05
0,
0-
03
00
b0 #
b0 (
1$
#5000
1&
1+
12
16
b1 #
b1 (
#6000
17
1.
14
1'
1,
10
b11111 !
1)
0&
0+
02
06
1%
1*
1/
15
b10 #
b10 (
#7000
1&
1+
12
16
b11 #
b11 (
#8000
07
0.
0'
0)
b0 !
04
0&
0+
02
06
0%
0*
0/
05
0,
0-
13
00
b0 #
b0 (
0$
#9000
17
1.
14
1'
1-
11
b11111 !
1)
1&
1+
12
16
b1 #
b1 (
#10000
07
0.
04
0'
0-
01
b0 !
0)
0&
0+
02
06
1%
1*
1/
15
b10 #
b10 (
