INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/dflipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dflipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/PC_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/muxarray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxarray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/decoder32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/single_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32_ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-311] analyzing module RippleCarryAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/prv32_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prv32_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1_four
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/mux_4x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/forwardingUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwardingUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/fence_ebreak.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fence_ebreak
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/branchOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchOutput
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/N_bit_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module N_bit_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sources_1/new/RISCVHandler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RISCVHandler_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CSE.CAL/Desktop/omar2/MS4/MS4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
