
*** Running vivado
    with args -log Calculator_Top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Calculator_Top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Calculator_Top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 472.273 ; gain = 167.234
Command: link_design -top Calculator_Top -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint 'f:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'cpu/rom'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 788.555 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'emcy_select'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RX'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'echo'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'trig'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED_bar[3]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'red'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'blue'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'green'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timer_led[0]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timer_led[1]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'timer_led[2]'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'spin'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'speed'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dht11_data'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'song'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'emcy_LED'. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 910.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 910.598 ; gain = 405.613
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 932.746 ; gain = 22.148

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2701c65bb

Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1471.859 ; gain = 539.113

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 224cfad5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 224cfad5a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.157 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f8b336f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1f8b336f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1f8b336f9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 25f371c6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1665.820 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 29c83d372

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 1665.820 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 29c83d372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1665.820 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 29c83d372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.820 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 29c83d372

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1665.820 ; gain = 755.223
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Calculator_Top_drc_opted.rpt -pb Calculator_Top_drc_opted.pb -rpx Calculator_Top_drc_opted.rpx
Command: report_drc -file Calculator_Top_drc_opted.rpt -pb Calculator_Top_drc_opted.pb -rpx Calculator_Top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 19fc7c414

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1665.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 39f1d1d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 121aa1ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 121aa1ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 121aa1ee9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 716b0110

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 8 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 3 new cells, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |              2  |                     5  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |              2  |                     5  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1552debca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 178ada1fb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 2 Global Placement | Checksum: 178ada1fb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1998401a6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f5b5e97

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18848012e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ea1467de

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a9aff975

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 153adbcbd

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 153cc9618

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1fcbe920c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 197943b8e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 197943b8e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16788116f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16788116f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.315. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 180b41571

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 180b41571

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 180b41571

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 180b41571

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 218e33d3e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 218e33d3e

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000
Ending Placer Task | Checksum: 1ca219464

Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:57 . Memory (MB): peak = 1665.820 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.364 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Calculator_Top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1665.820 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Calculator_Top_utilization_placed.rpt -pb Calculator_Top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Calculator_Top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1665.820 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1684.098 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-2.056 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e853b418

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.141 ; gain = 0.043
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-2.056 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1e853b418

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.141 ; gain = 0.043

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-2.056 |
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/c_block/ring_12/t[8].  Did not re-place instance cpu/c_block/ring_12/temp_reg[8]
INFO: [Physopt 32-571] Net cpu/c_block/ring_12/t[8] was not replicated.
INFO: [Physopt 32-702] Processed net cpu/c_block/ring_12/t[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[2]_1.  Did not re-place instance cpu/ir/register_temp[3]_i_3__0
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[2]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]_0.  Did not re-place instance cpu/alu_acc/U_acc/acc_high/h_cc/register_temp[0]_i_2__0
INFO: [Physopt 32-572] Net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp[0]_i_6_n_0.  Did not re-place instance cpu/alu_acc/U_acc/acc_high/h_cc/register_temp[0]_i_6
INFO: [Physopt 32-572] Net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp[0]_i_6_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/register_temp[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[7]_0.  Did not re-place instance cpu/ir/register_temp[0]_i_3__0
INFO: [Physopt 32-572] Net cpu/ir/register_temp_reg[7]_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/c_block/ring_12/temp_reg[8]_1.  Did not re-place instance cpu/c_block/ring_12/temp[0]_i_3
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[7]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[0]_i_3__0_comp.
INFO: [Physopt 32-735] Processed net cpu/c_block/ring_12/temp_reg[8]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.313 | TNS=-2.007 |
INFO: [Physopt 32-662] Processed net cpu/c_block/ring_12/Q[1].  Did not re-place instance cpu/c_block/ring_12/temp_reg[3]
INFO: [Physopt 32-572] Net cpu/c_block/ring_12/Q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net cpu/c_block/ring_12/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[3]_0.  Did not re-place instance cpu/ir/register_temp[3]_i_6
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[3]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net cpu/ir/D[7] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net cpu/ir/D[7].  Did not re-place instance cpu/ir/register_temp[7]_i_2__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[3]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[3]_i_6_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/D[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-2.012 |
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[1]_1.  Did not re-place instance cpu/ir/register_temp[1]_i_3
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[1]_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/D[5].  Did not re-place instance cpu/ir/register_temp[5]_i_1__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[1]_1. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[1]_i_3_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/D[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.278 | TNS=-1.968 |
INFO: [Physopt 32-662] Processed net cpu/ir/op_sub.  Did not re-place instance cpu/ir/register_temp[0]_i_6__0
INFO: [Physopt 32-572] Net cpu/ir/op_sub was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net cpu/ir/op_sub. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.270 | TNS=-1.888 |
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[2]_0.  Did not re-place instance cpu/ir/register_temp[2]_i_2
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net cpu/ir/D[6] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net cpu/ir/D[6].  Did not re-place instance cpu/ir/register_temp[6]_i_1__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[2]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[2]_i_2_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/D[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-1.842 |
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[5]_i_3_n_0.  Did not re-place instance cpu/ir/register_temp[5]_i_3
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[1]_1. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[1]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.202 | TNS=-1.753 |
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[6]_i_3_n_0.  Did not re-place instance cpu/ir/register_temp[6]_i_3
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[2]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[2]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[6]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.654 |
INFO: [Physopt 32-662] Processed net cpu/c_block/ring_12/Q[2].  Did not re-place instance cpu/c_block/ring_12/temp_reg[5]
INFO: [Physopt 32-572] Net cpu/c_block/ring_12/Q[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net cpu/c_block/ring_12/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[7]_i_4__0_n_0.  Did not re-place instance cpu/ir/register_temp[7]_i_4__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[3]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[3]_i_6_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[7]_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.177 | TNS=-1.576 |
INFO: [Physopt 32-663] Processed net cpu/ir/register_temp[5]_i_3_n_0_repN.  Re-placed instance cpu/ir/register_temp[5]_i_3_comp
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[5]_i_3_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.165 | TNS=-1.498 |
INFO: [Physopt 32-702] Processed net cpu/alu_acc/U_acc/acc_high/h_cc/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp_reg[0]_0.  Did not re-place instance cpu/ir/register_temp[0]_i_2
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net cpu/ir/D[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net cpu/ir/D[4].  Did not re-place instance cpu/ir/register_temp[4]_i_1__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[0]_0. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[0]_i_2_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-1.381 |
INFO: [Physopt 32-702] Processed net cpu/pc/pc_reg/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ir/D[4].  Re-placed instance cpu/ir/register_temp[4]_i_1__0
INFO: [Physopt 32-735] Processed net cpu/ir/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.136 | TNS=-1.283 |
INFO: [Physopt 32-663] Processed net cpu/dreg/Q[3].  Re-placed instance cpu/dreg/register_temp_reg[3]
INFO: [Physopt 32-735] Processed net cpu/dreg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.127 | TNS=-1.147 |
INFO: [Physopt 32-663] Processed net cpu/creg/Q[0].  Re-placed instance cpu/creg/register_temp_reg[0]
INFO: [Physopt 32-735] Processed net cpu/creg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-1.019 |
INFO: [Physopt 32-663] Processed net cpu/c_block/ring_12/t[4].  Re-placed instance cpu/c_block/ring_12/temp_reg[4]
INFO: [Physopt 32-735] Processed net cpu/c_block/ring_12/t[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.110 | TNS=-0.898 |
INFO: [Physopt 32-663] Processed net cpu/ir/ir_data[4].  Re-placed instance cpu/ir/register_temp_reg[4]
INFO: [Physopt 32-735] Processed net cpu/ir/ir_data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.106 | TNS=-0.788 |
INFO: [Physopt 32-663] Processed net cpu/mar/Q[0].  Re-placed instance cpu/mar/register_temp_reg[0]
INFO: [Physopt 32-735] Processed net cpu/mar/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.102 | TNS=-0.681 |
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[6]_i_3_n_0_repN.  Did not re-place instance cpu/ir/register_temp[6]_i_3_comp
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp[6]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net cpu/ir/register_temp[6]_i_8_n_0.  Re-placed instance cpu/ir/register_temp[6]_i_8
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[6]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-0.579 |
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[5]_i_3_n_0_repN.  Did not re-place instance cpu/ir/register_temp[5]_i_3_comp
INFO: [Physopt 32-702] Processed net cpu/ir/register_temp[5]_i_3_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[5]_i_8_n_0.  Did not re-place instance cpu/ir/register_temp[5]_i_8
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp[5]_i_3_n_0_repN. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[5]_i_3_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.081 | TNS=-0.480 |
INFO: [Physopt 32-663] Processed net cpu/keyout_reg/Q[3].  Re-placed instance cpu/keyout_reg/register_temp_reg[3]
INFO: [Physopt 32-735] Processed net cpu/keyout_reg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.069 | TNS=-0.398 |
INFO: [Physopt 32-663] Processed net cpu/mar/Q[7].  Re-placed instance cpu/mar/register_temp_reg[7]
INFO: [Physopt 32-735] Processed net cpu/mar/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.066 | TNS=-0.329 |
INFO: [Physopt 32-662] Processed net cpu/ir/D[4].  Did not re-place instance cpu/ir/register_temp[4]_i_1__0
INFO: [Physopt 32-710] Processed net cpu/ir/register_temp_reg[5]_0[3]. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/D[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.064 | TNS=-0.268 |
INFO: [Physopt 32-663] Processed net cpu/breg/Q[2].  Re-placed instance cpu/breg/register_temp_reg[2]
INFO: [Physopt 32-735] Processed net cpu/breg/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.063 | TNS=-0.203 |
INFO: [Physopt 32-663] Processed net cpu/outreg/outreg_data[7].  Re-placed instance cpu/outreg/register_temp_reg[7]
INFO: [Physopt 32-735] Processed net cpu/outreg/outreg_data[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.046 | TNS=-0.140 |
INFO: [Physopt 32-663] Processed net cpu/tmpreg/Q[3].  Re-placed instance cpu/tmpreg/register_temp_reg[3]
INFO: [Physopt 32-735] Processed net cpu/tmpreg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.037 | TNS=-0.093 |
INFO: [Physopt 32-663] Processed net cpu/breg/Q[0].  Re-placed instance cpu/breg/register_temp_reg[0]
INFO: [Physopt 32-735] Processed net cpu/breg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.034 | TNS=-0.060 |
INFO: [Physopt 32-702] Processed net fnd/hex_value[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/outreg/outreg_data[4].  Did not re-place instance cpu/outreg/register_temp_reg[4]
INFO: [Physopt 32-81] Processed net cpu/outreg/outreg_data[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net cpu/outreg/outreg_data[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.035 |
INFO: [Physopt 32-662] Processed net cpu/mar/Q[6].  Did not re-place instance cpu/mar/register_temp_reg[6]
INFO: [Physopt 32-702] Processed net cpu/mar/Q[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[6]_i_2_n_0.  Did not re-place instance cpu/ir/register_temp[6]_i_2
INFO: [Physopt 32-710] Processed net cpu/ir/D[6]. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[6]_i_1__0_comp_1.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[6]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.007 | TNS=-0.014 |
INFO: [Physopt 32-662] Processed net cpu/outreg/outreg_data[4]_repN.  Did not re-place instance cpu/outreg/register_temp_reg[4]_replica
INFO: [Physopt 32-702] Processed net cpu/outreg/outreg_data[4]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net cpu/ir/register_temp[4]_i_2__0_n_0.  Did not re-place instance cpu/ir/register_temp[4]_i_2__0
INFO: [Physopt 32-710] Processed net cpu/ir/D[4]. Critical path length was reduced through logic transformation on cell cpu/ir/register_temp[4]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net cpu/ir/register_temp[4]_i_2__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1e853b418

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.219 ; gain = 9.121

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.004 | TNS=0.000 |
Phase 4 Critical Path Optimization | Checksum: 1e853b418

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.219 ; gain = 9.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1693.219 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.004 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.319  |          2.056  |            1  |              0  |                    28  |           0  |           2  |  00:00:10  |
|  Total          |          0.319  |          2.056  |            1  |              0  |                    28  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1693.219 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1e853b418

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.219 ; gain = 9.121
INFO: [Common 17-83] Releasing license: Implementation
221 Infos, 24 Warnings, 24 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1693.219 ; gain = 27.398
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1693.219 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.324 . Memory (MB): peak = 1701.984 ; gain = 8.766
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5195ad1e ConstDB: 0 ShapeSum: 5c756948 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: ebd0963a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1744.414 ; gain = 31.379
Post Restoration Checksum: NetGraph: 103595b NumContArr: eacd3cdf Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: ebd0963a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1744.414 ; gain = 31.379

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: ebd0963a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1750.398 ; gain = 37.363

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: ebd0963a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 1750.398 ; gain = 37.363
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 773016f4

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1752.730 ; gain = 39.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.082 | TNS=-0.082 | WHS=-0.131 | THS=-2.223 |

Phase 2 Router Initialization | Checksum: 8d4790f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 1752.730 ; gain = 39.695

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00154842 %
  Global Horizontal Routing Utilization  = 0.000229779 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 401
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 395
  Number of Partially Routed Nets     = 6
  Number of Node Overlaps             = 3


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2033c7c5d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:42 . Memory (MB): peak = 1752.730 ; gain = 39.695
INFO: [Route 35-580] Design has 6 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[3]/D|
|              sys_clk_pin |              sys_clk_pin |                                                    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[2]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      cpu/pc/pc_reg/register_temp_reg[7]/D|
|              sys_clk_pin |              sys_clk_pin |                                                    cpu/alu_acc/U_acc/acc_high/h_cc/register_temp_reg[0]/D|
|              sys_clk_pin |              sys_clk_pin |                                                                      cpu/pc/pc_reg/register_temp_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.512 | TNS=-8.245 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ba6a58c7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:46 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.397 | TNS=-7.456 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 196734e76

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 98
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.291 | TNS=-4.538 | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1de56de5a

Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.394 | TNS=-4.943 | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 20976d51f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695
Phase 4 Rip-up And Reroute | Checksum: 20976d51f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 20dd64d06

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.176 | TNS=-1.302 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14e70212d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e70212d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695
Phase 5 Delay and Skew Optimization | Checksum: 14e70212d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 148c9b922

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.176 | TNS=-1.272 | WHS=0.131  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 148c9b922

Time (s): cpu = 00:01:08 ; elapsed = 00:00:59 . Memory (MB): peak = 1752.730 ; gain = 39.695
Phase 6 Post Hold Fix | Checksum: 148c9b922

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.230434 %
  Global Horizontal Routing Utilization  = 0.278493 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 23.4234%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 33.3333%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 106ae6116

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1752.730 ; gain = 39.695

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 106ae6116

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1754.203 ; gain = 41.168

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e24d0a13

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1754.203 ; gain = 41.168

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.176 | TNS=-1.272 | WHS=0.131  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e24d0a13

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1754.203 ; gain = 41.168
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:08 ; elapsed = 00:01:00 . Memory (MB): peak = 1754.203 ; gain = 41.168

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
242 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:03 . Memory (MB): peak = 1754.203 ; gain = 52.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1754.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.421 . Memory (MB): peak = 1764.074 ; gain = 9.871
INFO: [Common 17-1381] The checkpoint 'F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Calculator_Top_drc_routed.rpt -pb Calculator_Top_drc_routed.pb -rpx Calculator_Top_drc_routed.rpx
Command: report_drc -file Calculator_Top_drc_routed.rpt -pb Calculator_Top_drc_routed.pb -rpx Calculator_Top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Calculator_Top_methodology_drc_routed.rpt -pb Calculator_Top_methodology_drc_routed.pb -rpx Calculator_Top_methodology_drc_routed.rpx
Command: report_methodology -file Calculator_Top_methodology_drc_routed.rpt -pb Calculator_Top_methodology_drc_routed.pb -rpx Calculator_Top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/Ian_Jung/workplace/cora_z7/cora_cpu_2019/cora_cpu_2019/cora_cpu_2019.runs/impl_1/Calculator_Top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Calculator_Top_power_routed.rpt -pb Calculator_Top_power_summary_routed.pb -rpx Calculator_Top_power_routed.rpx
Command: report_power -file Calculator_Top_power_routed.rpt -pb Calculator_Top_power_summary_routed.pb -rpx Calculator_Top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
254 Infos, 25 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Calculator_Top_route_status.rpt -pb Calculator_Top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Calculator_Top_timing_summary_routed.rpt -pb Calculator_Top_timing_summary_routed.pb -rpx Calculator_Top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Calculator_Top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Calculator_Top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Calculator_Top_bus_skew_routed.rpt -pb Calculator_Top_bus_skew_routed.pb -rpx Calculator_Top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Calculator_Top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net key_pad/key_valid__0 is a gated clock net sourced by a combinational pin key_pad/next_state_reg[4]_i_2/O, cell key_pad/next_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Calculator_Top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
273 Infos, 27 Warnings, 25 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2195.906 ; gain = 391.777
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 11:33:05 2023...
