Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug  6 16:02:44 2025
| Host         : Jagga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UP_DOWN_Counter_timing_summary_routed.rpt -pb UP_DOWN_Counter_timing_summary_routed.pb -rpx UP_DOWN_Counter_timing_summary_routed.rpx -warn_on_violation
| Design       : UP_DOWN_Counter
| Device       : 7a35tl-csg325
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.431ns  (logic 3.539ns (65.158%)  route 1.892ns (34.842%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.497     0.497 r  FF3/Q_reg/Q
                         net (fo=2, routed)           1.892     2.389    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         3.042     5.431 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.431    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.141ns  (logic 3.416ns (66.456%)  route 1.724ns (33.544%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.536     0.536 r  FF2/Q_reg/Q
                         net (fo=3, routed)           1.724     2.260    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         2.880     5.141 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.141    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.133ns  (logic 3.391ns (66.060%)  route 1.742ns (33.940%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.536     0.536 r  FF1/Q_reg/Q
                         net (fo=4, routed)           1.742     2.278    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.855     5.133 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.133    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.664ns  (logic 1.167ns (43.805%)  route 1.497ns (56.195%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    V11                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  up_down_IBUF_inst/O
                         net (fo=2, routed)           1.497     2.505    FF1/up_down_IBUF
    SLICE_X0Y1           LUT4 (Prop_lut4_I0_O)        0.159     2.664 r  FF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     2.664    FF3/Q_reg_1
    SLICE_X0Y1           FDRE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_down
                            (input port)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.653ns  (logic 1.156ns (43.572%)  route 1.497ns (56.428%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  up_down (IN)
                         net (fo=0)                   0.000     0.000    up_down
    V11                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  up_down_IBUF_inst/O
                         net (fo=2, routed)           1.497     2.505    FF1/up_down_IBUF
    SLICE_X0Y1           LUT3 (Prop_lut3_I0_O)        0.148     2.653 r  FF1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.653    FF2/Q_reg_1
    SLICE_X0Y1           FDRE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.277ns  (logic 0.684ns (53.555%)  route 0.593ns (46.445%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.536     0.536 f  FF1/Q_reg/Q
                         net (fo=4, routed)           0.593     1.129    FF1/Q_OBUF[0]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.148     1.277 r  FF1/Q_i_1/O
                         net (fo=1, routed)           0.000     1.277    FF1/Q_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FF2/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.255ns (54.338%)  route 0.214ns (45.662%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.214     0.407    FF1/Q_OBUF[0]
    SLICE_X0Y1           LUT3 (Prop_lut3_I1_O)        0.062     0.469 r  FF1/Q_i_1__0/O
                         net (fo=1, routed)           0.000     0.469    FF2/Q_reg_1
    SLICE_X0Y1           FDRE                                         r  FF2/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FF3/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.470ns  (logic 0.256ns (54.435%)  route 0.214ns (45.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.214     0.407    FF1/Q_OBUF[0]
    SLICE_X0Y1           LUT4 (Prop_lut4_I1_O)        0.063     0.470 r  FF1/Q_i_1__1/O
                         net (fo=1, routed)           0.000     0.470    FF3/Q_reg_1
    SLICE_X0Y1           FDRE                                         r  FF3/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FF1/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.520ns  (logic 0.255ns (49.020%)  route 0.265ns (50.980%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.193     0.193 f  FF1/Q_reg/Q
                         net (fo=4, routed)           0.265     0.458    FF1/Q_OBUF[0]
    SLICE_X0Y0           LUT1 (Prop_lut1_I0_O)        0.062     0.520 r  FF1/Q_i_1/O
                         net (fo=1, routed)           0.000     0.520    FF1/Q_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  FF1/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF1/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.447ns (73.071%)  route 0.533ns (26.929%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE                         0.000     0.000 r  FF1/Q_reg/C
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  FF1/Q_reg/Q
                         net (fo=4, routed)           0.533     0.726    Q_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         1.254     1.980 r  Q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.980    Q[0]
    U10                                                               r  Q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF2/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.472ns (74.066%)  route 0.515ns (25.934%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FF2/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.193     0.193 r  FF2/Q_reg/Q
                         net (fo=3, routed)           0.515     0.708    Q_OBUF[1]
    V9                   OBUF (Prop_obuf_I_O)         1.279     1.987 r  Q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.987    Q[1]
    V9                                                                r  Q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF3/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.110ns  (logic 1.518ns (71.939%)  route 0.592ns (28.061%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FF3/Q_reg/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.177     0.177 r  FF3/Q_reg/Q
                         net (fo=2, routed)           0.592     0.769    Q_OBUF[2]
    U9                   OBUF (Prop_obuf_I_O)         1.341     2.110 r  Q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.110    Q[2]
    U9                                                                r  Q[2] (OUT)
  -------------------------------------------------------------------    -------------------





