 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Rise  0.2000 0.0000 0.1000 0.615851 0.894119 1.50997           1       100      c             | 
|    regB/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.236089 1.06234  1.29843           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Rise  0.2000 0.0000 0.1000 0.456649 0.894119 1.35077           1       100      c             | 
|    regB/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.303892 1.06234  1.36623           1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Rise  0.2000 0.0000 0.1000 0.276261 0.894119 1.17038           1       100      c             | 
|    regB/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.153661 1.06234  1.216             1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Rise  0.2000 0.0000 0.1000 0.614623 0.894119 1.50874           1       100      c             | 
|    regB/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_3/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.589151 1.06234  1.65149           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Rise  0.2000 0.0000 0.1000 0.395885 0.894119 1.29              1       100      c             | 
|    regB/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.546759 1.06234  1.6091            1       100                    | 
|    regB/out_reg[2]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000 0.0000 0.1000 0.562809 0.894119 1.45693           1       100      c             | 
|    regA/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.276431 1.06234  1.33877           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000 0.0000 0.1000 0.280247 0.894119 1.17437           1       100      c             | 
|    regA/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.237266 1.06234  1.29961           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000 0.0000 0.1000 0.392088 0.894119 1.28621           1       100      c             | 
|    regA/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.205289 1.06234  1.26763           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000 0.0000 0.1000 0.201297 0.894119 1.09542           1       100      c             | 
|    regA/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.275028 1.06234  1.33737           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Rise  0.2000 0.0000 0.1000 0.452494 0.894119 1.34661           1       100      c             | 
|    regB/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.380979 1.06234  1.44332           1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Rise  0.2000 0.0000 0.1000 0.572781 0.894119 1.4669            1       100      c             | 
|    regB/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.455542 1.06234  1.51788           1       100                    | 
|    regB/out_reg[6]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Rise  0.2000 0.0000 0.1000 0.209913 0.894119 1.10403           1       100      c             | 
|    regB/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_9/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.383049 1.06234  1.44539           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41243  7.59723  11.0097           8       100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000 0.0000 0.1000 0.21307  0.894119 1.10719           1       100      c             | 
|    regA/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.563499 1.06234  1.62584           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Rise  0.2000 0.0000 0.1000 0.656801 0.894119 1.55092           1       100      c             | 
|    regA/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.366307 1.06234  1.42865           1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730 0.1110 0.0220 4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730 0.0000                                                                           | 
|    mult/inputA[0]                          Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/i_28/A2          AND2_X1       Fall  0.1740 0.0010 0.0220          0.894119                                                  | 
|    mult/i_0/i_28/ZN          AND2_X1       Fall  0.2130 0.0390 0.0070 1.36681  0.894119 2.26093           1       100                    | 
|    mult/i_0/result[0]                      Fall  0.2130 0.0000                                                                           | 
|    mult/result[0]                          Fall  0.2130 0.0000                                                                           | 
|    outA/inp[0]                             Fall  0.2130 0.0000                                                                           | 
|    outA/i_0_2/A2             AND2_X1       Fall  0.2130 0.0000 0.0070          0.894119                                                  | 
|    outA/i_0_2/ZN             AND2_X1       Fall  0.2420 0.0290 0.0060 0.320527 1.06234  1.38287           1       100                    | 
|    outA/out_reg[0]/D         DFF_X1        Fall  0.2420 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000 0.0000 0.1000 0.19393  0.894119 1.08805           1       100      c             | 
|    regA/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2470 0.0470 0.0090 0.683675 1.06234  1.74602           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2470 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000 0.0000 0.1000 0.611413 0.894119 1.50553           1       100      c             | 
|    regA/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.768018 1.06234  1.83036           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
|    regB/out_reg[7]/Q         DFF_X1        Fall  0.1780 0.1140 0.0250 6.03419  14.6541  20.6883           10      100      F             | 
|    regB/out[7]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[7]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[7]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_410/A1         NAND3_X1      Fall  0.1790 0.0010 0.0250          1.56203                                                   | 
|    mult/i_0/i_410/ZN         NAND3_X1      Rise  0.2070 0.0280 0.0150 1.40149  2.3964   3.79789           2       100                    | 
|    mult/i_0/i_0/A2           NAND2_X1      Rise  0.2070 0.0000 0.0150          1.6642                                                    | 
|    mult/i_0/i_0/ZN           NAND2_X1      Fall  0.2200 0.0130 0.0060 0.162038 0.874832 1.03687           1       100                    | 
|    mult/i_0/result[15]                     Fall  0.2200 0.0000                                                                           | 
|    mult/result[15]                         Fall  0.2200 0.0000                                                                           | 
|    outB/inp[7]                             Fall  0.2200 0.0000                                                                           | 
|    outB/i_0_9/A1             AND2_X1       Fall  0.2200 0.0000 0.0060          0.874832                                                  | 
|    outB/i_0_9/ZN             AND2_X1       Fall  0.2460 0.0260 0.0050 0.22893  1.06234  1.29127           1       100                    | 
|    outB/out_reg[7]/D         DFF_X1        Fall  0.2460 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730 0.1110 0.0220 4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730 0.0000                                                                           | 
|    mult/inputA[0]                          Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/i_32/A2          NAND2_X1      Fall  0.1740 0.0010 0.0220          1.50228                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Rise  0.2020 0.0280 0.0150 0.790892 2.97377  3.76466           2       100                    | 
|    mult/i_0/i_35/B2          AOI21_X1      Rise  0.2020 0.0000 0.0150          1.67685                                                   | 
|    mult/i_0/i_35/ZN          AOI21_X1      Fall  0.2190 0.0170 0.0080 1.11521  0.894119 2.00933           1       100                    | 
|    mult/i_0/result[1]                      Fall  0.2190 0.0000                                                                           | 
|    mult/result[1]                          Fall  0.2190 0.0000                                                                           | 
|    outA/inp[1]                             Fall  0.2190 0.0000                                                                           | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.2190 0.0000 0.0080          0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.2500 0.0310 0.0070 1.04108  1.06234  2.10342           1       100                    | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.2500 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[1]/Q         DFF_X1        Fall  0.1750  0.1130 0.0230             4.67928  14.4118  19.0911           10      100      F             | 
|    regA/out[1]                             Fall  0.1750  0.0000                                                                                       | 
|    mult/inputA[1]                          Fall  0.1750  0.0000                                                                                       | 
|    mult/i_0/inputA[1]                      Fall  0.1750  0.0000                                                                                       | 
|    mult/i_0/i_40/A3          NAND3_X1      Fall  0.1760  0.0010 0.0230                      1.48627                                                   | 
|    mult/i_0/i_40/ZN          NAND3_X1      Rise  0.2060  0.0300 0.0130             0.490828 2.32166  2.81248           2       100                    | 
|    mult/i_0/i_38/A1          AND2_X1       Rise  0.2060  0.0000 0.0130                      0.918145                                                  | 
|    mult/i_0/i_38/ZN          AND2_X1       Rise  0.2450  0.0390 0.0140             0.728531 3.68418  4.41271           2       100                    | 
|    mult/i_0/i_36/A           XNOR2_X1      Rise  0.2450  0.0000 0.0140                      2.23275                                                   | 
|    mult/i_0/i_36/ZN          XNOR2_X1      Fall  0.2610  0.0160 0.0090             1.28019  0.894119 2.17431           1       100                    | 
|    mult/i_0/result[2]                      Fall  0.2610  0.0000                                                                                       | 
|    mult/result[2]                          Fall  0.2610  0.0000                                                                                       | 
|    outA/inp[2]                             Fall  0.2610  0.0000                                                                                       | 
|    outA/i_0_4/A2             AND2_X1       Fall  0.2600 -0.0010 0.0090    -0.0010           0.894119                                                  | 
|    outA/i_0_4/ZN             AND2_X1       Fall  0.2920  0.0320 0.0070             1.29295  1.06234  2.35529           1       100                    | 
|    outA/out_reg[2]/D         DFF_X1        Fall  0.2920  0.0000 0.0070                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2920        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2180        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468   6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                            | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000           1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243   6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270           0.949653                                    F             | 
|    regB/out_reg[7]/Q         DFF_X1        Fall  0.1780 0.1140 0.0250 6.03419   14.6541  20.6883           10      100      F             | 
|    regB/out[7]                             Fall  0.1780 0.0000                                                                            | 
|    mult/inputB[7]                          Fall  0.1780 0.0000                                                                            | 
|    mult/i_0/inputB[7]                      Fall  0.1780 0.0000                                                                            | 
|    mult/i_0/i_410/A1         NAND3_X1      Fall  0.1790 0.0010 0.0250           1.56203                                                   | 
|    mult/i_0/i_410/ZN         NAND3_X1      Rise  0.2070 0.0280 0.0150 1.40149   2.3964   3.79789           2       100                    | 
|    mult/i_0/i_408/A2         AND2_X1       Rise  0.2070 0.0000 0.0150           0.97463                                                   | 
|    mult/i_0/i_408/ZN         AND2_X1       Rise  0.2460 0.0390 0.0130 0.881304  2.97841  3.85971           2       100                    | 
|    mult/i_0/i_404/B1         OAI21_X1      Rise  0.2460 0.0000 0.0130           1.66205                                                   | 
|    mult/i_0/i_404/ZN         OAI21_X1      Fall  0.2610 0.0150 0.0060 0.297558  1.54936  1.84692           1       100                    | 
|    mult/i_0/i_403/A          INV_X1        Fall  0.2610 0.0000 0.0060           1.54936                                                   | 
|    mult/i_0/i_403/ZN         INV_X1        Rise  0.2700 0.0090 0.0050 0.0073601 0.874832 0.882192          1       100                    | 
|    mult/i_0/result[14]                     Rise  0.2700 0.0000                                                                            | 
|    mult/result[14]                         Rise  0.2700 0.0000                                                                            | 
|    outB/inp[6]                             Rise  0.2700 0.0000                                                                            | 
|    outB/i_0_8/A1             AND2_X1       Rise  0.2700 0.0000 0.0050           0.918145                                                  | 
|    outB/i_0_8/ZN             AND2_X1       Rise  0.2970 0.0270 0.0080 0.224212  1.06234  1.28655           1       100                    | 
|    outB/out_reg[6]/D         DFF_X1        Rise  0.2970 0.0000 0.0080           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0130 0.0780 | 
| data required time                       |  0.0780        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.0780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2190        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730  0.1110 0.0220             4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730  0.0000                                                                                       | 
|    mult/inputA[0]                          Fall  0.1730  0.0000                                                                                       | 
|    mult/i_0/inputA[0]                      Fall  0.1730  0.0000                                                                                       | 
|    mult/i_0/i_30/A           INV_X1        Fall  0.1740  0.0010 0.0220                      1.54936                                                   | 
|    mult/i_0/i_30/ZN          INV_X1        Rise  0.2080  0.0340 0.0210             3.08714  4.66712  7.75425           3       100                    | 
|    mult/i_0/i_43/B2          OAI21_X1      Rise  0.2080  0.0000 0.0210                      1.57189                                                   | 
|    mult/i_0/i_43/ZN          OAI21_X1      Fall  0.2320  0.0240 0.0080             0.380399 3.02085  3.40125           2       100                    | 
|    mult/i_0/i_48/A           OAI21_X1      Fall  0.2320  0.0000 0.0080                      1.51857                                                   | 
|    mult/i_0/i_48/ZN          OAI21_X1      Rise  0.2560  0.0240 0.0160             0.324642 3.77347  4.09812           2       100                    | 
|    mult/i_0/i_64/B           XOR2_X1       Rise  0.2560  0.0000 0.0160                      2.36355                                                   | 
|    mult/i_0/i_64/Z           XOR2_X1       Fall  0.2750  0.0190 0.0090             1.67628  0.894119 2.5704            1       100                    | 
|    mult/i_0/result[3]                      Fall  0.2750  0.0000                                                                                       | 
|    mult/result[3]                          Fall  0.2750  0.0000                                                                                       | 
|    outA/inp[3]                             Fall  0.2750  0.0000                                                                                       | 
|    outA/i_0_5/A2             AND2_X1       Fall  0.2740 -0.0010 0.0090    -0.0010           0.894119                                                  | 
|    outA/i_0_5/ZN             AND2_X1       Fall  0.3050  0.0310 0.0060             0.699557 1.06234  1.7619            1       100                    | 
|    outA/out_reg[3]/D         DFF_X1        Fall  0.3050  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2310        | 
-------------------------------------------------------------


 Timing Path to outB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    outB/en                               Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    outB/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.375218 0.841652 1.21687           1       100                    | 
|    outB/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    outB/clk                               Rise  0.0000 0.0000                                                                          | 
|    outB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2350         | 
--------------------------------------------------------------


 Timing Path to regA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    regA/en                               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regA/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.387022 0.841652 1.22867           1       100                    | 
|    regA/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    regA/clk                               Rise  0.0000 0.0000                                                                          | 
|    regA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2350         | 
--------------------------------------------------------------


 Timing Path to regB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    regB/en                               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regB/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.385634 0.841652 1.22729           1       100                    | 
|    regB/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    regB/clk                               Rise  0.0000 0.0000                                                                          | 
|    regB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| library hold check                       | -0.0040 -0.0040 | 
| data required time                       | -0.0040         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0040         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2360         | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.1780 0.1130 0.0230 4.7662   14.7298  19.496            11      100      F             | 
|    regB/out[0]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_59/A1          NAND2_X1      Fall  0.1790 0.0010 0.0230          1.5292                                                    | 
|    mult/i_0/i_59/ZN          NAND2_X1      Rise  0.2010 0.0220 0.0120 0.7953   1.40993  2.20523           1       100                    | 
|    mult/i_0/i_60/B2          AOI21_X1      Rise  0.2010 0.0000 0.0120          1.67685                                                   | 
|    mult/i_0/i_60/ZN          AOI21_X1      Fall  0.2190 0.0180 0.0090 0.513245 2.39772  2.91097           2       100                    | 
|    mult/i_0/i_62/A2          NAND2_X1      Fall  0.2190 0.0000 0.0090          1.50228                                                   | 
|    mult/i_0/i_62/ZN          NAND2_X1      Rise  0.2400 0.0210 0.0120 0.364444 2.9491   3.31354           2       100                    | 
|    mult/i_0/i_84/B1          AOI21_X1      Rise  0.2400 0.0000 0.0120          1.647                                                     | 
|    mult/i_0/i_84/ZN          AOI21_X1      Fall  0.2620 0.0220 0.0090 1.40352  3.67521  5.07873           2       100                    | 
|    mult/i_0/i_65/A           XNOR2_X1      Fall  0.2620 0.0000 0.0090          2.12585                                                   | 
|    mult/i_0/i_65/ZN          XNOR2_X1      Rise  0.2870 0.0250 0.0120 0.369453 0.894119 1.26357           1       100                    | 
|    mult/i_0/result[4]                      Rise  0.2870 0.0000                                                                           | 
|    mult/result[4]                          Rise  0.2870 0.0000                                                                           | 
|    outA/inp[4]                             Rise  0.2870 0.0000                                                                           | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.3180 0.0310 0.0080 0.225825 1.06234  1.28817           1       100                    | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2370        | 
-------------------------------------------------------------


 Timing Path to outA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    outA/en                               Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    outA/i_0_0/ZN           OR2_X1        Rise  0.2400 0.0400 0.0140 2.92755  0.841652 3.7692            1       100                    | 
|    outA/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2400 0.0000 0.0140          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    outA/clk                               Rise  0.0000 0.0000                                                                          | 
|    outA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2400         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2430         | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.1780 0.1130 0.0230 4.7662   14.7298  19.496            11      100      F             | 
|    regB/out[0]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_59/A1          NAND2_X1      Fall  0.1790 0.0010 0.0230          1.5292                                                    | 
|    mult/i_0/i_59/ZN          NAND2_X1      Rise  0.2010 0.0220 0.0120 0.7953   1.40993  2.20523           1       100                    | 
|    mult/i_0/i_60/B2          AOI21_X1      Rise  0.2010 0.0000 0.0120          1.67685                                                   | 
|    mult/i_0/i_60/ZN          AOI21_X1      Fall  0.2190 0.0180 0.0090 0.513245 2.39772  2.91097           2       100                    | 
|    mult/i_0/i_62/A2          NAND2_X1      Fall  0.2190 0.0000 0.0090          1.50228                                                   | 
|    mult/i_0/i_62/ZN          NAND2_X1      Rise  0.2400 0.0210 0.0120 0.364444 2.9491   3.31354           2       100                    | 
|    mult/i_0/i_84/B1          AOI21_X1      Rise  0.2400 0.0000 0.0120          1.647                                                     | 
|    mult/i_0/i_84/ZN          AOI21_X1      Fall  0.2620 0.0220 0.0090 1.40352  3.67521  5.07873           2       100                    | 
|    mult/i_0/i_83/A           INV_X1        Fall  0.2620 0.0000 0.0090          1.54936                                                   | 
|    mult/i_0/i_83/ZN          INV_X1        Rise  0.2740 0.0120 0.0070 0.239713 1.40993  1.64964           1       100                    | 
|    mult/i_0/i_93/B2          AOI21_X1      Rise  0.2740 0.0000 0.0070          1.67685                                                   | 
|    mult/i_0/i_93/ZN          AOI21_X1      Fall  0.2990 0.0250 0.0110 1.89879  5.1967   7.09549           3       100                    | 
|    mult/i_0/i_91/A           XOR2_X1       Fall  0.2990 0.0000 0.0110          2.18123                                                   | 
|    mult/i_0/i_91/Z           XOR2_X1       Rise  0.3240 0.0250 0.0170 0.486806 0.894119 1.38093           1       100                    | 
|    mult/i_0/result[5]                      Rise  0.3240 0.0000                                                                           | 
|    mult/result[5]                          Rise  0.3240 0.0000                                                                           | 
|    outA/inp[5]                             Rise  0.3240 0.0000                                                                           | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.3240 0.0000 0.0170          0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.3570 0.0330 0.0080 0.360551 1.06234  1.42289           1       100                    | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.3570 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2760        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[6]/Q         DFF_X1        Fall  0.1780 0.1160 0.0270             5.91601  16.1549  22.0709           11      100      F             | 
|    regA/out[6]                             Fall  0.1780 0.0000                                                                                       | 
|    mult/inputA[6]                          Fall  0.1780 0.0000                                                                                       | 
|    mult/i_0/inputA[6]                      Fall  0.1780 0.0000                                                                                       | 
|    mult/i_0/i_390/A1         NAND4_X1      Fall  0.1780 0.0000 0.0270    -0.0010           1.52209                                                   | 
|    mult/i_0/i_390/ZN         NAND4_X1      Rise  0.2090 0.0310 0.0180             0.762714 2.9122   3.67492           2       100                    | 
|    mult/i_0/i_391/A2         NAND2_X1      Rise  0.2090 0.0000 0.0180                      1.6642                                                    | 
|    mult/i_0/i_391/ZN         NAND2_X1      Fall  0.2270 0.0180 0.0090             0.331731 2.36355  2.69528           1       100                    | 
|    mult/i_0/i_392/B          XOR2_X1       Fall  0.2270 0.0000 0.0090                      2.41145                                                   | 
|    mult/i_0/i_392/Z          XOR2_X1       Rise  0.2670 0.0400 0.0260             0.414324 2.94229  3.35661           2       100                    | 
|    mult/i_0/i_394/A1         NAND2_X1      Rise  0.2670 0.0000 0.0260                      1.59903                                                   | 
|    mult/i_0/i_394/ZN         NAND2_X1      Fall  0.2950 0.0280 0.0140             1.41218  4.58083  5.99302           3       100                    | 
|    mult/i_0/i_398/A2         NAND2_X1      Fall  0.2950 0.0000 0.0140                      1.50228                                                   | 
|    mult/i_0/i_398/ZN         NAND2_X1      Rise  0.3170 0.0220 0.0100             0.510581 2.12585  2.63643           1       100                    | 
|    mult/i_0/i_401/A          XNOR2_X1      Rise  0.3170 0.0000 0.0100                      2.23275                                                   | 
|    mult/i_0/i_401/ZN         XNOR2_X1      Fall  0.3300 0.0130 0.0070             0.288123 0.874832 1.16295           1       100                    | 
|    mult/i_0/result[13]                     Fall  0.3300 0.0000                                                                                       | 
|    mult/result[13]                         Fall  0.3300 0.0000                                                                                       | 
|    outB/inp[5]                             Fall  0.3300 0.0000                                                                                       | 
|    outB/i_0_7/A1             AND2_X1       Fall  0.3300 0.0000 0.0070                      0.874832                                                  | 
|    outB/i_0_7/ZN             AND2_X1       Fall  0.3570 0.0270 0.0050             0.198905 1.06234  1.26125           1       100                    | 
|    outB/out_reg[5]/D         DFF_X1        Fall  0.3570 0.0000 0.0050                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580 0.0000 0.0230          1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670 0.0090 0.0070 0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670 0.0000 0.0070          1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950 0.0280 0.0200 1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_201/A1         NAND2_X1      Rise  0.2950 0.0000 0.0200          1.59903                                                   | 
|    mult/i_0/i_201/ZN         NAND2_X1      Fall  0.3130 0.0180 0.0080 0.348938 2.18123  2.53017           1       100                    | 
|    mult/i_0/i_202/A          XOR2_X1       Fall  0.3130 0.0000 0.0080          2.18123                                                   | 
|    mult/i_0/i_202/Z          XOR2_X1       Rise  0.3360 0.0230 0.0160 0.292783 0.894119 1.1869            1       100                    | 
|    mult/i_0/result[7]                      Rise  0.3360 0.0000                                                                           | 
|    mult/result[7]                          Rise  0.3360 0.0000                                                                           | 
|    outA/inp[7]                             Rise  0.3360 0.0000                                                                           | 
|    outA/i_0_9/A2             AND2_X1       Rise  0.3360 0.0000 0.0160          0.97463                                                   | 
|    outA/i_0_9/ZN             AND2_X1       Rise  0.3690 0.0330 0.0080 0.375626 1.06234  1.43797           1       100                    | 
|    outA/out_reg[7]/D         DFF_X1        Rise  0.3690 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3690        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770  0.1150 0.0240             4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770  0.0000                                                                                       | 
|    mult/inputA[3]                          Fall  0.1770  0.0000                                                                                       | 
|    mult/i_0/inputA[3]                      Fall  0.1770  0.0000                                                                                       | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770  0.0000 0.0240                      1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050  0.0280 0.0120             0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050  0.0000 0.0120                      1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220  0.0170 0.0100             1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220  0.0000 0.0100                      1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580  0.0360 0.0230             1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580  0.0000 0.0230                      1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670  0.0090 0.0070             0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670  0.0000 0.0070                      1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950  0.0280 0.0200             1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_204/B1         AOI21_X1      Rise  0.2950  0.0000 0.0200                      1.647                                                     | 
|    mult/i_0/i_204/ZN         AOI21_X1      Fall  0.3140  0.0190 0.0070             0.216055 2.36817  2.58422           1       100                    | 
|    mult/i_0/i_203/B          XNOR2_X1      Fall  0.3140  0.0000 0.0070                      2.36817                                                   | 
|    mult/i_0/i_203/ZN         XNOR2_X1      Rise  0.3450  0.0310 0.0130             0.721566 0.894119 1.61569           1       100                    | 
|    mult/i_0/result[8]                      Rise  0.3450  0.0000                                                                                       | 
|    mult/result[8]                          Rise  0.3450  0.0000                                                                                       | 
|    outB/inp[0]                             Rise  0.3450  0.0000                                                                                       | 
|    outB/i_0_2/A2             AND2_X1       Rise  0.3430 -0.0020 0.0130    -0.0020           0.97463                                                   | 
|    outB/i_0_2/ZN             AND2_X1       Rise  0.3740  0.0310 0.0080             0.230999 1.06234  1.29334           1       100                    | 
|    outB/out_reg[0]/D         DFF_X1        Rise  0.3740  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0130 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.3740        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2950        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_165/B1         AOI21_X1      Rise  0.2580 0.0000 0.0230          1.647                                                     | 
|    mult/i_0/i_165/ZN         AOI21_X1      Fall  0.2790 0.0210 0.0100 0.75174  2.39772  3.14946           2       100                    | 
|    mult/i_0/i_167/A2         NAND2_X1      Fall  0.2790 0.0000 0.0100          1.50228                                                   | 
|    mult/i_0/i_167/ZN         NAND2_X1      Rise  0.3050 0.0260 0.0160 0.736667 4.58256  5.31923           3       100                    | 
|    mult/i_0/i_168/A2         NAND2_X1      Rise  0.3050 0.0000 0.0160          1.6642                                                    | 
|    mult/i_0/i_168/ZN         NAND2_X1      Fall  0.3220 0.0170 0.0080 0.245607 2.12585  2.37146           1       100                    | 
|    mult/i_0/i_169/A          XNOR2_X1      Fall  0.3220 0.0000 0.0080          2.12585                                                   | 
|    mult/i_0/i_169/ZN         XNOR2_X1      Rise  0.3460 0.0240 0.0110 0.233858 0.894119 1.12798           1       100                    | 
|    mult/i_0/result[6]                      Rise  0.3460 0.0000                                                                           | 
|    mult/result[6]                          Rise  0.3460 0.0000                                                                           | 
|    outA/inp[6]                             Rise  0.3460 0.0000                                                                           | 
|    outA/i_0_8/A2             AND2_X1       Rise  0.3460 0.0000 0.0110          0.97463                                                   | 
|    outA/i_0_8/ZN             AND2_X1       Rise  0.3770 0.0310 0.0080 0.345422 1.06234  1.40776           1       100                    | 
|    outA/out_reg[6]/D         DFF_X1        Rise  0.3770 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3770        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[7]/Q         DFF_X1        Fall  0.1770 0.1150 0.0260 6.07143  15.2742  21.3456           10      100      F             | 
|    regA/out[7]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[7]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[7]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_26/A1          NAND2_X1      Fall  0.1780 0.0010 0.0260          1.5292                                                    | 
|    mult/i_0/i_26/ZN          NAND2_X1      Rise  0.2110 0.0330 0.0200 1.40491  4.61368  6.01858           3       100                    | 
|    mult/i_0/i_2/A2           NAND3_X1      Rise  0.2110 0.0000 0.0200          1.62122                                                   | 
|    mult/i_0/i_2/ZN           NAND3_X1      Fall  0.2350 0.0240 0.0120 0.604006 1.54936  2.15337           1       100                    | 
|    mult/i_0/i_342/A          INV_X1        Fall  0.2350 0.0000 0.0120          1.54936                                                   | 
|    mult/i_0/i_342/ZN         INV_X1        Rise  0.2490 0.0140 0.0080 0.220043 1.41309  1.63314           1       100                    | 
|    mult/i_0/i_329/A1         NOR2_X1       Rise  0.2490 0.0000 0.0080          1.71447                                                   | 
|    mult/i_0/i_329/ZN         NOR2_X1       Fall  0.2590 0.0100 0.0050 0.479499 2.32158  2.80108           2       100                    | 
|    mult/i_0/i_323/A1         NAND2_X1      Fall  0.2590 0.0000 0.0050          1.5292                                                    | 
|    mult/i_0/i_323/ZN         NAND2_X1      Rise  0.2740 0.0150 0.0100 0.420043 2.42332  2.84336           2       100                    | 
|    mult/i_0/i_358/A2         AND2_X1       Rise  0.2740 0.0000 0.0100          0.97463                                                   | 
|    mult/i_0/i_358/ZN         AND2_X1       Rise  0.3090 0.0350 0.0110 0.395958 2.39772  2.79368           2       100                    | 
|    mult/i_0/i_360/A2         NAND2_X1      Rise  0.3090 0.0000 0.0110          1.6642                                                    | 
|    mult/i_0/i_360/ZN         NAND2_X1      Fall  0.3270 0.0180 0.0100 0.603154 3.05164  3.65479           2       100                    | 
|    mult/i_0/i_361/A2         NAND2_X1      Fall  0.3270 0.0000 0.0100          1.50228                                                   | 
|    mult/i_0/i_361/ZN         NAND2_X1      Rise  0.3470 0.0200 0.0110 0.60517  2.12585  2.73102           1       100                    | 
|    mult/i_0/i_366/A          XNOR2_X1      Rise  0.3470 0.0000 0.0110          2.23275                                                   | 
|    mult/i_0/i_366/ZN         XNOR2_X1      Fall  0.3600 0.0130 0.0070 0.237163 0.874832 1.11199           1       100                    | 
|    mult/i_0/result[12]                     Fall  0.3600 0.0000                                                                           | 
|    mult/result[12]                         Fall  0.3600 0.0000                                                                           | 
|    outB/inp[4]                             Fall  0.3600 0.0000                                                                           | 
|    outB/i_0_6/A1             AND2_X1       Fall  0.3600 0.0000 0.0070          0.874832                                                  | 
|    outB/i_0_6/ZN             AND2_X1       Fall  0.3870 0.0270 0.0050 0.199    1.06234  1.26134           1       100                    | 
|    outB/out_reg[4]/D         DFF_X1        Fall  0.3870 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3150        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580 0.0000 0.0230          1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670 0.0090 0.0070 0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670 0.0000 0.0070          1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950 0.0280 0.0200 1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_289/A3         NAND3_X1      Rise  0.2950 0.0000 0.0200          1.65038                                                   | 
|    mult/i_0/i_289/ZN         NAND3_X1      Fall  0.3240 0.0290 0.0160 0.829303 3.02364  3.85294           2       100                    | 
|    mult/i_0/i_288/A2         NAND2_X1      Fall  0.3240 0.0000 0.0160          1.50228                                                   | 
|    mult/i_0/i_288/ZN         NAND2_X1      Rise  0.3500 0.0260 0.0140 0.595784 3.57268  4.16846           2       100                    | 
|    mult/i_0/i_255/A          XNOR2_X1      Rise  0.3500 0.0000 0.0140          2.23275                                                   | 
|    mult/i_0/i_255/ZN         XNOR2_X1      Fall  0.3640 0.0140 0.0070 0.245892 0.894119 1.14001           1       100                    | 
|    mult/i_0/result[9]                      Fall  0.3640 0.0000                                                                           | 
|    mult/result[9]                          Fall  0.3640 0.0000                                                                           | 
|    outB/inp[1]                             Fall  0.3640 0.0000                                                                           | 
|    outB/i_0_3/A2             AND2_X1       Fall  0.3640 0.0000 0.0070          0.894119                                                  | 
|    outB/i_0_3/ZN             AND2_X1       Fall  0.3930 0.0290 0.0060 0.454936 1.06234  1.51728           1       100                    | 
|    outB/out_reg[1]/D         DFF_X1        Fall  0.3930 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0070 0.0730 | 
| data required time                       |  0.0730        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.0730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3200        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270             3.41243  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.1810 0.1160 0.0260             5.78249  16.161   21.9435           11      100      F             | 
|    regB/out[1]                             Fall  0.1810 0.0000                                                                                       | 
|    mult/inputB[1]                          Fall  0.1810 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Fall  0.1810 0.0000                                                                                       | 
|    mult/i_0/i_217/A1         NAND2_X1      Fall  0.1810 0.0000 0.0260    -0.0010           1.5292                                                    | 
|    mult/i_0/i_217/ZN         NAND2_X1      Rise  0.2150 0.0340 0.0200             1.17895  5.14844  6.32739           3       100                    | 
|    mult/i_0/i_215/A          XNOR2_X1      Rise  0.2150 0.0000 0.0200                      2.23275                                                   | 
|    mult/i_0/i_215/ZN         XNOR2_X1      Fall  0.2390 0.0240 0.0130             0.834407 3.58569  4.42009           2       100                    | 
|    mult/i_0/i_212/A          XNOR2_X1      Fall  0.2390 0.0000 0.0130                      2.12585                                                   | 
|    mult/i_0/i_212/ZN         XNOR2_X1      Rise  0.2810 0.0420 0.0180             1.30343  2.97377  4.2772            2       100                    | 
|    mult/i_0/i_211/A2         NOR2_X1       Rise  0.2810 0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_211/ZN         NOR2_X1       Fall  0.2990 0.0180 0.0100             0.603815 4.47763  5.08144           3       100                    | 
|    mult/i_0/i_259/A1         NAND2_X1      Fall  0.2990 0.0000 0.0100                      1.5292                                                    | 
|    mult/i_0/i_259/ZN         NAND2_X1      Rise  0.3180 0.0190 0.0120             0.516733 2.95929  3.47602           2       100                    | 
|    mult/i_0/i_313/B2         AOI21_X1      Rise  0.3180 0.0000 0.0120                      1.67685                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Fall  0.3430 0.0250 0.0150             0.65882  5.24802  5.90684           3       100                    | 
|    mult/i_0/i_295/A          XNOR2_X1      Fall  0.3430 0.0000 0.0150                      2.12585                                                   | 
|    mult/i_0/i_295/ZN         XNOR2_X1      Rise  0.3700 0.0270 0.0110             0.242059 0.894119 1.13618           1       100                    | 
|    mult/i_0/result[10]                     Rise  0.3700 0.0000                                                                                       | 
|    mult/result[10]                         Rise  0.3700 0.0000                                                                                       | 
|    outB/inp[2]                             Rise  0.3700 0.0000                                                                                       | 
|    outB/i_0_4/A2             AND2_X1       Rise  0.3700 0.0000 0.0110                      0.97463                                                   | 
|    outB/i_0_4/ZN             AND2_X1       Rise  0.4000 0.0300 0.0080             0.201025 1.06234  1.26337           1       100                    | 
|    outB/out_reg[2]/D         DFF_X1        Rise  0.4000 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0130 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3210        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41243  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Fall  0.1810 0.1170 0.0260 5.372    16.9898  22.3618           12      100      F             | 
|    regB/out[4]                             Fall  0.1810 0.0000                                                                           | 
|    mult/inputB[4]                          Fall  0.1810 0.0000                                                                           | 
|    mult/i_0/inputB[4]                      Fall  0.1810 0.0000                                                                           | 
|    mult/i_0/i_423/A1         NAND2_X1      Fall  0.1820 0.0010 0.0260          1.5292                                                    | 
|    mult/i_0/i_423/ZN         NAND2_X1      Rise  0.2030 0.0210 0.0120 0.20142  1.51857  1.71999           1       100                    | 
|    mult/i_0/i_418/A          OAI21_X1      Rise  0.2030 0.0000 0.0120          1.67072                                                   | 
|    mult/i_0/i_418/ZN         OAI21_X1      Fall  0.2240 0.0210 0.0110 1.00877  4.59507  5.60383           3       100                    | 
|    mult/i_0/i_427/A1         AOI22_X1      Fall  0.2240 0.0000 0.0110          1.50384                                                   | 
|    mult/i_0/i_427/ZN         AOI22_X1      Rise  0.2470 0.0230 0.0150 0.406886 1.54936  1.95625           1       100                    | 
|    mult/i_0/i_426/A          INV_X1        Rise  0.2470 0.0000 0.0150          1.70023                                                   | 
|    mult/i_0/i_426/ZN         INV_X1        Fall  0.2620 0.0150 0.0080 0.670911 4.40251  5.07342           3       100                    | 
|    mult/i_0/i_309/B          OAI211_X1     Fall  0.2620 0.0000 0.0080          1.49832                                                   | 
|    mult/i_0/i_309/ZN         OAI211_X1     Rise  0.2930 0.0310 0.0210 0.863345 4.60753  5.47088           3       100                    | 
|    mult/i_0/i_340/A1         NAND2_X1      Rise  0.2930 0.0000 0.0210          1.59903                                                   | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.3160 0.0230 0.0110 0.645436 3.89564  4.54107           3       100                    | 
|    mult/i_0/i_319/A1         NAND2_X1      Fall  0.3160 0.0000 0.0110          1.5292                                                    | 
|    mult/i_0/i_319/ZN         NAND2_X1      Rise  0.3370 0.0210 0.0130 0.927033 3.04777  3.9748            2       100                    | 
|    mult/i_0/i_316/A1         NAND2_X1      Rise  0.3370 0.0000 0.0130          1.59903                                                   | 
|    mult/i_0/i_316/ZN         NAND2_X1      Fall  0.3530 0.0160 0.0090 0.391092 2.36355  2.75464           1       100                    | 
|    mult/i_0/i_315/B          XOR2_X1       Fall  0.3530 0.0000 0.0090          2.41145                                                   | 
|    mult/i_0/i_315/Z          XOR2_X1       Rise  0.3810 0.0280 0.0160 0.164895 0.874832 1.03973           1       100                    | 
|    mult/i_0/result[11]                     Rise  0.3810 0.0000                                                                           | 
|    mult/result[11]                         Rise  0.3810 0.0000                                                                           | 
|    outB/inp[3]                             Rise  0.3810 0.0000                                                                           | 
|    outB/i_0_5/A1             AND2_X1       Rise  0.3810 0.0000 0.0160          0.918145                                                  | 
|    outB/i_0_5/ZN             AND2_X1       Rise  0.4130 0.0320 0.0080 0.267879 1.06234  1.33022           1       100                    | 
|    outB/out_reg[3]/D         DFF_X1        Rise  0.4130 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0130 0.0780 | 
| data required time                       |  0.0780        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.0780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3350        | 
-------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[7]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.292382 5        5.29238           1       100      F             | 
|    outB/out[7]                             Fall  0.1570 0.0000                                                                           | 
|    result[15]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[6]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.269172 5        5.26917           1       100      F             | 
|    outB/out[6]                             Fall  0.1570 0.0000                                                                           | 
|    result[14]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[5]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.458831 5        5.45883           1       100      F             | 
|    outB/out[5]                             Fall  0.1570 0.0000                                                                           | 
|    result[13]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[4]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.293626 5        5.29363           1       100      F             | 
|    outB/out[4]                             Fall  0.1570 0.0000                                                                           | 
|    result[12]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[3]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.494907 5        5.49491           1       100      F             | 
|    outB/out[3]                             Fall  0.1570 0.0000                                                                           | 
|    result[11]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[2]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.265826 5        5.26583           1       100      F             | 
|    outB/out[2]                             Fall  0.1570 0.0000                                                                           | 
|    result[10]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[1]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.19819  5        5.19819           1       100      F             | 
|    outB/out[1]                             Fall  0.1570 0.0000                                                                           | 
|    result[9]                               Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[0]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.458706 5        5.45871           1       100      F             | 
|    outB/out[0]                             Fall  0.1570 0.0000                                                                           | 
|    result[8]                               Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[6]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.193923 5        5.19392           1       100      F             | 
|    outA/out[6]                             Fall  0.1570  0.0000                                                                           | 
|    result[6]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[5]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.145968 5        5.14597           1       100      F             | 
|    outA/out[5]                             Fall  0.1570  0.0000                                                                           | 
|    result[5]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[2]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.257437 5        5.25744           1       100      F             | 
|    outA/out[2]                             Fall  0.1570  0.0000                                                                           | 
|    result[2]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[1]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.266588 5        5.26659           1       100      F             | 
|    outA/out[1]                             Fall  0.1570  0.0000                                                                           | 
|    result[1]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[7]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.576828 5        5.57683           1       100      F             | 
|    outA/out[7]                             Fall  0.1580  0.0000                                                                           | 
|    result[7]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[4]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.46603  5        5.46603           1       100      F             | 
|    outA/out[4]                             Fall  0.1580  0.0000                                                                           | 
|    result[4]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[3]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.442384 5        5.44238           1       100      F             | 
|    outA/out[3]                             Fall  0.1580  0.0000                                                                           | 
|    result[3]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99995  6.85152  9.85147           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[0]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.334991 5        5.33499           1       100      F             | 
|    outA/out[0]                             Fall  0.1580  0.0000                                                                           | 
|    result[0]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 352M, CVMEM - 1691M, PVMEM - 1870M)
 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                 Rise  0.2000 0.0000 0.1000 0.615851 0.894119 1.50997           1       100      c             | 
|    regB/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_2/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.236089 1.06234  1.29843           1       100                    | 
|    regB/out_reg[0]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1640        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                 Rise  0.2000 0.0000 0.1000 0.456649 0.894119 1.35077           1       100      c             | 
|    regB/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_6/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.303892 1.06234  1.36623           1       100                    | 
|    regB/out_reg[4]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                 Rise  0.2000 0.0000 0.1000 0.276261 0.894119 1.17038           1       100      c             | 
|    regB/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_7/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.153661 1.06234  1.216             1       100                    | 
|    regB/out_reg[5]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[5]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                 Rise  0.2000 0.0000 0.1000 0.614623 0.894119 1.50874           1       100      c             | 
|    regB/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_3/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.589151 1.06234  1.65149           1       100                    | 
|    regB/out_reg[1]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                 Rise  0.2000 0.0000 0.1000 0.395885 0.894119 1.29              1       100      c             | 
|    regB/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_4/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.546759 1.06234  1.6091            1       100                    | 
|    regB/out_reg[2]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                 Rise  0.2000 0.0000 0.1000 0.562809 0.894119 1.45693           1       100      c             | 
|    regA/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_5/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.276431 1.06234  1.33877           1       100                    | 
|    regA/out_reg[3]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                 Rise  0.2000 0.0000 0.1000 0.280247 0.894119 1.17437           1       100      c             | 
|    regA/inp[5]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_7/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.237266 1.06234  1.29961           1       100                    | 
|    regA/out_reg[5]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                 Rise  0.2000 0.0000 0.1000 0.392088 0.894119 1.28621           1       100      c             | 
|    regA/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_8/ZN     AND2_X1 Rise  0.2450 0.0450 0.0080 0.205289 1.06234  1.26763           1       100                    | 
|    regA/out_reg[6]/D DFF_X1  Rise  0.2450 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                 Rise  0.2000 0.0000 0.1000 0.201297 0.894119 1.09542           1       100      c             | 
|    regA/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_9/ZN     AND2_X1 Rise  0.2450 0.0450 0.0090 0.275028 1.06234  1.33737           1       100                    | 
|    regA/out_reg[7]/D DFF_X1  Rise  0.2450 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                 Rise  0.2000 0.0000 0.1000 0.452494 0.894119 1.34661           1       100      c             | 
|    regB/inp[3]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_5/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.380979 1.06234  1.44332           1       100                    | 
|    regB/out_reg[3]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[3]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                 Rise  0.2000 0.0000 0.1000 0.572781 0.894119 1.4669            1       100      c             | 
|    regB/inp[6]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_8/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_8/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.455542 1.06234  1.51788           1       100                    | 
|    regB/out_reg[6]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[6]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                 Rise  0.2000 0.0000 0.1000 0.209913 0.894119 1.10403           1       100      c             | 
|    regB/inp[7]               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regB/i_0_9/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.383049 1.06234  1.44539           1       100                    | 
|    regB/out_reg[7]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0660 0.0290 3.41242  7.59723  11.0096           8       100      FA   K        | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0660 0.0000 0.0290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0140 0.0800 | 
| data required time                       |  0.0800        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0800        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                 Rise  0.2000 0.0000 0.1000 0.21307  0.894119 1.10719           1       100      c             | 
|    regA/inp[0]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_2/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.563499 1.06234  1.62584           1       100                    | 
|    regA/out_reg[0]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                 Rise  0.2000 0.0000 0.1000 0.656801 0.894119 1.55092           1       100      c             | 
|    regA/inp[4]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_6/ZN     AND2_X1 Rise  0.2460 0.0460 0.0090 0.366307 1.06234  1.42865           1       100                    | 
|    regA/out_reg[4]/D DFF_X1  Rise  0.2460 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730 0.1110 0.0220 4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730 0.0000                                                                           | 
|    mult/inputA[0]                          Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/i_28/A2          AND2_X1       Fall  0.1740 0.0010 0.0220          0.894119                                                  | 
|    mult/i_0/i_28/ZN          AND2_X1       Fall  0.2130 0.0390 0.0070 1.36681  0.894119 2.26093           1       100                    | 
|    mult/i_0/result[0]                      Fall  0.2130 0.0000                                                                           | 
|    mult/result[0]                          Fall  0.2130 0.0000                                                                           | 
|    outA/inp[0]                             Fall  0.2130 0.0000                                                                           | 
|    outA/i_0_2/A2             AND2_X1       Fall  0.2130 0.0000 0.0070          0.894119                                                  | 
|    outA/i_0_2/ZN             AND2_X1       Fall  0.2420 0.0290 0.0060 0.320527 1.06234  1.38287           1       100                    | 
|    outA/out_reg[0]/D         DFF_X1        Fall  0.2420 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                 Rise  0.2000 0.0000 0.1000 0.19393  0.894119 1.08805           1       100      c             | 
|    regA/inp[1]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_3/ZN     AND2_X1 Rise  0.2470 0.0470 0.0090 0.683675 1.06234  1.74602           1       100                    | 
|    regA/out_reg[1]/D DFF_X1  Rise  0.2470 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                 Rise  0.2000 0.0000 0.1000 0.611413 0.894119 1.50553           1       100      c             | 
|    regA/inp[2]               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_4/A2     AND2_X1 Rise  0.2000 0.0000 0.1000          0.97463                                                   | 
|    regA/i_0_4/ZN     AND2_X1 Rise  0.2470 0.0470 0.0100 0.768018 1.06234  1.83036           1       100                    | 
|    regA/out_reg[2]/D DFF_X1  Rise  0.2470 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.57659  7.59723  10.1738           8       100      FA   K        | 
|    regA/out_reg[2]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0140 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[7]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
|    regB/out_reg[7]/Q         DFF_X1        Fall  0.1780 0.1140 0.0250 6.03419  14.6541  20.6883           10      100      F             | 
|    regB/out[7]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[7]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[7]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_410/A1         NAND3_X1      Fall  0.1790 0.0010 0.0250          1.56203                                                   | 
|    mult/i_0/i_410/ZN         NAND3_X1      Rise  0.2070 0.0280 0.0150 1.40149  2.3964   3.79789           2       100                    | 
|    mult/i_0/i_0/A2           NAND2_X1      Rise  0.2070 0.0000 0.0150          1.6642                                                    | 
|    mult/i_0/i_0/ZN           NAND2_X1      Fall  0.2200 0.0130 0.0060 0.162038 0.874832 1.03687           1       100                    | 
|    mult/i_0/result[15]                     Fall  0.2200 0.0000                                                                           | 
|    mult/result[15]                         Fall  0.2200 0.0000                                                                           | 
|    outB/inp[7]                             Fall  0.2200 0.0000                                                                           | 
|    outB/i_0_9/A1             AND2_X1       Fall  0.2200 0.0000 0.0060          0.874832                                                  | 
|    outB/i_0_9/ZN             AND2_X1       Fall  0.2460 0.0260 0.0050 0.22893  1.06234  1.29127           1       100                    | 
|    outB/out_reg[7]/D         DFF_X1        Fall  0.2460 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1740        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730 0.1110 0.0220 4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730 0.0000                                                                           | 
|    mult/inputA[0]                          Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/inputA[0]                      Fall  0.1730 0.0000                                                                           | 
|    mult/i_0/i_32/A2          NAND2_X1      Fall  0.1740 0.0010 0.0220          1.50228                                                   | 
|    mult/i_0/i_32/ZN          NAND2_X1      Rise  0.2020 0.0280 0.0150 0.790892 2.97377  3.76466           2       100                    | 
|    mult/i_0/i_35/B2          AOI21_X1      Rise  0.2020 0.0000 0.0150          1.67685                                                   | 
|    mult/i_0/i_35/ZN          AOI21_X1      Fall  0.2190 0.0170 0.0080 1.11521  0.894119 2.00933           1       100                    | 
|    mult/i_0/result[1]                      Fall  0.2190 0.0000                                                                           | 
|    mult/result[1]                          Fall  0.2190 0.0000                                                                           | 
|    outA/inp[1]                             Fall  0.2190 0.0000                                                                           | 
|    outA/i_0_3/A2             AND2_X1       Fall  0.2190 0.0000 0.0080          0.894119                                                  | 
|    outA/i_0_3/ZN             AND2_X1       Fall  0.2500 0.0310 0.0070 1.04108  1.06234  2.10342           1       100                    | 
|    outA/out_reg[1]/D         DFF_X1        Fall  0.2500 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1760        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[1]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[1]/Q         DFF_X1        Fall  0.1750  0.1130 0.0230             4.67928  14.4118  19.0911           10      100      F             | 
|    regA/out[1]                             Fall  0.1750  0.0000                                                                                       | 
|    mult/inputA[1]                          Fall  0.1750  0.0000                                                                                       | 
|    mult/i_0/inputA[1]                      Fall  0.1750  0.0000                                                                                       | 
|    mult/i_0/i_40/A3          NAND3_X1      Fall  0.1760  0.0010 0.0230                      1.48627                                                   | 
|    mult/i_0/i_40/ZN          NAND3_X1      Rise  0.2060  0.0300 0.0130             0.490828 2.32166  2.81248           2       100                    | 
|    mult/i_0/i_38/A1          AND2_X1       Rise  0.2060  0.0000 0.0130                      0.918145                                                  | 
|    mult/i_0/i_38/ZN          AND2_X1       Rise  0.2450  0.0390 0.0140             0.728531 3.68418  4.41271           2       100                    | 
|    mult/i_0/i_36/A           XNOR2_X1      Rise  0.2450  0.0000 0.0140                      2.23275                                                   | 
|    mult/i_0/i_36/ZN          XNOR2_X1      Fall  0.2610  0.0160 0.0090             1.28019  0.894119 2.17431           1       100                    | 
|    mult/i_0/result[2]                      Fall  0.2610  0.0000                                                                                       | 
|    mult/result[2]                          Fall  0.2610  0.0000                                                                                       | 
|    outA/inp[2]                             Fall  0.2610  0.0000                                                                                       | 
|    outA/i_0_4/A2             AND2_X1       Fall  0.2600 -0.0010 0.0090    -0.0010           0.894119                                                  | 
|    outA/i_0_4/ZN             AND2_X1       Fall  0.2920  0.0320 0.0070             1.29295  1.06234  2.35529           1       100                    | 
|    outA/out_reg[2]/D         DFF_X1        Fall  0.2920  0.0000 0.0070                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.2920        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2180        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[6]/D 
  
 Path Start Point : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468   6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                            | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000           1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242   6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    regB/out_reg[7]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270           0.949653                                    F             | 
|    regB/out_reg[7]/Q         DFF_X1        Fall  0.1780 0.1140 0.0250 6.03419   14.6541  20.6883           10      100      F             | 
|    regB/out[7]                             Fall  0.1780 0.0000                                                                            | 
|    mult/inputB[7]                          Fall  0.1780 0.0000                                                                            | 
|    mult/i_0/inputB[7]                      Fall  0.1780 0.0000                                                                            | 
|    mult/i_0/i_410/A1         NAND3_X1      Fall  0.1790 0.0010 0.0250           1.56203                                                   | 
|    mult/i_0/i_410/ZN         NAND3_X1      Rise  0.2070 0.0280 0.0150 1.40149   2.3964   3.79789           2       100                    | 
|    mult/i_0/i_408/A2         AND2_X1       Rise  0.2070 0.0000 0.0150           0.97463                                                   | 
|    mult/i_0/i_408/ZN         AND2_X1       Rise  0.2460 0.0390 0.0130 0.881304  2.97841  3.85971           2       100                    | 
|    mult/i_0/i_404/B1         OAI21_X1      Rise  0.2460 0.0000 0.0130           1.66205                                                   | 
|    mult/i_0/i_404/ZN         OAI21_X1      Fall  0.2610 0.0150 0.0060 0.297558  1.54936  1.84692           1       100                    | 
|    mult/i_0/i_403/A          INV_X1        Fall  0.2610 0.0000 0.0060           1.54936                                                   | 
|    mult/i_0/i_403/ZN         INV_X1        Rise  0.2700 0.0090 0.0050 0.0073601 0.874832 0.882192          1       100                    | 
|    mult/i_0/result[14]                     Rise  0.2700 0.0000                                                                            | 
|    mult/result[14]                         Rise  0.2700 0.0000                                                                            | 
|    outB/inp[6]                             Rise  0.2700 0.0000                                                                            | 
|    outB/i_0_8/A1             AND2_X1       Rise  0.2700 0.0000 0.0050           0.918145                                                  | 
|    outB/i_0_8/ZN             AND2_X1       Rise  0.2970 0.0270 0.0080 0.224212  1.06234  1.28655           1       100                    | 
|    outB/out_reg[6]/D         DFF_X1        Rise  0.2970 0.0000 0.0080           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0130 0.0780 | 
| data required time                       |  0.0780        | 
|                                          |                | 
| data arrival time                        |  0.2970        | 
| data required time                       | -0.0780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2190        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[0]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[0]/Q         DFF_X1        Fall  0.1730  0.1110 0.0220             4.76432  12.9815  17.7458           9       100      F             | 
|    regA/out[0]                             Fall  0.1730  0.0000                                                                                       | 
|    mult/inputA[0]                          Fall  0.1730  0.0000                                                                                       | 
|    mult/i_0/inputA[0]                      Fall  0.1730  0.0000                                                                                       | 
|    mult/i_0/i_30/A           INV_X1        Fall  0.1740  0.0010 0.0220                      1.54936                                                   | 
|    mult/i_0/i_30/ZN          INV_X1        Rise  0.2080  0.0340 0.0210             3.08714  4.66712  7.75425           3       100                    | 
|    mult/i_0/i_43/B2          OAI21_X1      Rise  0.2080  0.0000 0.0210                      1.57189                                                   | 
|    mult/i_0/i_43/ZN          OAI21_X1      Fall  0.2320  0.0240 0.0080             0.380399 3.02085  3.40125           2       100                    | 
|    mult/i_0/i_48/A           OAI21_X1      Fall  0.2320  0.0000 0.0080                      1.51857                                                   | 
|    mult/i_0/i_48/ZN          OAI21_X1      Rise  0.2560  0.0240 0.0160             0.324642 3.77347  4.09812           2       100                    | 
|    mult/i_0/i_64/B           XOR2_X1       Rise  0.2560  0.0000 0.0160                      2.36355                                                   | 
|    mult/i_0/i_64/Z           XOR2_X1       Fall  0.2750  0.0190 0.0090             1.67628  0.894119 2.5704            1       100                    | 
|    mult/i_0/result[3]                      Fall  0.2750  0.0000                                                                                       | 
|    mult/result[3]                          Fall  0.2750  0.0000                                                                                       | 
|    outA/inp[3]                             Fall  0.2750  0.0000                                                                                       | 
|    outA/i_0_5/A2             AND2_X1       Fall  0.2740 -0.0010 0.0090    -0.0010           0.894119                                                  | 
|    outA/i_0_5/ZN             AND2_X1       Fall  0.3050  0.0310 0.0060             0.699557 1.06234  1.7619            1       100                    | 
|    outA/out_reg[3]/D         DFF_X1        Fall  0.3050  0.0000 0.0060                      1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0070 0.0740 | 
| data required time                       |  0.0740        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.0740        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2310        | 
-------------------------------------------------------------


 Timing Path to outB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    outB/en                               Rise  0.2000 0.0000                                                                           | 
|    outB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    outB/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.375218 0.841652 1.21687           1       100                    | 
|    outB/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    outB/clk                               Rise  0.0000 0.0000                                                                          | 
|    outB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2350         | 
--------------------------------------------------------------


 Timing Path to regA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    regA/en                               Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regA/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.387022 0.841652 1.22867           1       100                    | 
|    regA/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    regA/clk                               Rise  0.0000 0.0000                                                                          | 
|    regA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2350         | 
--------------------------------------------------------------


 Timing Path to regB/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : regB/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    regB/en                               Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    regB/i_0_0/ZN           OR2_X1        Rise  0.2320 0.0320 0.0090 0.385634 0.841652 1.22729           1       100                    | 
|    regB/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2320 0.0000 0.0090          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    regB/clk                               Rise  0.0000 0.0000                                                                          | 
|    regB/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| library hold check                       | -0.0040 -0.0040 | 
| data required time                       | -0.0040         | 
|                                          |                 | 
| data arrival time                        |  0.2320         | 
| data required time                       |  0.0040         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2360         | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[4]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.1780 0.1130 0.0230 4.7662   14.7298  19.496            11      100      F             | 
|    regB/out[0]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_59/A1          NAND2_X1      Fall  0.1790 0.0010 0.0230          1.5292                                                    | 
|    mult/i_0/i_59/ZN          NAND2_X1      Rise  0.2010 0.0220 0.0120 0.7953   1.40993  2.20523           1       100                    | 
|    mult/i_0/i_60/B2          AOI21_X1      Rise  0.2010 0.0000 0.0120          1.67685                                                   | 
|    mult/i_0/i_60/ZN          AOI21_X1      Fall  0.2190 0.0180 0.0090 0.513245 2.39772  2.91097           2       100                    | 
|    mult/i_0/i_62/A2          NAND2_X1      Fall  0.2190 0.0000 0.0090          1.50228                                                   | 
|    mult/i_0/i_62/ZN          NAND2_X1      Rise  0.2400 0.0210 0.0120 0.364444 2.9491   3.31354           2       100                    | 
|    mult/i_0/i_84/B1          AOI21_X1      Rise  0.2400 0.0000 0.0120          1.647                                                     | 
|    mult/i_0/i_84/ZN          AOI21_X1      Fall  0.2620 0.0220 0.0090 1.40352  3.67521  5.07873           2       100                    | 
|    mult/i_0/i_65/A           XNOR2_X1      Fall  0.2620 0.0000 0.0090          2.12585                                                   | 
|    mult/i_0/i_65/ZN          XNOR2_X1      Rise  0.2870 0.0250 0.0120 0.369453 0.894119 1.26357           1       100                    | 
|    mult/i_0/result[4]                      Rise  0.2870 0.0000                                                                           | 
|    mult/result[4]                          Rise  0.2870 0.0000                                                                           | 
|    outA/inp[4]                             Rise  0.2870 0.0000                                                                           | 
|    outA/i_0_6/A2             AND2_X1       Rise  0.2870 0.0000 0.0120          0.97463                                                   | 
|    outA/i_0_6/ZN             AND2_X1       Rise  0.3180 0.0310 0.0080 0.225825 1.06234  1.28817           1       100                    | 
|    outA/out_reg[4]/D         DFF_X1        Rise  0.3180 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3180        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2370        | 
-------------------------------------------------------------


 Timing Path to outA/clk_gate_out_reg/E 
  
 Path Start Point : en 
 Path End Point   : outA/clk_gate_out_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.1000 2.28821  3.16954  5.45775           4       100      c             | 
|    outA/en                               Rise  0.2000 0.0000                                                                           | 
|    outA/i_0_0/A1           OR2_X1        Rise  0.2000 0.0000 0.1000          0.946814                                                  | 
|    outA/i_0_0/ZN           OR2_X1        Rise  0.2400 0.0400 0.0140 2.92755  0.841652 3.7692            1       100                    | 
|    outA/clk_gate_out_reg/E CLKGATETST_X1 Rise  0.2400 0.0000 0.0140          0.87798                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/clk_gate_out_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
|    outA/clk                               Rise  0.0000 0.0000                                                                          | 
|    outA/clk_gate_out_reg/CK CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                     FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| target clock propagated network latency  |  0.0010  0.0010 | 
| library hold check                       | -0.0040 -0.0030 | 
| data required time                       | -0.0030         | 
|                                          |                 | 
| data arrival time                        |  0.2400         | 
| data required time                       |  0.0030         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.2430         | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[0]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270          0.949653                                    F             | 
|    regB/out_reg[0]/Q         DFF_X1        Fall  0.1780 0.1130 0.0230 4.7662   14.7298  19.496            11      100      F             | 
|    regB/out[0]                             Fall  0.1780 0.0000                                                                           | 
|    mult/inputB[0]                          Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/inputB[0]                      Fall  0.1780 0.0000                                                                           | 
|    mult/i_0/i_59/A1          NAND2_X1      Fall  0.1790 0.0010 0.0230          1.5292                                                    | 
|    mult/i_0/i_59/ZN          NAND2_X1      Rise  0.2010 0.0220 0.0120 0.7953   1.40993  2.20523           1       100                    | 
|    mult/i_0/i_60/B2          AOI21_X1      Rise  0.2010 0.0000 0.0120          1.67685                                                   | 
|    mult/i_0/i_60/ZN          AOI21_X1      Fall  0.2190 0.0180 0.0090 0.513245 2.39772  2.91097           2       100                    | 
|    mult/i_0/i_62/A2          NAND2_X1      Fall  0.2190 0.0000 0.0090          1.50228                                                   | 
|    mult/i_0/i_62/ZN          NAND2_X1      Rise  0.2400 0.0210 0.0120 0.364444 2.9491   3.31354           2       100                    | 
|    mult/i_0/i_84/B1          AOI21_X1      Rise  0.2400 0.0000 0.0120          1.647                                                     | 
|    mult/i_0/i_84/ZN          AOI21_X1      Fall  0.2620 0.0220 0.0090 1.40352  3.67521  5.07873           2       100                    | 
|    mult/i_0/i_83/A           INV_X1        Fall  0.2620 0.0000 0.0090          1.54936                                                   | 
|    mult/i_0/i_83/ZN          INV_X1        Rise  0.2740 0.0120 0.0070 0.239713 1.40993  1.64964           1       100                    | 
|    mult/i_0/i_93/B2          AOI21_X1      Rise  0.2740 0.0000 0.0070          1.67685                                                   | 
|    mult/i_0/i_93/ZN          AOI21_X1      Fall  0.2990 0.0250 0.0110 1.89879  5.1967   7.09549           3       100                    | 
|    mult/i_0/i_91/A           XOR2_X1       Fall  0.2990 0.0000 0.0110          2.18123                                                   | 
|    mult/i_0/i_91/Z           XOR2_X1       Rise  0.3240 0.0250 0.0170 0.486806 0.894119 1.38093           1       100                    | 
|    mult/i_0/result[5]                      Rise  0.3240 0.0000                                                                           | 
|    mult/result[5]                          Rise  0.3240 0.0000                                                                           | 
|    outA/inp[5]                             Rise  0.3240 0.0000                                                                           | 
|    outA/i_0_7/A2             AND2_X1       Rise  0.3240 0.0000 0.0170          0.97463                                                   | 
|    outA/i_0_7/ZN             AND2_X1       Rise  0.3570 0.0330 0.0080 0.360551 1.06234  1.42289           1       100                    | 
|    outA/out_reg[5]/D         DFF_X1        Rise  0.3570 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2760        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[5]/D 
  
 Path Start Point : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regA/out_reg[6]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[6]/Q         DFF_X1        Fall  0.1780 0.1160 0.0270             5.91601  16.1549  22.0709           11      100      F             | 
|    regA/out[6]                             Fall  0.1780 0.0000                                                                                       | 
|    mult/inputA[6]                          Fall  0.1780 0.0000                                                                                       | 
|    mult/i_0/inputA[6]                      Fall  0.1780 0.0000                                                                                       | 
|    mult/i_0/i_390/A1         NAND4_X1      Fall  0.1780 0.0000 0.0270    -0.0010           1.52209                                                   | 
|    mult/i_0/i_390/ZN         NAND4_X1      Rise  0.2090 0.0310 0.0180             0.762714 2.9122   3.67492           2       100                    | 
|    mult/i_0/i_391/A2         NAND2_X1      Rise  0.2090 0.0000 0.0180                      1.6642                                                    | 
|    mult/i_0/i_391/ZN         NAND2_X1      Fall  0.2270 0.0180 0.0090             0.331731 2.36355  2.69528           1       100                    | 
|    mult/i_0/i_392/B          XOR2_X1       Fall  0.2270 0.0000 0.0090                      2.41145                                                   | 
|    mult/i_0/i_392/Z          XOR2_X1       Rise  0.2670 0.0400 0.0260             0.414324 2.94229  3.35661           2       100                    | 
|    mult/i_0/i_394/A1         NAND2_X1      Rise  0.2670 0.0000 0.0260                      1.59903                                                   | 
|    mult/i_0/i_394/ZN         NAND2_X1      Fall  0.2950 0.0280 0.0140             1.41218  4.58083  5.99302           3       100                    | 
|    mult/i_0/i_398/A2         NAND2_X1      Fall  0.2950 0.0000 0.0140                      1.50228                                                   | 
|    mult/i_0/i_398/ZN         NAND2_X1      Rise  0.3170 0.0220 0.0100             0.510581 2.12585  2.63643           1       100                    | 
|    mult/i_0/i_401/A          XNOR2_X1      Rise  0.3170 0.0000 0.0100                      2.23275                                                   | 
|    mult/i_0/i_401/ZN         XNOR2_X1      Fall  0.3300 0.0130 0.0070             0.288123 0.874832 1.16295           1       100                    | 
|    mult/i_0/result[13]                     Fall  0.3300 0.0000                                                                                       | 
|    mult/result[13]                         Fall  0.3300 0.0000                                                                                       | 
|    outB/inp[5]                             Fall  0.3300 0.0000                                                                                       | 
|    outB/i_0_7/A1             AND2_X1       Fall  0.3300 0.0000 0.0070                      0.874832                                                  | 
|    outB/i_0_7/ZN             AND2_X1       Fall  0.3570 0.0270 0.0050             0.198905 1.06234  1.26125           1       100                    | 
|    outB/out_reg[5]/D         DFF_X1        Fall  0.3570 0.0000 0.0050                      1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.3570        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2850        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580 0.0000 0.0230          1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670 0.0090 0.0070 0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670 0.0000 0.0070          1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950 0.0280 0.0200 1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_201/A1         NAND2_X1      Rise  0.2950 0.0000 0.0200          1.59903                                                   | 
|    mult/i_0/i_201/ZN         NAND2_X1      Fall  0.3130 0.0180 0.0080 0.348938 2.18123  2.53017           1       100                    | 
|    mult/i_0/i_202/A          XOR2_X1       Fall  0.3130 0.0000 0.0080          2.18123                                                   | 
|    mult/i_0/i_202/Z          XOR2_X1       Rise  0.3360 0.0230 0.0160 0.292783 0.894119 1.1869            1       100                    | 
|    mult/i_0/result[7]                      Rise  0.3360 0.0000                                                                           | 
|    mult/result[7]                          Rise  0.3360 0.0000                                                                           | 
|    outA/inp[7]                             Rise  0.3360 0.0000                                                                           | 
|    outA/i_0_9/A2             AND2_X1       Rise  0.3360 0.0000 0.0160          0.97463                                                   | 
|    outA/i_0_9/ZN             AND2_X1       Rise  0.3690 0.0330 0.0080 0.375626 1.06234  1.43797           1       100                    | 
|    outA/out_reg[7]/D         DFF_X1        Rise  0.3690 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3690        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2880        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[0]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000  0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000  0.0000 0.1000                      1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620  0.0620 0.0260             2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                                            | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620  0.0000 0.0260                      0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770  0.1150 0.0240             4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770  0.0000                                                                                       | 
|    mult/inputA[3]                          Fall  0.1770  0.0000                                                                                       | 
|    mult/i_0/inputA[3]                      Fall  0.1770  0.0000                                                                                       | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770  0.0000 0.0240                      1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050  0.0280 0.0120             0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050  0.0000 0.0120                      1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220  0.0170 0.0100             1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220  0.0000 0.0100                      1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580  0.0360 0.0230             1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580  0.0000 0.0230                      1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670  0.0090 0.0070             0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670  0.0000 0.0070                      1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950  0.0280 0.0200             1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_204/B1         AOI21_X1      Rise  0.2950  0.0000 0.0200                      1.647                                                     | 
|    mult/i_0/i_204/ZN         AOI21_X1      Fall  0.3140  0.0190 0.0070             0.216055 2.36817  2.58422           1       100                    | 
|    mult/i_0/i_203/B          XNOR2_X1      Fall  0.3140  0.0000 0.0070                      2.36817                                                   | 
|    mult/i_0/i_203/ZN         XNOR2_X1      Rise  0.3450  0.0310 0.0130             0.721566 0.894119 1.61569           1       100                    | 
|    mult/i_0/result[8]                      Rise  0.3450  0.0000                                                                                       | 
|    mult/result[8]                          Rise  0.3450  0.0000                                                                                       | 
|    outB/inp[0]                             Rise  0.3450  0.0000                                                                                       | 
|    outB/i_0_2/A2             AND2_X1       Rise  0.3430 -0.0020 0.0130    -0.0020           0.97463                                                   | 
|    outB/i_0_2/ZN             AND2_X1       Rise  0.3740  0.0310 0.0080             0.230999 1.06234  1.29334           1       100                    | 
|    outB/out_reg[0]/D         DFF_X1        Rise  0.3740  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0130 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.3740        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2950        | 
-------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_165/B1         AOI21_X1      Rise  0.2580 0.0000 0.0230          1.647                                                     | 
|    mult/i_0/i_165/ZN         AOI21_X1      Fall  0.2790 0.0210 0.0100 0.75174  2.39772  3.14946           2       100                    | 
|    mult/i_0/i_167/A2         NAND2_X1      Fall  0.2790 0.0000 0.0100          1.50228                                                   | 
|    mult/i_0/i_167/ZN         NAND2_X1      Rise  0.3050 0.0260 0.0160 0.736667 4.58256  5.31923           3       100                    | 
|    mult/i_0/i_168/A2         NAND2_X1      Rise  0.3050 0.0000 0.0160          1.6642                                                    | 
|    mult/i_0/i_168/ZN         NAND2_X1      Fall  0.3220 0.0170 0.0080 0.245607 2.12585  2.37146           1       100                    | 
|    mult/i_0/i_169/A          XNOR2_X1      Fall  0.3220 0.0000 0.0080          2.12585                                                   | 
|    mult/i_0/i_169/ZN         XNOR2_X1      Rise  0.3460 0.0240 0.0110 0.233858 0.894119 1.12798           1       100                    | 
|    mult/i_0/result[6]                      Rise  0.3460 0.0000                                                                           | 
|    mult/result[6]                          Rise  0.3460 0.0000                                                                           | 
|    outA/inp[6]                             Rise  0.3460 0.0000                                                                           | 
|    outA/i_0_8/A2             AND2_X1       Rise  0.3460 0.0000 0.0110          0.97463                                                   | 
|    outA/i_0_8/ZN             AND2_X1       Rise  0.3770 0.0310 0.0080 0.345422 1.06234  1.40776           1       100                    | 
|    outA/out_reg[6]/D         DFF_X1        Rise  0.3770 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  7.2488   12.5535           4       100      c    K        | 
|    outA/clk                                Rise  0.0000 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000                      1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0660 0.0650 0.0280             2.99994  7.59723  10.5972           8       100      FA   K        | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0670 0.0010 0.0280    0.0010            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0670 0.0670 | 
| library hold check                       |  0.0140 0.0810 | 
| data required time                       |  0.0810        | 
|                                          |                | 
| data arrival time                        |  0.3770        | 
| data required time                       | -0.0810        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.2960        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[4]/D 
  
 Path Start Point : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[7]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[7]/Q         DFF_X1        Fall  0.1770 0.1150 0.0260 6.07143  15.2742  21.3456           10      100      F             | 
|    regA/out[7]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[7]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[7]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_26/A1          NAND2_X1      Fall  0.1780 0.0010 0.0260          1.5292                                                    | 
|    mult/i_0/i_26/ZN          NAND2_X1      Rise  0.2110 0.0330 0.0200 1.40491  4.61368  6.01858           3       100                    | 
|    mult/i_0/i_2/A2           NAND3_X1      Rise  0.2110 0.0000 0.0200          1.62122                                                   | 
|    mult/i_0/i_2/ZN           NAND3_X1      Fall  0.2350 0.0240 0.0120 0.604006 1.54936  2.15337           1       100                    | 
|    mult/i_0/i_342/A          INV_X1        Fall  0.2350 0.0000 0.0120          1.54936                                                   | 
|    mult/i_0/i_342/ZN         INV_X1        Rise  0.2490 0.0140 0.0080 0.220043 1.41309  1.63314           1       100                    | 
|    mult/i_0/i_329/A1         NOR2_X1       Rise  0.2490 0.0000 0.0080          1.71447                                                   | 
|    mult/i_0/i_329/ZN         NOR2_X1       Fall  0.2590 0.0100 0.0050 0.479499 2.32158  2.80108           2       100                    | 
|    mult/i_0/i_323/A1         NAND2_X1      Fall  0.2590 0.0000 0.0050          1.5292                                                    | 
|    mult/i_0/i_323/ZN         NAND2_X1      Rise  0.2740 0.0150 0.0100 0.420043 2.42332  2.84336           2       100                    | 
|    mult/i_0/i_358/A2         AND2_X1       Rise  0.2740 0.0000 0.0100          0.97463                                                   | 
|    mult/i_0/i_358/ZN         AND2_X1       Rise  0.3090 0.0350 0.0110 0.395958 2.39772  2.79368           2       100                    | 
|    mult/i_0/i_360/A2         NAND2_X1      Rise  0.3090 0.0000 0.0110          1.6642                                                    | 
|    mult/i_0/i_360/ZN         NAND2_X1      Fall  0.3270 0.0180 0.0100 0.603154 3.05164  3.65479           2       100                    | 
|    mult/i_0/i_361/A2         NAND2_X1      Fall  0.3270 0.0000 0.0100          1.50228                                                   | 
|    mult/i_0/i_361/ZN         NAND2_X1      Rise  0.3470 0.0200 0.0110 0.60517  2.12585  2.73102           1       100                    | 
|    mult/i_0/i_366/A          XNOR2_X1      Rise  0.3470 0.0000 0.0110          2.23275                                                   | 
|    mult/i_0/i_366/ZN         XNOR2_X1      Fall  0.3600 0.0130 0.0070 0.237163 0.874832 1.11199           1       100                    | 
|    mult/i_0/result[12]                     Fall  0.3600 0.0000                                                                           | 
|    mult/result[12]                         Fall  0.3600 0.0000                                                                           | 
|    outB/inp[4]                             Fall  0.3600 0.0000                                                                           | 
|    outB/i_0_6/A1             AND2_X1       Fall  0.3600 0.0000 0.0070          0.874832                                                  | 
|    outB/i_0_6/ZN             AND2_X1       Fall  0.3870 0.0270 0.0050 0.199    1.06234  1.26134           1       100                    | 
|    outB/out_reg[4]/D         DFF_X1        Fall  0.3870 0.0000 0.0050          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0070 0.0720 | 
| data required time                       |  0.0720        | 
|                                          |                | 
| data arrival time                        |  0.3870        | 
| data required time                       | -0.0720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3150        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[1]/D 
  
 Path Start Point : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regA/clk                                Rise  0.0000 0.0000                                                                           | 
|    regA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0620 0.0620 0.0260 2.57659  6.85152  9.42811           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regA/out_reg[3]/CK        DFF_X1        Rise  0.0620 0.0000 0.0260          0.949653                                    F             | 
|    regA/out_reg[3]/Q         DFF_X1        Fall  0.1770 0.1150 0.0240 4.64525  15.9668  20.6121           11      100      F             | 
|    regA/out[3]                             Fall  0.1770 0.0000                                                                           | 
|    mult/inputA[3]                          Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/inputA[3]                      Fall  0.1770 0.0000                                                                           | 
|    mult/i_0/i_49/A2          NAND4_X1      Fall  0.1770 0.0000 0.0240          1.5353                                                    | 
|    mult/i_0/i_49/ZN          NAND4_X1      Rise  0.2050 0.0280 0.0120 0.597728 1.54936  2.14709           1       100                    | 
|    mult/i_0/i_58/A           INV_X1        Rise  0.2050 0.0000 0.0120          1.70023                                                   | 
|    mult/i_0/i_58/ZN          INV_X1        Fall  0.2220 0.0170 0.0100 1.63395  6.01064  7.64459           4       100                    | 
|    mult/i_0/i_113/A3         NAND3_X1      Fall  0.2220 0.0000 0.0100          1.48627                                                   | 
|    mult/i_0/i_113/ZN         NAND3_X1      Rise  0.2580 0.0360 0.0230 1.88448  6.0786   7.96308           4       100                    | 
|    mult/i_0/i_126/A          INV_X1        Rise  0.2580 0.0000 0.0230          1.70023                                                   | 
|    mult/i_0/i_126/ZN         INV_X1        Fall  0.2670 0.0090 0.0070 0.213624 1.52898  1.7426            1       100                    | 
|    mult/i_0/i_199/A2         NAND3_X1      Fall  0.2670 0.0000 0.0070          1.52898                                                   | 
|    mult/i_0/i_199/ZN         NAND3_X1      Rise  0.2950 0.0280 0.0200 1.85626  4.46229  6.31855           3       100                    | 
|    mult/i_0/i_289/A3         NAND3_X1      Rise  0.2950 0.0000 0.0200          1.65038                                                   | 
|    mult/i_0/i_289/ZN         NAND3_X1      Fall  0.3240 0.0290 0.0160 0.829303 3.02364  3.85294           2       100                    | 
|    mult/i_0/i_288/A2         NAND2_X1      Fall  0.3240 0.0000 0.0160          1.50228                                                   | 
|    mult/i_0/i_288/ZN         NAND2_X1      Rise  0.3500 0.0260 0.0140 0.595784 3.57268  4.16846           2       100                    | 
|    mult/i_0/i_255/A          XNOR2_X1      Rise  0.3500 0.0000 0.0140          2.23275                                                   | 
|    mult/i_0/i_255/ZN         XNOR2_X1      Fall  0.3640 0.0140 0.0070 0.245892 0.894119 1.14001           1       100                    | 
|    mult/i_0/result[9]                      Fall  0.3640 0.0000                                                                           | 
|    mult/result[9]                          Fall  0.3640 0.0000                                                                           | 
|    outB/inp[1]                             Fall  0.3640 0.0000                                                                           | 
|    outB/i_0_3/A2             AND2_X1       Fall  0.3640 0.0000 0.0070          0.894119                                                  | 
|    outB/i_0_3/ZN             AND2_X1       Fall  0.3930 0.0290 0.0060 0.454936 1.06234  1.51728           1       100                    | 
|    outB/out_reg[1]/D         DFF_X1        Fall  0.3930 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0070 0.0730 | 
| data required time                       |  0.0730        | 
|                                          |                | 
| data arrival time                        |  0.3930        | 
| data required time                       | -0.0730        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3200        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[2]/D 
  
 Path Start Point : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000             5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                                       | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000                      1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270             3.41242  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                                           | 
|    regB/out_reg[1]/CK        DFF_X1        Rise  0.0650 0.0010 0.0270                      0.949653                                    F             | 
|    regB/out_reg[1]/Q         DFF_X1        Fall  0.1810 0.1160 0.0260             5.78249  16.161   21.9435           11      100      F             | 
|    regB/out[1]                             Fall  0.1810 0.0000                                                                                       | 
|    mult/inputB[1]                          Fall  0.1810 0.0000                                                                                       | 
|    mult/i_0/inputB[1]                      Fall  0.1810 0.0000                                                                                       | 
|    mult/i_0/i_217/A1         NAND2_X1      Fall  0.1810 0.0000 0.0260    -0.0010           1.5292                                                    | 
|    mult/i_0/i_217/ZN         NAND2_X1      Rise  0.2150 0.0340 0.0200             1.17895  5.14844  6.32739           3       100                    | 
|    mult/i_0/i_215/A          XNOR2_X1      Rise  0.2150 0.0000 0.0200                      2.23275                                                   | 
|    mult/i_0/i_215/ZN         XNOR2_X1      Fall  0.2390 0.0240 0.0130             0.834407 3.58569  4.42009           2       100                    | 
|    mult/i_0/i_212/A          XNOR2_X1      Fall  0.2390 0.0000 0.0130                      2.12585                                                   | 
|    mult/i_0/i_212/ZN         XNOR2_X1      Rise  0.2810 0.0420 0.0180             1.30343  2.97377  4.2772            2       100                    | 
|    mult/i_0/i_211/A2         NOR2_X1       Rise  0.2810 0.0000 0.0180                      1.65135                                                   | 
|    mult/i_0/i_211/ZN         NOR2_X1       Fall  0.2990 0.0180 0.0100             0.603815 4.47763  5.08144           3       100                    | 
|    mult/i_0/i_259/A1         NAND2_X1      Fall  0.2990 0.0000 0.0100                      1.5292                                                    | 
|    mult/i_0/i_259/ZN         NAND2_X1      Rise  0.3180 0.0190 0.0120             0.516733 2.95929  3.47602           2       100                    | 
|    mult/i_0/i_313/B2         AOI21_X1      Rise  0.3180 0.0000 0.0120                      1.67685                                                   | 
|    mult/i_0/i_313/ZN         AOI21_X1      Fall  0.3430 0.0250 0.0150             0.65882  5.24802  5.90684           3       100                    | 
|    mult/i_0/i_295/A          XNOR2_X1      Fall  0.3430 0.0000 0.0150                      2.12585                                                   | 
|    mult/i_0/i_295/ZN         XNOR2_X1      Rise  0.3700 0.0270 0.0110             0.242059 0.894119 1.13618           1       100                    | 
|    mult/i_0/result[10]                     Rise  0.3700 0.0000                                                                                       | 
|    mult/result[10]                         Rise  0.3700 0.0000                                                                                       | 
|    outB/inp[2]                             Rise  0.3700 0.0000                                                                                       | 
|    outB/i_0_4/A2             AND2_X1       Rise  0.3700 0.0000 0.0110                      0.97463                                                   | 
|    outB/i_0_4/ZN             AND2_X1       Rise  0.4000 0.0300 0.0080             0.201025 1.06234  1.26337           1       100                    | 
|    outB/out_reg[2]/D         DFF_X1        Rise  0.4000 0.0000 0.0080                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0660 0.0010 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0660 0.0660 | 
| library hold check                       |  0.0130 0.0790 | 
| data required time                       |  0.0790        | 
|                                          |                | 
| data arrival time                        |  0.4000        | 
| data required time                       | -0.0790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3210        | 
-------------------------------------------------------------


 Timing Path to outB/out_reg[3]/D 
  
 Path Start Point : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    regB/clk                                Rise  0.0000 0.0000                                                                           | 
|    regB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0000 0.0000 0.1000          1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640 0.0640 0.0270 3.41242  6.85152  10.2639           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    regB/out_reg[4]/CK        DFF_X1        Rise  0.0640 0.0000 0.0270          0.949653                                    F             | 
|    regB/out_reg[4]/Q         DFF_X1        Fall  0.1810 0.1170 0.0260 5.372    16.9898  22.3618           12      100      F             | 
|    regB/out[4]                             Fall  0.1810 0.0000                                                                           | 
|    mult/inputB[4]                          Fall  0.1810 0.0000                                                                           | 
|    mult/i_0/inputB[4]                      Fall  0.1810 0.0000                                                                           | 
|    mult/i_0/i_423/A1         NAND2_X1      Fall  0.1820 0.0010 0.0260          1.5292                                                    | 
|    mult/i_0/i_423/ZN         NAND2_X1      Rise  0.2030 0.0210 0.0120 0.20142  1.51857  1.71999           1       100                    | 
|    mult/i_0/i_418/A          OAI21_X1      Rise  0.2030 0.0000 0.0120          1.67072                                                   | 
|    mult/i_0/i_418/ZN         OAI21_X1      Fall  0.2240 0.0210 0.0110 1.00877  4.59507  5.60383           3       100                    | 
|    mult/i_0/i_427/A1         AOI22_X1      Fall  0.2240 0.0000 0.0110          1.50384                                                   | 
|    mult/i_0/i_427/ZN         AOI22_X1      Rise  0.2470 0.0230 0.0150 0.406886 1.54936  1.95625           1       100                    | 
|    mult/i_0/i_426/A          INV_X1        Rise  0.2470 0.0000 0.0150          1.70023                                                   | 
|    mult/i_0/i_426/ZN         INV_X1        Fall  0.2620 0.0150 0.0080 0.670911 4.40251  5.07342           3       100                    | 
|    mult/i_0/i_309/B          OAI211_X1     Fall  0.2620 0.0000 0.0080          1.49832                                                   | 
|    mult/i_0/i_309/ZN         OAI211_X1     Rise  0.2930 0.0310 0.0210 0.863345 4.60753  5.47088           3       100                    | 
|    mult/i_0/i_340/A1         NAND2_X1      Rise  0.2930 0.0000 0.0210          1.59903                                                   | 
|    mult/i_0/i_340/ZN         NAND2_X1      Fall  0.3160 0.0230 0.0110 0.645436 3.89564  4.54107           3       100                    | 
|    mult/i_0/i_319/A1         NAND2_X1      Fall  0.3160 0.0000 0.0110          1.5292                                                    | 
|    mult/i_0/i_319/ZN         NAND2_X1      Rise  0.3370 0.0210 0.0130 0.927033 3.04777  3.9748            2       100                    | 
|    mult/i_0/i_316/A1         NAND2_X1      Rise  0.3370 0.0000 0.0130          1.59903                                                   | 
|    mult/i_0/i_316/ZN         NAND2_X1      Fall  0.3530 0.0160 0.0090 0.391092 2.36355  2.75464           1       100                    | 
|    mult/i_0/i_315/B          XOR2_X1       Fall  0.3530 0.0000 0.0090          2.41145                                                   | 
|    mult/i_0/i_315/Z          XOR2_X1       Rise  0.3810 0.0280 0.0160 0.164895 0.874832 1.03973           1       100                    | 
|    mult/i_0/result[11]                     Rise  0.3810 0.0000                                                                           | 
|    mult/result[11]                         Rise  0.3810 0.0000                                                                           | 
|    outB/inp[3]                             Rise  0.3810 0.0000                                                                           | 
|    outB/i_0_5/A1             AND2_X1       Rise  0.3810 0.0000 0.0160          0.918145                                                  | 
|    outB/i_0_5/ZN             AND2_X1       Rise  0.4130 0.0320 0.0080 0.267879 1.06234  1.33022           1       100                    | 
|    outB/out_reg[3]/D         DFF_X1        Rise  0.4130 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outB/out_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  7.2488   12.5535           4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0650 0.0640 0.0270 2.48515  7.59723  10.0824           8       100      FA   K        | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0650 0.0000 0.0270          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0650 0.0650 | 
| library hold check                       |  0.0130 0.0780 | 
| data required time                       |  0.0780        | 
|                                          |                | 
| data arrival time                        |  0.4130        | 
| data required time                       | -0.0780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3350        | 
-------------------------------------------------------------


 Timing Path to result[15] 
  
 Path Start Point : outB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[15] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[7]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[7]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.292382 5        5.29238           1       100      F             | 
|    outB/out[7]                             Fall  0.1570 0.0000                                                                           | 
|    result[15]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[14] 
  
 Path Start Point : outB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[14] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[6]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[6]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.269172 5        5.26917           1       100      F             | 
|    outB/out[6]                             Fall  0.1570 0.0000                                                                           | 
|    result[14]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[13] 
  
 Path Start Point : outB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[13] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[5]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[5]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.458831 5        5.45883           1       100      F             | 
|    outB/out[5]                             Fall  0.1570 0.0000                                                                           | 
|    result[13]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[12] 
  
 Path Start Point : outB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[12] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[4]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[4]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.293626 5        5.29363           1       100      F             | 
|    outB/out[4]                             Fall  0.1570 0.0000                                                                           | 
|    result[12]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[11] 
  
 Path Start Point : outB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[11] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[3]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[3]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.494907 5        5.49491           1       100      F             | 
|    outB/out[3]                             Fall  0.1570 0.0000                                                                           | 
|    result[11]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[10] 
  
 Path Start Point : outB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[10] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[2]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[2]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.265826 5        5.26583           1       100      F             | 
|    outB/out[2]                             Fall  0.1570 0.0000                                                                           | 
|    result[10]                              Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[9] 
  
 Path Start Point : outB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[9] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[1]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[1]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.19819  5        5.19819           1       100      F             | 
|    outB/out[1]                             Fall  0.1570 0.0000                                                                           | 
|    result[9]                               Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[8] 
  
 Path Start Point : outB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[8] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outB/clk                                Rise  0.0000 0.0000                                                                           | 
|    outB/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010 0.0010 0.1000          1.8122                                      FA            | 
|    outB/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0630 0.0620 0.0250 2.48515  6.85152  9.33667           8       100      FA   K        | 
| Data Path:                                                                                                                               | 
|    outB/out_reg[0]/CK        DFF_X1        Rise  0.0630 0.0000 0.0250          0.949653                                    F             | 
|    outB/out_reg[0]/Q         DFF_X1        Fall  0.1570 0.0940 0.0100 0.458706 5        5.45871           1       100      F             | 
|    outB/out[0]                             Fall  0.1570 0.0000                                                                           | 
|    result[8]                               Fall  0.1570 0.0000 0.0100          5                                           c             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[6] 
  
 Path Start Point : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[6] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[6]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[6]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.193923 5        5.19392           1       100      F             | 
|    outA/out[6]                             Fall  0.1570  0.0000                                                                           | 
|    result[6]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[5] 
  
 Path Start Point : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[5] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[5]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[5]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.145968 5        5.14597           1       100      F             | 
|    outA/out[5]                             Fall  0.1570  0.0000                                                                           | 
|    result[5]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[2] 
  
 Path Start Point : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[2] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[2]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[2]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.257437 5        5.25744           1       100      F             | 
|    outA/out[2]                             Fall  0.1570  0.0000                                                                           | 
|    result[2]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[1] 
  
 Path Start Point : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[1] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[1]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[1]/Q         DFF_X1        Fall  0.1570  0.0940 0.0100 0.266588 5        5.26659           1       100      F             | 
|    outA/out[1]                             Fall  0.1570  0.0000                                                                           | 
|    result[1]                               Fall  0.1570  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1570         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3570         | 
--------------------------------------------------------------


 Timing Path to result[7] 
  
 Path Start Point : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[7] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[7]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[7]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.576828 5        5.57683           1       100      F             | 
|    outA/out[7]                             Fall  0.1580  0.0000                                                                           | 
|    result[7]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[4] 
  
 Path Start Point : outA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[4] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[4]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[4]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.46603  5        5.46603           1       100      F             | 
|    outA/out[4]                             Fall  0.1580  0.0000                                                                           | 
|    result[4]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[3] 
  
 Path Start Point : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[3] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[3]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[3]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.442384 5        5.44238           1       100      F             | 
|    outA/out[3]                             Fall  0.1580  0.0000                                                                           | 
|    result[3]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


 Timing Path to result[0] 
  
 Path Start Point : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : result[0] 
                       (rising IO latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **outputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000 5.30468  6.67034  11.975            4       100      c    K        | 
|    outA/clk                                Rise  0.0000  0.0000                                                                           | 
|    outA/clk_gate_out_reg/CK  CLKGATETST_X1 Rise  0.0010  0.0010 0.1000          1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK CLKGATETST_X1 Rise  0.0640  0.0630 0.0260 2.99994  6.85152  9.85146           8       100      FA   K        | 
| Data Path:                                                                                                                                | 
|    outA/out_reg[0]/CK        DFF_X1        Rise  0.0630 -0.0010 0.0260          0.949653                                    F             | 
|    outA/out_reg[0]/Q         DFF_X1        Fall  0.1580  0.0950 0.0100 0.334991 5        5.33499           1       100      F             | 
|    outA/out[0]                             Fall  0.1580  0.0000                                                                           | 
|    result[0]                               Fall  0.1580  0.0000 0.0100          5                                           c             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk 


------------------------------------------------------------------------------------------------------------
| Pin    Cell Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------|
|    clk      Rise  0.0000 0.0000 0.1000 5.30468  7.2488  12.5535           4       100      c    K        | 
------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                          | Time    Total   | 
|------------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000  0.0000 | 
| target clock cycle shift                 |  0.0000  0.0000 | 
| output delay                             | -0.2000 -0.2000 | 
| data required time                       | -0.2000         | 
|                                          |                 | 
| data arrival time                        |  0.1580         | 
| data required time                       |  0.2000         | 
| pessimism                                |  0.0000         | 
|                                          |                 | 
| slack                                    |  0.3580         | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 274M, CVMEM - 874M, PVMEM - 904M)
