Info: Generated by version: 21.4 build 67
Info: Starting: Create simulation model
Info: qsys-generate /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1 --family="Stratix 10" --part=1SX280HH3F55I1VG
Info: if_loop_1: "Transforming system: if_loop_1"
Info: if_loop_1: "Naming system components in system: if_loop_1"
Info: if_loop_1: "Processing generation queue"
Info: if_loop_1: "Generating: if_loop_1"
Info: if_loop_1: "Generating: if_loop_1_internal"
Info: if_loop_1: Done "if_loop_1" with 2 modules, 177 files
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=/home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1.ip --output-directory=/home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ --use-relative-paths=true
Info: Generating the following file(s) for VCS simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for RIVIERA simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: Generating the following file(s) for MODELSIM simulator in /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dirren/IntelHLS/if_loop_1/test-fpga.prj/components/if_loop_1/if_loop_1/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
