
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.58

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    4.17    0.01    0.09    0.09 ^ shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         parallel_out[7] (net)
                  0.01    0.00    0.09 ^ _092_/B2 (AOI22_X1)
     1    3.36    0.01    0.02    0.11 v _092_/ZN (AOI22_X1)
                                         _034_ (net)
                  0.01    0.00    0.11 v _109_/A2 (OAI22_X2)
     1    1.14    0.01    0.03    0.14 ^ _109_/ZN (OAI22_X2)
                                         _007_ (net)
                  0.01    0.00    0.14 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tap_pattern[0] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.60    0.00    0.00    0.20 ^ tap_pattern[0] (in)
                                         tap_pattern[0] (net)
                  0.00    0.00    0.20 ^ _101_/A1 (NAND2_X1)
     1    2.41    0.01    0.01    0.21 v _101_/ZN (NAND2_X1)
                                         _043_ (net)
                  0.01    0.00    0.21 v _102_/B (XOR2_X1)
     1    2.13    0.01    0.06    0.27 v _102_/Z (XOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.27 v _106_/A (XNOR2_X1)
     1    2.37    0.01    0.04    0.31 v _106_/ZN (XNOR2_X1)
                                         _048_ (net)
                  0.01    0.00    0.31 v _107_/B (XNOR2_X1)
     1    2.65    0.01    0.04    0.35 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.35 v _109_/B1 (OAI22_X2)
     1    1.14    0.02    0.03    0.38 ^ _109_/ZN (OAI22_X2)
                                         _007_ (net)
                  0.02    0.00    0.38 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_pattern[0] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.60    0.00    0.00    0.20 ^ tap_pattern[0] (in)
                                         tap_pattern[0] (net)
                  0.00    0.00    0.20 ^ _101_/A1 (NAND2_X1)
     1    2.41    0.01    0.01    0.21 v _101_/ZN (NAND2_X1)
                                         _043_ (net)
                  0.01    0.00    0.21 v _102_/B (XOR2_X1)
     1    2.13    0.01    0.06    0.27 v _102_/Z (XOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.27 v _106_/A (XNOR2_X1)
     1    2.37    0.01    0.04    0.31 v _106_/ZN (XNOR2_X1)
                                         _048_ (net)
                  0.01    0.00    0.31 v _107_/B (XNOR2_X1)
     1    2.65    0.01    0.04    0.35 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.35 v _109_/B1 (OAI22_X2)
     1    1.14    0.02    0.03    0.38 ^ _109_/ZN (OAI22_X2)
                                         _007_ (net)
                  0.02    0.00    0.38 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.38   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.58   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.84e-05   2.70e-06   6.29e-07   5.18e-05  60.4%
Combinational          1.93e-05   1.33e-05   1.39e-06   3.40e-05  39.6%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.78e-05   1.60e-05   2.02e-06   8.57e-05 100.0%
                          79.0%      18.6%       2.4%
