<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4838" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4838{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4838{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4838{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4838{left:85px;bottom:1068px;letter-spacing:0.12px;word-spacing:0.02px;}
#t5_4838{left:171px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t6_4838{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t7_4838{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#t8_4838{left:227px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t9_4838{left:461px;bottom:1028px;letter-spacing:-0.14px;}
#ta_4838{left:643px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#tb_4838{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#tc_4838{left:143px;bottom:1004px;letter-spacing:-0.14px;}
#td_4838{left:85px;bottom:979px;letter-spacing:-0.17px;}
#te_4838{left:146px;bottom:979px;letter-spacing:-0.12px;}
#tf_4838{left:189px;bottom:979px;letter-spacing:-0.16px;}
#tg_4838{left:439px;bottom:979px;letter-spacing:-0.12px;}
#th_4838{left:533px;bottom:979px;letter-spacing:-0.12px;}
#ti_4838{left:189px;bottom:955px;letter-spacing:-0.13px;}
#tj_4838{left:533px;bottom:955px;letter-spacing:-0.13px;}
#tk_4838{left:189px;bottom:930px;letter-spacing:-0.16px;}
#tl_4838{left:533px;bottom:930px;letter-spacing:-0.13px;}
#tm_4838{left:533px;bottom:909px;letter-spacing:-0.11px;}
#tn_4838{left:533px;bottom:888px;letter-spacing:-0.11px;}
#to_4838{left:189px;bottom:863px;letter-spacing:-0.12px;}
#tp_4838{left:533px;bottom:863px;letter-spacing:-0.12px;}
#tq_4838{left:189px;bottom:839px;letter-spacing:-0.12px;}
#tr_4838{left:533px;bottom:839px;letter-spacing:-0.12px;}
#ts_4838{left:85px;bottom:814px;letter-spacing:-0.17px;}
#tt_4838{left:146px;bottom:814px;letter-spacing:-0.12px;}
#tu_4838{left:189px;bottom:814px;letter-spacing:-0.15px;}
#tv_4838{left:439px;bottom:814px;letter-spacing:-0.1px;}
#tw_4838{left:533px;bottom:814px;letter-spacing:-0.12px;}
#tx_4838{left:85px;bottom:790px;letter-spacing:-0.17px;}
#ty_4838{left:146px;bottom:790px;letter-spacing:-0.12px;}
#tz_4838{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t10_4838{left:439px;bottom:790px;letter-spacing:-0.13px;}
#t11_4838{left:533px;bottom:790px;letter-spacing:-0.12px;}
#t12_4838{left:85px;bottom:765px;letter-spacing:-0.16px;}
#t13_4838{left:142px;bottom:765px;letter-spacing:-0.16px;}
#t14_4838{left:189px;bottom:765px;letter-spacing:-0.15px;}
#t15_4838{left:440px;bottom:765px;letter-spacing:-0.14px;}
#t16_4838{left:533px;bottom:765px;letter-spacing:-0.12px;}
#t17_4838{left:85px;bottom:741px;letter-spacing:-0.15px;}
#t18_4838{left:142px;bottom:741px;letter-spacing:-0.17px;}
#t19_4838{left:189px;bottom:741px;letter-spacing:-0.15px;}
#t1a_4838{left:440px;bottom:741px;letter-spacing:-0.14px;}
#t1b_4838{left:533px;bottom:741px;letter-spacing:-0.12px;}
#t1c_4838{left:85px;bottom:716px;letter-spacing:-0.16px;}
#t1d_4838{left:142px;bottom:716px;letter-spacing:-0.16px;}
#t1e_4838{left:189px;bottom:716px;letter-spacing:-0.15px;}
#t1f_4838{left:440px;bottom:716px;letter-spacing:-0.14px;}
#t1g_4838{left:533px;bottom:716px;letter-spacing:-0.12px;}
#t1h_4838{left:85px;bottom:692px;letter-spacing:-0.16px;}
#t1i_4838{left:142px;bottom:692px;letter-spacing:-0.16px;}
#t1j_4838{left:189px;bottom:692px;letter-spacing:-0.15px;}
#t1k_4838{left:440px;bottom:692px;letter-spacing:-0.14px;}
#t1l_4838{left:533px;bottom:692px;letter-spacing:-0.12px;}
#t1m_4838{left:85px;bottom:668px;letter-spacing:-0.16px;}
#t1n_4838{left:142px;bottom:668px;letter-spacing:-0.15px;}
#t1o_4838{left:189px;bottom:668px;letter-spacing:-0.15px;}
#t1p_4838{left:439px;bottom:668px;letter-spacing:-0.13px;}
#t1q_4838{left:533px;bottom:668px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1r_4838{left:533px;bottom:646px;letter-spacing:-0.11px;word-spacing:-0.43px;}
#t1s_4838{left:533px;bottom:629px;letter-spacing:-0.12px;}
#t1t_4838{left:189px;bottom:605px;letter-spacing:-0.15px;}
#t1u_4838{left:439px;bottom:605px;letter-spacing:-0.14px;}
#t1v_4838{left:533px;bottom:605px;letter-spacing:-0.11px;}
#t1w_4838{left:189px;bottom:580px;letter-spacing:-0.14px;}
#t1x_4838{left:533px;bottom:580px;letter-spacing:-0.12px;}
#t1y_4838{left:189px;bottom:556px;letter-spacing:-0.17px;}
#t1z_4838{left:439px;bottom:556px;letter-spacing:-0.13px;}
#t20_4838{left:533px;bottom:556px;letter-spacing:-0.12px;}
#t21_4838{left:533px;bottom:535px;letter-spacing:-0.12px;}
#t22_4838{left:533px;bottom:518px;letter-spacing:-0.11px;}
#t23_4838{left:85px;bottom:493px;letter-spacing:-0.16px;}
#t24_4838{left:142px;bottom:493px;letter-spacing:-0.14px;}
#t25_4838{left:189px;bottom:493px;letter-spacing:-0.15px;}
#t26_4838{left:439px;bottom:493px;letter-spacing:-0.14px;}
#t27_4838{left:533px;bottom:493px;letter-spacing:-0.13px;}
#t28_4838{left:533px;bottom:472px;letter-spacing:-0.11px;}
#t29_4838{left:533px;bottom:455px;letter-spacing:-0.11px;}
#t2a_4838{left:533px;bottom:434px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2b_4838{left:189px;bottom:409px;letter-spacing:-0.11px;}
#t2c_4838{left:533px;bottom:409px;letter-spacing:-0.12px;}
#t2d_4838{left:533px;bottom:388px;letter-spacing:-0.11px;}
#t2e_4838{left:189px;bottom:364px;letter-spacing:-0.14px;}
#t2f_4838{left:533px;bottom:364px;letter-spacing:-0.12px;}
#t2g_4838{left:533px;bottom:342px;letter-spacing:-0.11px;}
#t2h_4838{left:189px;bottom:318px;letter-spacing:-0.14px;}
#t2i_4838{left:533px;bottom:318px;letter-spacing:-0.12px;}
#t2j_4838{left:533px;bottom:296px;letter-spacing:-0.12px;}
#t2k_4838{left:189px;bottom:272px;letter-spacing:-0.14px;}
#t2l_4838{left:533px;bottom:272px;letter-spacing:-0.12px;}
#t2m_4838{left:189px;bottom:247px;letter-spacing:-0.13px;}
#t2n_4838{left:533px;bottom:247px;letter-spacing:-0.13px;}
#t2o_4838{left:533px;bottom:226px;letter-spacing:-0.11px;}
#t2p_4838{left:81px;bottom:202px;letter-spacing:-0.15px;}
#t2q_4838{left:142px;bottom:202px;letter-spacing:-0.17px;}
#t2r_4838{left:189px;bottom:202px;letter-spacing:-0.14px;}
#t2s_4838{left:439px;bottom:202px;letter-spacing:-0.14px;}
#t2t_4838{left:533px;bottom:202px;letter-spacing:-0.12px;}
#t2u_4838{left:81px;bottom:177px;letter-spacing:-0.16px;}
#t2v_4838{left:142px;bottom:177px;letter-spacing:-0.17px;}
#t2w_4838{left:189px;bottom:177px;letter-spacing:-0.15px;}
#t2x_4838{left:439px;bottom:177px;letter-spacing:-0.14px;}
#t2y_4838{left:533px;bottom:177px;letter-spacing:-0.13px;}

.s1_4838{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4838{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4838{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4838{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s5_4838{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4838" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4838Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4838" style="-webkit-user-select: none;"><object width="935" height="1210" data="4838/4838.svg" type="image/svg+xml" id="pdf4838" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4838" class="t s1_4838">2-316 </span><span id="t2_4838" class="t s1_4838">Vol. 4 </span>
<span id="t3_4838" class="t s2_4838">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4838" class="t s3_4838">Table 2-44. </span><span id="t5_4838" class="t s3_4838">MSRs Supported by 10th Generation Intel® Core™ Processors Based on Ice Lake Microarchitecture </span>
<span id="t6_4838" class="t s4_4838">Register </span>
<span id="t7_4838" class="t s4_4838">Address </span><span id="t8_4838" class="t s4_4838">Register Name / Bit Fields </span><span id="t9_4838" class="t s4_4838">Scope </span><span id="ta_4838" class="t s4_4838">Bit Description </span>
<span id="tb_4838" class="t s4_4838">Hex </span><span id="tc_4838" class="t s4_4838">Dec </span>
<span id="td_4838" class="t s5_4838">33H </span><span id="te_4838" class="t s5_4838">51 </span><span id="tf_4838" class="t s5_4838">MSR_MEMORY_CTRL </span><span id="tg_4838" class="t s5_4838">Core </span><span id="th_4838" class="t s5_4838">Memory Control Register </span>
<span id="ti_4838" class="t s5_4838">28:0 </span><span id="tj_4838" class="t s5_4838">Reserved. </span>
<span id="tk_4838" class="t s5_4838">29 </span><span id="tl_4838" class="t s5_4838">SPLIT_LOCK_DISABLE </span>
<span id="tm_4838" class="t s5_4838">If set to 1, a split lock will cause an #AC(0) exception. </span>
<span id="tn_4838" class="t s5_4838">See Section 9.1.2.3, “Features to Disable Bus Locks.” </span>
<span id="to_4838" class="t s5_4838">30 </span><span id="tp_4838" class="t s5_4838">Reserved. </span>
<span id="tq_4838" class="t s5_4838">31 </span><span id="tr_4838" class="t s5_4838">Reserved. </span>
<span id="ts_4838" class="t s5_4838">48H </span><span id="tt_4838" class="t s5_4838">72 </span><span id="tu_4838" class="t s5_4838">IA32_SPEC_CTRL </span><span id="tv_4838" class="t s5_4838">Core </span><span id="tw_4838" class="t s5_4838">See Table 2-2. </span>
<span id="tx_4838" class="t s5_4838">49H </span><span id="ty_4838" class="t s5_4838">73 </span><span id="tz_4838" class="t s5_4838">IA32_PREDICT_CMD </span><span id="t10_4838" class="t s5_4838">Thread </span><span id="t11_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t12_4838" class="t s5_4838">8CH </span><span id="t13_4838" class="t s5_4838">140 </span><span id="t14_4838" class="t s5_4838">IA32_SGXLEPUBKEYHASH0 </span><span id="t15_4838" class="t s5_4838">Thread </span><span id="t16_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t17_4838" class="t s5_4838">8DH </span><span id="t18_4838" class="t s5_4838">141 </span><span id="t19_4838" class="t s5_4838">IA32_SGXLEPUBKEYHASH1 </span><span id="t1a_4838" class="t s5_4838">Thread </span><span id="t1b_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t1c_4838" class="t s5_4838">8EH </span><span id="t1d_4838" class="t s5_4838">142 </span><span id="t1e_4838" class="t s5_4838">IA32_SGXLEPUBKEYHASH2 </span><span id="t1f_4838" class="t s5_4838">Thread </span><span id="t1g_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t1h_4838" class="t s5_4838">8FH </span><span id="t1i_4838" class="t s5_4838">143 </span><span id="t1j_4838" class="t s5_4838">IA32_SGXLEPUBKEYHASH3 </span><span id="t1k_4838" class="t s5_4838">Thread </span><span id="t1l_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t1m_4838" class="t s5_4838">A0H </span><span id="t1n_4838" class="t s5_4838">160 </span><span id="t1o_4838" class="t s5_4838">MSR_BIOS_MCU_ERRORCODE </span><span id="t1p_4838" class="t s5_4838">Package </span><span id="t1q_4838" class="t s5_4838">BIOS MCU ERRORCODE (R/O) </span>
<span id="t1r_4838" class="t s5_4838">This MSR indicates if WRMSR 0x79 failed to configure </span>
<span id="t1s_4838" class="t s5_4838">PRM memory and gives a hint to debug BIOS. </span>
<span id="t1t_4838" class="t s5_4838">15:0 </span><span id="t1u_4838" class="t s5_4838">Package </span><span id="t1v_4838" class="t s5_4838">Error Codes (R/O) </span>
<span id="t1w_4838" class="t s5_4838">30:16 </span><span id="t1x_4838" class="t s5_4838">Reserved. </span>
<span id="t1y_4838" class="t s5_4838">31 </span><span id="t1z_4838" class="t s5_4838">Thread </span><span id="t20_4838" class="t s5_4838">MCU Partial Success (R/O) </span>
<span id="t21_4838" class="t s5_4838">When set to 1, WRMSR 0x79 skipped part of the </span>
<span id="t22_4838" class="t s5_4838">functionality during BIOS. </span>
<span id="t23_4838" class="t s5_4838">A5H </span><span id="t24_4838" class="t s5_4838">165 </span><span id="t25_4838" class="t s5_4838">MSR_FIT_BIOS_ERROR </span><span id="t26_4838" class="t s5_4838">Thread </span><span id="t27_4838" class="t s5_4838">FIT BIOS ERROR (R/W) </span>
<span id="t28_4838" class="t s5_4838">Report error codes for debug in case the processor </span>
<span id="t29_4838" class="t s5_4838">failed to parse the Firmware Table in BIOS. </span>
<span id="t2a_4838" class="t s5_4838">Can also be used to log BIOS information. </span>
<span id="t2b_4838" class="t s5_4838">7:0 </span><span id="t2c_4838" class="t s5_4838">Error Codes (R/W) </span>
<span id="t2d_4838" class="t s5_4838">Error codes for debug. </span>
<span id="t2e_4838" class="t s5_4838">15:8 </span><span id="t2f_4838" class="t s5_4838">Entry Type (R/W) </span>
<span id="t2g_4838" class="t s5_4838">Failed FIT entry type. </span>
<span id="t2h_4838" class="t s5_4838">16 </span><span id="t2i_4838" class="t s5_4838">FIT MCU Entry (R/W) </span>
<span id="t2j_4838" class="t s5_4838">FIT contains MCU entry. </span>
<span id="t2k_4838" class="t s5_4838">62:17 </span><span id="t2l_4838" class="t s5_4838">Reserved. </span>
<span id="t2m_4838" class="t s5_4838">63 </span><span id="t2n_4838" class="t s5_4838">LOCK (R/W) </span>
<span id="t2o_4838" class="t s5_4838">When set to 1, writes to this MSR will be skipped. </span>
<span id="t2p_4838" class="t s5_4838">10BH </span><span id="t2q_4838" class="t s5_4838">267 </span><span id="t2r_4838" class="t s5_4838">IA32_FLUSH_CMD </span><span id="t2s_4838" class="t s5_4838">Thread </span><span id="t2t_4838" class="t s5_4838">See Table 2-2. </span>
<span id="t2u_4838" class="t s5_4838">151H </span><span id="t2v_4838" class="t s5_4838">337 </span><span id="t2w_4838" class="t s5_4838">MSR_BIOS_DONE </span><span id="t2x_4838" class="t s5_4838">Thread </span><span id="t2y_4838" class="t s5_4838">BIOS Done (R/WO) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
