set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/vignesh/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/vignesh/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/designs/ci/test_sram_macro"
set ::env(DESIGN_NAME) "test_sram_macro"
set ::env(VERILOG_FILES) "/openlane/designs/designs/ci/test_sram_macro/src/test_sram_macro.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"
set ::env(FP_PDN_MULTILAYER) "1"
