var pairs =
{
"simulation":{"libraries":1,"tool":1,"place":1}
,"libraries":{"compilation":1,"argument":1,"fpga":1,"modelsim.ini":1,"verilog":1}
,"compilation":{"tcl":1,"extended":1}
,"tcl":{"command":1}
,"section":{"provides":1,"illustrates":1}
,"provides":{"simulation":1,"listing":1}
,"extended":{"tcl":1}
,"command":{"syntax":1,"descriptions":1,"arguments":1,"examples":1,"compile":1}
,"syntax":{"usage":1}
,"usage":{"examples":1}
,"following":{"table":1,"command":1}
,"table":{"provides":1}
,"listing":{"valid":1}
,"valid":{"simulation":1}
,"arguments":{"describes":1}
,"describes":{"usage":1,"few":1}
,"function":{"argument":1}
,"-sim_path":{"sim_path":1,"argument":1,"modeltech64_10.0c":1,"modeltech_6.6d":1}
,"sim_path":{"-sim_vendor":1}
,"-sim_vendor":{"mentor":1,"argument":1}
,"mentor":{"default":1,"graphics":1}
,"default":{"-lang":1,"-device":1,"-target_path":1,"compile":1,"target":1}
,"-lang":{"verilog":1,"argument":1}
,"verilog":{"vhdl":1,"simulation":1}
,"vhdl":{"default":1,"simulation":1}
,"-device":{"scm":1,"argument":1,"ecp3":1}
,"scm":{"ecp":1}
,"ecp":{"machxo":1}
,"machxo":{"ecp2":1}
,"ecp2":{"ecp2m":1}
,"ecp2m":{"xp2":1}
,"xp2":{"ecp3":1}
,"ecp3":{"machxo2":1,"-lang":1}
,"machxo2":{"machxo3d":1}
,"machxo3d":{"machxo3l":1}
,"machxo3l":{"lifmd":1}
,"lifmd":{"lifmdf":1}
,"lifmdf":{"lptm":1}
,"lptm":{"lptm2":1}
,"lptm2":{"ecp5u":1}
,"ecp5u":{"ecp5um":1}
,"ecp5um":{"default":1}
,"-target_path":{"target_path":1,"argument":1,"path":1,"mti_libs":1}
,"argument":{"specifies":1,"optional":1,"recommended":1}
,"specifies":{"path":1,"hdl":1,"fpga":1,"target":1}
,"path":{"simulation":1,"surround":1,"spaces":1,"want":1,"current":1,"modelsim":1}
,"tool":{"executable":1}
,"executable":{"binary":1}
,"binary":{"folder":1}
,"folder":{"option":1,"notes":1,"diamond\u0027s":1,"current":1,"write-protected":1,"specified":1,"path":1}
,"option":{"mandatory":1}
,"mandatory":{"currently":1}
,"currently":{"modelsim":1,"supports":1}
,"modelsim":{"questa":1,"specified":1}
,"questa":{"simulators":1}
,"simulators":{"supported":1,"modelsim":1}
,"supported":{"note":1}
,"note":{"windows":1}
,"windows":{"user":1}
,"user":{"prefer":1}
,"prefer":{"notation":1}
,"notation":{"path":1}
,"surround":{"needed":1}
,"needed":{"path":1}
,"optional":{"intended":1,"default":1}
,"intended":{"future":1}
,"future":{"currently":1}
,"supports":{"mentor":1}
,"graphics":{"simulators":1}
,"hdl":{"type":1}
,"type":{"compiled":1}
,"compiled":{"libraries":1}
,"compile":{"types":1,"simulation":1,"libraries":1,"fpga":1,"latticeecp3":1}
,"types":{"libraries":1}
,"fpga":{"device":1,"devices":1,"libraries":1}
,"device":{"compile":1}
,"target":{"path":1}
,"want":{"compiled":1}
,"modelsim.ini":{"file":1}
,"file":{"located":1}
,"located":{"argument":1}
,"current":{"folder":1}
,"notes":{"argument":1}
,"recommended":{"change":1}
,"change":{"current":1}
,"diamond\u0027s":{"startup":1}
,"startup":{"binary":1}
,"write-protected":{"windows":1}
,"illustrates":{"describes":1}
,"few":{"examples":1}
,"examples":{"simulation":1}
,"place":{"folder":1,"current":1}
,"specified":{"-target_path":1,"-sim_path":1}
,"cmpl_libs":{"-sim_path":1}
,"modeltech64_10.0c":{"win64":1}
,"win64":{"-target_path":1}
,"latticeecp3":{"libraries":1}
,"modeltech_6.6d":{"win32":1}
,"win32":{"-device":1}
}
;Search.control.loadWordPairs(pairs);
