{
 "cells": [
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generating Master Boot Image with a Signature Provider for MCXN946\n",
    "\n",
    "This notebook provides a guide on utilizing a custom remote signing service to generate a Master Boot Image (MBI) using the *nxpimage* tool. We will explore the integration of the signature provider with the SPSDK framework and efficient signing of your images\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 1. Prerequisites\n",
    "- SPSDK is needed with examples extension. `pip install spsdk[examples]` (Please refer to the [installation](../../_knowledge_base/installation_guide.rst) documentation.)\n",
    "- Connect the mcxn946 board via your preferred interface"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "tags": [
     "remove-cell"
    ]
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "env: JUPYTER_SPSDK=1\n",
      "Created `%!` as an alias for `%execute`.\n"
     ]
    }
   ],
   "source": [
    "from spsdk.utils.jupyter_utils import YamlDiffWidget\n",
    "\n",
    "# This env variable sets colored logger output to STDOUT\n",
    "%env JUPYTER_SPSDK=1\n",
    "# Set a magic for command execution and echo\n",
    "%alias execute echo %l && %l\n",
    "%alias_magic ! execute"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "\n",
    "DATA_DIR = \"_data/\"\n",
    "WORKSPACE = \"workspace/\"  # change this to path to your workspace\n",
    "PLUGINS_DIR = \"../_common/plugins/\"\n",
    "SASP_PLUGIN = os.path.join(PLUGINS_DIR, \"sasp.py\")\n",
    "FAMILY = \"mcxn946\"\n",
    "VERBOSITY = (\n",
    "    \"-v\"  # verbosity of commands, might be -v or -vv for debug or blank for no additional info\n",
    ")"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Signature Provider Plugin Setup\n",
    "\n",
    "First, we need to setup the Signature Provider plugin and start the custom HSM. In order to do that, go to [Signature Provider notebook](../_common/signature_provider.ipynb) and follow the instructions there. \n",
    "Once you are done, come back and continue here."
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Preparing the configuration file\n",
    "\n",
    "To successfully create a Master Boot Image, a configuration file is required for the *nxpimage* application.\n",
    "There are three types of MBIs for the mcxn9xx series, categorized by their authentication type: `Plain`, `CRC`, and `Signed`. In this example, we will focus exclusively on the `Signed` image type.\n",
    "\n",
    "Let's begin with creating a template configuration file running the `nxpimage mbi get-templates` command. This command generates a YAML template that can be customized so the custom Signature Provider is integrated. Below, we'll compare the differences between the template and our customized example to highlight the additions we've made."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpimage mbi get-templates -f mcxn946 -o workspace/ --force \n",
      "Creating workspace/mcxn946_xip_plain.yaml template file.\n",
      "Creating workspace/mcxn946_xip_crc.yaml template file.\n",
      "Creating workspace/mcxn946_xip_signed.yaml template file.\n",
      "Creating workspace/mcxn946_load_to_ram_plain.yaml template file.\n",
      "Creating workspace/mcxn946_load_to_ram_crc.yaml template file.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_2ee9bdbdbb6da73afb8c8ef3242eb0d0 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_2ee9bdbdbb6da73afb8c8ef3242eb0d0() {\n",
       "            var diffView = document.getElementById('diffView_2ee9bdbdbb6da73afb8c8ef3242eb0d0');\n",
       "            var userConfigView = document.getElementById('userConfigView_2ee9bdbdbb6da73afb8c8ef3242eb0d0');\n",
       "            var button = document.getElementById('toggleButton_2ee9bdbdbb6da73afb8c8ef3242eb0d0');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_2ee9bdbdbb6da73afb8c8ef3242eb0d0()\" id=\"toggleButton_2ee9bdbdbb6da73afb8c8ef3242eb0d0\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,IyA9PT09PT09PT09PT09PT0gIE1hc3RlciBCb290IEltYWdlIENvbmZpZ3VyYXRpb24gdGVtcGxhdGUgZm9yIG1jeG45NDY6bGF0ZXN0LCBQbGFpbiBTaWduZWQgWElQIEltYWdlLiAgPT09PT09PT09PT09PT09CgojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA9PSBHZW5lcmFsIE9wdGlvbnMgPT0KIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IFRoZSBjaGlwIGZhbWlseSBuYW1lIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBOWFAgY2hpcCBmYW1pbHkgaWRlbnRpZmllci4KIyBQb3NzaWJsZSBvcHRpb25zOiA8azMydzE0OCwga3c0NWI0MXo1LCBrdzQ1YjQxejgsIGxwYzU1MDIsIGxwYzU1MDQsIGxwYzU1MDYsIGxwYzU1MTIsIGxwYzU1MTQsIGxwYzU1MTYsIGxwYzU1MjYsCiMgbHBjNTUyOCwgbHBjNTUzNCwgbHBjNTUzNiwgbHBjNTVzMDQsIGxwYzU1czA2LCBscGM1NXMxNCwgbHBjNTVzMTYsIGxwYzU1czI2LCBscGM1NXMyOCwgbHBjNTVzMzYsIGxwYzU1czY2LCBscGM1NXM2OSwKIyBtYzU2ZjgxNjQ2LCBtYzU2ZjgxNjQ4LCBtYzU2ZjgxNjY2LCBtYzU2ZjgxNjY4LCBtYzU2ZjgxNzQ2LCBtYzU2ZjgxNzQ4LCBtYzU2ZjgxNzY2LCBtYzU2ZjgxNzY4LCBtYzU2ZjgxODY2LAojIG1jNTZmODE4NjgsIG1jeGExMzIsIG1jeGExMzMsIG1jeGExNDIsIG1jeGExNDMsIG1jeGExNDQsIG1jeGExNDUsIG1jeGExNDYsIG1jeGExNTIsIG1jeGExNTMsIG1jeGExNTQsIG1jeGExNTUsCiMgbWN4YTE1NiwgbWN4bjIzNSwgbWN4bjIzNiwgbWN4bjU0NiwgbWN4bjU0NywgbWN4bjk0NiwgbWN4bjk0NywgbWN4dzcxNmEsIG1jeHc3MTZjLCBtaW14cnQ1MzNzLCBtaW14cnQ1NTVzLCBtaW14cnQ1OTVzLAojIG1pbXhydDY4NXMsIG1pbXhydDc5OHMsIG13Y3QyMDEyLCBtd2N0MjAxMmEsIG13Y3QyMGQyLCBtd2N0MjBkMmEsIG5oczUyczA0LCBydzYxMCwgcnc2MTI+CmZhbWlseTogbWN4bjk0NgojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gTUNVIHJldmlzaW9uIFtPcHRpb25hbF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogUmV2aXNpb24gb2Ygc2lsaWNvbi4gVGhlICdsYXRlc3QnIG5hbWUsIG1lYW5zIG1vc3QgY3VycmVudCByZXZpc2lvbi4KIyBQb3NzaWJsZSBvcHRpb25zOiA8YTAsIGExLCBsYXRlc3Q+CnJldmlzaW9uOiBsYXRlc3QKIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgID09IEJhc2ljIFNldHRpbmdzID09CiMgPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gQXBwbGljYXRpb24gdGFyZ2V0IFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogRGVmaW5pdGlvbiBpZiBhcHBsaWNhdGlvbiBpcyBFeGVjdXRlIGluIFBsYWNlKFhpUCkgb3IgbG9hZGVkIHRvIFJBTSBkdXJpbmcgcmVzZXQgc2VxdWVuY2UuCiMgUG9zc2libGUgb3B0aW9uczogPHhpcCwgbG9hZC10by1yYW0+Cm91dHB1dEltYWdlRXhlY3V0aW9uVGFyZ2V0OiB4aXAKIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gVHlwZSBvZiBib290IGltYWdlIGF1dGhlbnRpY2F0aW9uIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IFNwZWNpZmljYXRpb24gb2YgZmluYWwgbWFzdGVyIGJvb3QgaW1hZ2UgYXV0aGVudGljYXRpb24uCiMgUG9zc2libGUgb3B0aW9uczogPHBsYWluLCBjcmMsIHNpZ25lZCwgc2lnbmVkLWVuY3J5cHRlZCwgc2lnbmVkLW54cD4Kb3V0cHV0SW1hZ2VBdXRoZW50aWNhdGlvblR5cGU6IHNpZ25lZAojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IE91dHB1dCBJbWFnZSBuYW1lIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogVGhlIHBhdGggZm9yIHJlc3VsdCBiaW5hcnkgZmlsZS4KbWFzdGVyQm9vdE91dHB1dEZpbGU6IC4uL3dvcmtzcGFjZS9teV9tYmkuYmluCiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gUGxhaW4gYXBwbGljYXRpb24gaW1hZ2UgW1JlcXVpcmVkXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBUaGUgaW5wdXQgYXBwbGljYXRpb24gaW1hZ2UgdG8gYnkgbW9kaWZpZWQgdG8gTWFzdGVyIEJvb3QgSW1hZ2UuCmlucHV0SW1hZ2VGaWxlOiBtY3huOTQ2X2V4dF94aXBfaGVsbG9fd29ybGRfZ3JlZW5fbGVkX2JsaW5reV9sb29wLnMxOQojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gTG9hZGluZyBhZGRyZXNzIG9mIGFwcGxpY2F0aW9uIFtSZXF1aXJlZF0gPT09PT0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogQXBwbGljYXRpb24gbG9hZGluZyBhZGRyZXNzIGluIFJBTSBpZiBub3QgWGlQLCBvdGhlcndpc2UgYWRkcmVzcyBvZiBsb2FkIGluIFhpUC4Kb3V0cHV0SW1hZ2VFeGVjdXRpb25BZGRyZXNzOiAweDgwMDAxMDAwCiMgLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gRmlybXdhcmUgdmVyc2lvbi4gW09wdGlvbmFsXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLQojIERlc2NyaXB0aW9uOiBWYWx1ZSBjb21wYXJlZCB3aXRoIFNlY3VyZV9GV19WZXJzaW9uIG1vbm90b25pYyBjb3VudGVyIHZhbHVlIHN0b3JlZCBpbiBwcm90ZWN0ZWQgbWVtb3J5IChNQ1Ugc3BlY2lmaWMpLgojIElmIHZhbHVlIGlzIGxvd2VyIHRoYW4gdmFsdWUgaW4gcHJvdGVjdGVkIG1lbW9yeSwgdGhlbiBpcyBpbWFnZSByZWplY3RlZCAocm9sbGJhY2sgcHJvdGVjdGlvbikuCmZpcm13YXJlVmVyc2lvbjogMAojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gSW1hZ2UgU3ViVHlwZSBbT3B0aW9uYWxdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogSW1hZ2Ugc3VidHlwZSBkZXRlcm1pbmUgdGhlIGltYWdlIHVzZSBpbiBNQ1UuICJtYWluIiBmb3IgbWFpbiBhcHBsaWNhdGlvbiwgIm5idSIgZm9yIE5hcnJvdyBCYW5kIFVuaXQKIyBpbWFnZSBhbmQgInJlY292ZXJ5IiBmb3IgcmVjb3ZlcnkgaW1hZ2UgdHlwZQojIFBvc3NpYmxlIG9wdGlvbnM6IDxtYWluLCBuYnUsIHJlY292ZXJ5PgpvdXRwdXRJbWFnZVN1YnR5cGU6IG1haW4KIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tPT09PT0gSW1hZ2UgdmVyc2lvbi4gW09wdGlvbmFsXSA9PT09PS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IEltYWdlIHZlcnNpb24gaXMgdXNlZCBmb3IgZHVhbCBib290LiBUaGUgYm9vdCBST00gZGVjaWRlcyB3aGljaCBpbWFnZSB0byBib290IGZpcnN0IGJhc2VkIG9uIHRoZSBpbWFnZQojIHZlcnNpb24uIEl0IGJvb3RzIHRoZSBvbmUgd2l0aCB0aGUgbmV3ZXIgaW1hZ2UgdmVyc2lvbiBmaXJzdCwgYW5kIGluIGNhc2Ugb2YgYSBmYWlsdXJlLCBpdCBib290cyB0aGUgb2xkZXIgb25lLgppbWFnZVZlcnNpb246IDAKIyA9PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09CiMgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPT0gQ2VydGlmaWNhdGUgQmxvY2sgVjIuMSA9PQojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLT09PT09IENlcnRpZmljYXRlIEJsb2NrIGJpbmFyeS9jb25maWcgZmlsZSBbUmVxdWlyZWRdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IFBhdGggdG8gY2VydGlmaWNhdGUgYmxvY2sgYmluYXJ5IG9yIGNvbmZpZyBmaWxlLgpjZXJ0QmxvY2s6IGNlcnRfYmxvY2sueWFtbAojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICA9PSBJbWFnZSBTaWduaW5nIFNldHRpbmdzID09CiMgPT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PQojIC0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS09PT09PSBTaWduYXR1cmUgUHJvdmlkZXIgW0NvbmRpdGlvbmFsbHkgcmVxdWlyZWRdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0KIyBEZXNjcmlwdGlvbjogU2lnbmF0dXJlIHByb3ZpZGVyIGNvbmZpZ3VyYXRpb24gaW4gZm9ybWF0ICd0eXBlPTxpZGVudGlmaWVyPjs8a2V5MT49PHZhbHVlMT47PGtleTI+PTx2YWx1ZTI+Jy4Kc2lnblByb3ZpZGVyOiB0eXBlPXNhc3A7a2V5X251bWJlcj0wO2tleV90eXBlPXNlY3AzODRyMQojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgICAgPT0gVHJ1c3QgWm9uZSBTZXR0aW5ncyA9PQojID09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT09PT0KIyAtLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS09PT09PSBUcnVzdFpvbmUgZW5hYmxlIG9wdGlvbiBbT3B0aW9uYWxdID09PT09LS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tLS0tCiMgRGVzY3JpcHRpb246IElmIG5vdCBzcGVjaWZpZWQsIHRoZSBUcnVzdCB6b25lIGlzIGRpc2FibGVkLgplbmFibGVUcnVzdFpvbmU6IGZhbHNlCg==\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_2ee9bdbdbb6da73afb8c8ef3242eb0d0\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># ===============  Master Boot Image Configuration template for mcxn946:latest, Plain Signed XIP Image.  ===============</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526,</span><br><span class=\"yaml-commented-line\"># lpc5528, lpc5534, lpc5536, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69,</span><br><span class=\"yaml-commented-line\"># mc56f81646, mc56f81648, mc56f81666, mc56f81668, mc56f81746, mc56f81748, mc56f81766, mc56f81768, mc56f81866,</span><br><span class=\"yaml-commented-line\"># mc56f81868, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155,</span><br><span class=\"yaml-commented-line\"># mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, mwct2012, mwct2012a, mwct20d2, mwct20d2a, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                  == Basic Settings ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># --------------------------------------===== Application target [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Definition if application is Execute in Place(XiP) or loaded to RAM during reset sequence.</span><br><span class=\"yaml-commented-line\"># Possible options: <xip, load-to-ram></span><br><span class=\"yaml-key\">outputImageExecutionTarget</span>: <span class=\"yaml-value\">xip</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Type of boot image authentication [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Specification of final master boot image authentication.</span><br><span class=\"yaml-commented-line\"># Possible options: <plain, crc, signed, signed-encrypted, signed-nxp></span><br><span class=\"yaml-key\">outputImageAuthenticationType</span>: <span class=\"yaml-value\">signed</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Output Image name [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The path for result binary file.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">masterBootOutputFile</span>: <span class=\"yaml-value\">my_mbi.bin</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">masterBootOutputFile</span>: <span class=\"yaml-value\">../workspace/my_mbi.bin</span></span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Plain application image [Required] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The input application image to by modified to Master Boot Image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">inputImageFile</span>: <span class=\"yaml-value\">my_application.bin</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">inputImageFile</span>: <span class=\"yaml-value\">mcxn946_ext_xip_hello_world_green_led_blinky_loop.s19</span></span><br><span class=\"yaml-commented-line\"># --------------------------------===== Loading address of application [Required] =====---------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Application loading address in RAM if not XiP, otherwise address of load in XiP.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">outputImageExecutionAddress</span>: <span class=\"yaml-value\">0</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">outputImageExecutionAddress</span>: <span class=\"yaml-value\">0x80001000</span></span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Firmware version. [Optional] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Value compared with Secure_FW_Version monotonic counter value stored in protected memory (MCU specific).</span><br><span class=\"yaml-commented-line\"># If value is lower than value in protected memory, then is image rejected (rollback protection).</span><br><span class=\"yaml-key\">firmwareVersion</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Image SubType [Optional] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Image subtype determine the image use in MCU. \"main\" for main application, \"nbu\" for Narrow Band Unit</span><br><span class=\"yaml-commented-line\"># image and \"recovery\" for recovery image type</span><br><span class=\"yaml-commented-line\"># Possible options: <main, nbu, recovery></span><br><span class=\"yaml-key\">outputImageSubtype</span>: <span class=\"yaml-value\">main</span><br><span class=\"yaml-commented-line\"># ----------------------------------------===== Image version. [Optional] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Image version is used for dual boot. The boot ROM decides which image to boot first based on the image</span><br><span class=\"yaml-commented-line\"># version. It boots the one with the newer image version first, and in case of a failure, it boots the older one.</span><br><span class=\"yaml-key\">imageVersion</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                              == Certificate Block V2.1 ==                                             </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -----------------------------===== Certificate Block binary/config file [Required] =====------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Path to certificate block binary or config file.</span><br><span class=\"yaml-key\">certBlock</span>: <span class=\"yaml-value\">cert_block.yaml</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                              == Image Signing Settings ==                                             </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># --------------------------===== Main Certificate private key [Conditionally required] =====---------------------------</span><br><span class=\"yaml-commented-line\"># Description: Main Certificate private key used to sign certificate. It can be replaced by signProvider key.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">signPrivateKey</span>: <span class=\"yaml-value\">main_prv_key.pem</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">This is not needed as it is replaced by signProvider parameter.</span></span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;<key1>=<value1>;<key2>=<value2>'.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">signProvider</span>: <span class=\"yaml-value\">type=file;file_path=my_prv_key.pem</span> <span style=\"background-color: #FFFF00; border-\n",
       "radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The configuration of signature provider defining the actual signature provider type and its\n",
       "parameters.</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">signProvider</span>: <span class=\"yaml-value\">type=sasp;key_number=0;key_type=secp384r1</span></span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                               == Trust Zone Settings ==                                               </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== TrustZone enable option [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: If not specified, the Trust zone is disabled.</span><br><span class=\"yaml-key\">enableTrustZone</span>: <span class=\"yaml-value\">false</span><br><span class=\"yaml-commented-line\"># ---------------------------------===== TrustZone Customization file [Optional] =====----------------------------------</span><br><span class=\"yaml-commented-line\"># Description: If not specified, but TrustZone is enabled(enableTrustZone) the default values are used.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">trustZonePresetFile</span>: <span class=\"yaml-value\">my_tz_custom.yaml</span> <span style=\"background-color: #FFFF00; border-radius: 5px;\n",
       "padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">This is not needed as TrustZone is disabled</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_2ee9bdbdbb6da73afb8c8ef3242eb0d0\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># ===============  Master Boot Image Configuration template for mcxn946:latest, Plain Signed XIP Image.  ===============</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <k32w148, kw45b41z5, kw45b41z8, lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526,</span><br><span class=\"yaml-commented-line\"># lpc5528, lpc5534, lpc5536, lpc55s04, lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69,</span><br><span class=\"yaml-commented-line\"># mc56f81646, mc56f81648, mc56f81666, mc56f81668, mc56f81746, mc56f81748, mc56f81766, mc56f81768, mc56f81866,</span><br><span class=\"yaml-commented-line\"># mc56f81868, mcxa132, mcxa133, mcxa142, mcxa143, mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155,</span><br><span class=\"yaml-commented-line\"># mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946, mcxn947, mcxw716a, mcxw716c, mimxrt533s, mimxrt555s, mimxrt595s,</span><br><span class=\"yaml-commented-line\"># mimxrt685s, mimxrt798s, mwct2012, mwct2012a, mwct20d2, mwct20d2a, nhs52s04, rw610, rw612></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                  == Basic Settings ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># --------------------------------------===== Application target [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Definition if application is Execute in Place(XiP) or loaded to RAM during reset sequence.</span><br><span class=\"yaml-commented-line\"># Possible options: <xip, load-to-ram></span><br><span class=\"yaml-key\">outputImageExecutionTarget</span>: <span class=\"yaml-value\">xip</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Type of boot image authentication [Required] =====-------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Specification of final master boot image authentication.</span><br><span class=\"yaml-commented-line\"># Possible options: <plain, crc, signed, signed-encrypted, signed-nxp></span><br><span class=\"yaml-key\">outputImageAuthenticationType</span>: <span class=\"yaml-value\">signed</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Output Image name [Required] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The path for result binary file.</span><br><span class=\"yaml-key\">masterBootOutputFile</span>: <span class=\"yaml-value\">../workspace/my_mbi.bin</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Plain application image [Required] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: The input application image to by modified to Master Boot Image.</span><br><span class=\"yaml-key\">inputImageFile</span>: <span class=\"yaml-value\">mcxn946_ext_xip_hello_world_green_led_blinky_loop.s19</span><br><span class=\"yaml-commented-line\"># --------------------------------===== Loading address of application [Required] =====---------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Application loading address in RAM if not XiP, otherwise address of load in XiP.</span><br><span class=\"yaml-key\">outputImageExecutionAddress</span>: <span class=\"yaml-value\">0x80001000</span><br><span class=\"yaml-commented-line\"># ---------------------------------------===== Firmware version. [Optional] =====---------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Value compared with Secure_FW_Version monotonic counter value stored in protected memory (MCU specific).</span><br><span class=\"yaml-commented-line\"># If value is lower than value in protected memory, then is image rejected (rollback protection).</span><br><span class=\"yaml-key\">firmwareVersion</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== Image SubType [Optional] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Image subtype determine the image use in MCU. \"main\" for main application, \"nbu\" for Narrow Band Unit</span><br><span class=\"yaml-commented-line\"># image and \"recovery\" for recovery image type</span><br><span class=\"yaml-commented-line\"># Possible options: <main, nbu, recovery></span><br><span class=\"yaml-key\">outputImageSubtype</span>: <span class=\"yaml-value\">main</span><br><span class=\"yaml-commented-line\"># ----------------------------------------===== Image version. [Optional] =====-----------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Image version is used for dual boot. The boot ROM decides which image to boot first based on the image</span><br><span class=\"yaml-commented-line\"># version. It boots the one with the newer image version first, and in case of a failure, it boots the older one.</span><br><span class=\"yaml-key\">imageVersion</span>: <span class=\"yaml-value\">0</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                              == Certificate Block V2.1 ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -----------------------------===== Certificate Block binary/config file [Required] =====------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Path to certificate block binary or config file.</span><br><span class=\"yaml-key\">certBlock</span>: <span class=\"yaml-value\">cert_block.yaml</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                              == Image Signing Settings ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------===== Signature Provider [Conditionally required] =====--------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Signature provider configuration in format 'type=<identifier>;<key1>=<value1>;<key2>=<value2>'.</span><br><span class=\"yaml-key\">signProvider</span>: <span class=\"yaml-value\">type=sasp;key_number=0;key_type=secp384r1</span> <span style=\"background-color: #FFFF00;\n",
       "border-radius: 5px; padding: 2px 6px; margin-left: 5px; font-size: 0.8em;\">The configuration of signature provider defining the actual signature provider type\n",
       "and its parameters.</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                               == Trust Zone Settings ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== TrustZone enable option [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: If not specified, the Trust zone is disabled.</span><br><span class=\"yaml-key\">enableTrustZone</span>: <span class=\"yaml-value\">false</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"mcxn946_mbi.diffc\").html"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 3.1 Signature Provider configuration\n",
    "\n",
    "The signature provider configuration string must follow the format:\n",
    "\n",
    "  ```\n",
    "  \"type=<identifier>;<key1>=<value1>;<key2>=<value2>;...\"\n",
    "  ```\n",
    " - The `<identifier>` must match the `identifier` class attribute defined in the custom Signature Provider (in this example `plugins/sasp.py`).\n",
    " - The remaining key-value pairs will be passed to the `__init__` method of the given Signature Provider.\n",
    "\n",
    "\n",
    "For instance, the configuration string:\n",
    "  ```\n",
    "  \"type=file;file_path=private_key.pem\"\n",
    "  ```  \n",
    "  will instantiate the following object:  \n",
    "  ```python\n",
    "  spsdk.crypto.PlainFileSP(file_path='private_key.pem')\n",
    "  ```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Master Boot Image Generation\n",
    "\n",
    "At this point, we have everything we need to run *nxpimage* application using remote HSM for image signing."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "nxpimage -v mbi export --plugin ../_common/plugins/sasp.py --config _data/mcxn946_xip_signed.yaml \n",
      "RKTH: b7ed92485e2090838d9d1766513de63a655c626700a7241dd2d6d72160051873ac9ad63a0da3a73dbfe3b2ddc652d31f\n",
      "\u001b[37m\u001b[1mINFO:spsdk.apps.nxpimage:\n",
      "\u001b[90m+==0x0000_0000= Application Block ======+\n",
      "\u001b[90m|       Size: 13.9 kiB; 14,284 B        |\n",
      "\u001b[90m|\u001b[34m+==0x0000_0000= Application ==========+\u001b[90m|\n",
      "\u001b[90m|\u001b[34m|      Size: 13.6 kiB; 13,956 B       |\u001b[90m|\n",
      "\u001b[90m|\u001b[34m+==0x0000_3683========================+\u001b[90m|\n",
      "\u001b[90m|\u001b[32m+==0x0000_3684= Certification Block ==+\u001b[90m|\n",
      "\u001b[90m|\u001b[32m|             Size: 208 B             |\u001b[90m|\n",
      "\u001b[90m|\u001b[32m+==0x0000_3753========================+\u001b[90m|\n",
      "\u001b[90m|\u001b[36m+==0x0000_3754= Manifest =============+\u001b[90m|\n",
      "\u001b[90m|\u001b[36m|             Size: 24 B              |\u001b[90m|\n",
      "\u001b[90m|\u001b[36m+==0x0000_376b========================+\u001b[90m|\n",
      "\u001b[90m|\u001b[33m+==0x0000_376c= ECC signature ========+\u001b[90m|\n",
      "\u001b[90m|\u001b[33m|             Size: 96 B              |\u001b[90m|\n",
      "\u001b[90m|\u001b[33m+==0x0000_37cb========================+\u001b[90m|\n",
      "\u001b[90m+==0x0000_37cb==========================+\n",
      "\u001b[39m\u001b[39m\u001b[0m\n",
      "Success. (Master Boot Image: workspace/my_mbi.bin created.)\n"
     ]
    }
   ],
   "source": [
    "CONFIG_PATH = os.path.join(DATA_DIR, \"mcxn946_xip_signed.yaml\")\n",
    "OUTPUT_PATH = os.path.join(WORKSPACE, \"my_mbi.bin\")\n",
    "%! nxpimage $VERBOSITY mbi export --plugin $SASP_PLUGIN --config $CONFIG_PATH\n",
    "\n",
    "# check if the signed image exists\n",
    "assert os.path.exists(OUTPUT_PATH)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 5. Customer Manufacturing Programming Area (CMPA) generation\n",
    "\n",
    "You can generate your own CMPA template running the command `pfr get-template` and update it with your settings. \n",
    "Below, we'll compare the differences between the template and our customized example to highlight the additions we've made. Only the non-default settings are kept in this config file. \n",
    "\n",
    "> **Note**:  Pay special attention to the RoTK_USAGE register as it defines number of RoT keys in the certification block. In our case, we used 2 RoT keys, so the `RoTK2_Usage` and `RoTK3_Usage` are set to `KEY_SLOT_NOT_USED`."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pfr get-template -f mcxn946 -t cmpa -o workspace/cmpa_template.yaml --force \n",
      "The PFR cmpa template for mcxn946 has been saved into workspace/cmpa_template.yaml YAML file\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "\n",
       "        \n",
       "        <style>\n",
       "            .yaml-diff { font-family: monospace; background-color: #f0f0f0; padding: 1em; border: 1px solid #c0c0c0; }\n",
       "            .yaml-key { color: #0000CC; font-weight: bold; }\n",
       "            .yaml-value { color: #006600; }\n",
       "            .yaml-commented-line { color: #008800; }\n",
       "            .yaml-list-item { color: #660066; }\n",
       "            .diff-removed { background-color: #ffaaaa; }\n",
       "            .diff-added { background-color: #aaffaa; }\n",
       "            .yaml-comment {\n",
       "                background-color: #FF8C00;\n",
       "                color: #000000;\n",
       "                border-radius: 50%;\n",
       "                padding: 0 0.3em;\n",
       "                margin-left: 0.5em;\n",
       "                font-size: 0.8em;\n",
       "                cursor: help;\n",
       "                font-weight: bold;\n",
       "                text-shadow: 1px 1px 1px rgba(255, 255, 255, 0.7);\n",
       "            }\n",
       "            #toggleButton_d57b2e81b901f3c95e3711df3379b685 {\n",
       "                background-color: #4CAF50;\n",
       "                border: none;\n",
       "                color: white;\n",
       "                padding: 10px 20px;\n",
       "                text-align: center;\n",
       "                text-decoration: none;\n",
       "                display: inline-block;\n",
       "                font-size: 16px;\n",
       "                margin: 4px 2px;\n",
       "                cursor: pointer;\n",
       "            }\n",
       "        </style>\n",
       "        \n",
       "        \n",
       "        <script>\n",
       "        function toggleView_d57b2e81b901f3c95e3711df3379b685() {\n",
       "            var diffView = document.getElementById('diffView_d57b2e81b901f3c95e3711df3379b685');\n",
       "            var userConfigView = document.getElementById('userConfigView_d57b2e81b901f3c95e3711df3379b685');\n",
       "            var button = document.getElementById('toggleButton_d57b2e81b901f3c95e3711df3379b685');\n",
       "\n",
       "            if (diffView.style.display === 'none' && userConfigView.style.display === 'none') {\n",
       "                diffView.style.display = 'block';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show User Config';\n",
       "            } else if (diffView.style.display === 'block') {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'block';\n",
       "                button.textContent = 'Hide';\n",
       "            } else {\n",
       "                diffView.style.display = 'none';\n",
       "                userConfigView.style.display = 'none';\n",
       "                button.textContent = 'Show Diff';\n",
       "            }\n",
       "        }\n",
       "        </script>\n",
       "        \n",
       "        <div class=\"yaml-diff-container\">\n",
       "          <h3>Configuration Differences</h3>\n",
       "          <button onclick=\"toggleView_d57b2e81b901f3c95e3711df3379b685()\" id=\"toggleButton_d57b2e81b901f3c95e3711df3379b685\">Show Diff</button>\n",
       "          \n",
       "        <a href=\"data:text/plain;base64,# =========================================  PFR CMPA configuration template  ==========================================

# ======================================================================================================================
#                                                 == General Options ==
# ======================================================================================================================
# -------------------------------------===== The chip family name [Required] =====--------------------------------------
# Description: NXP chip family identifier.
# Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,
# lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,
# mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,
# mcxn947, nhs52s04>
family: mcxn946
# -----------------------------------------===== MCU revision [Optional] =====------------------------------------------
# Description: Revision of silicon. The 'latest' name, means most current revision.
# Possible options: <a0, a1, latest>
revision: latest
# ------------------------------------===== Configuration area type [Optional] =====------------------------------------
# Description: PFR / IFR type
# Possible options: <CMPA, cmpa>
type: CMPA
# ----------------------------------===== Configuration area Settings [Required] =====----------------------------------
settings:
  # ------------------------------------------===== BOOT_CFG [Optional] =====-------------------------------------------
  # Description: Offset: 0x00000000, Width: 32b; Boot Configuration
  BOOT_CFG:
    # -----------------------------------------===== BOOT_SRC [Optional] =====------------------------------------------
    # Description: Offset: 0b, Width: 2b, Primary boot source
    # - INTERNAL_FLASH_0b00, (0): Internal flash
    # - FLEXSPI_FLASH_XIP, (1): FlexSPI flash XIP image
    # - SECONDARY_BOOTLOADER, (2): Secondary Boot loader in Bank1 IFR0 (32KB)
    # - INTERNAL_FLASH_0b11, (3): Internal flash
    # Possible options: <INTERNAL_FLASH_0b00, FLEXSPI_FLASH_XIP, SECONDARY_BOOTLOADER, INTERNAL_FLASH_0b11>
    BOOT_SRC: FLEXSPI_FLASH_XIP
  # --------------------------------------===== FLEXSPI_BOOT_CFG0 [Optional] =====--------------------------------------
  # Description: Offset: 0x00000010, Width: 32b; FlexSPI Boot Configuration 0
  FLEXSPI_BOOT_CFG0:
    # -----------------------------------===== FLEXSPI_AUTO_PROBE_EN [Optional] =====-----------------------------------
    # Description: Offset: 0b, Width: 1b, Quad/Octal-SPI flash auto probe feature enable
    # - DISABLED, (0): Disable
    # - ENABLED, (1): Enable
    # Possible options: <DISABLED, ENABLED>
    FLEXSPI_AUTO_PROBE_EN: ENABLED
  SECURE_BOOT_CFG:
    # ----------------------------------------===== SEC_BOOT_EN [Optional] =====----------------------------------------
    # Description: Offset: 0b, Width: 2b, Secure boot enforcement.
    # This field defines the minimum image verification procedure (CRC32, CMAC, ECDSA sign).
    # The Image type field in header indicates the type of verification data (checksum or signature) included in it.
    # Note: Plain < CRC32 < CMAC < ECDSA
    # - ALL_IMAGES, (0): All Image types are allowed.
    # - CRC32_IMAGES, (1): Only CRC32 or signed (CMAC or ECDSA) images are allowed.
    # - SIGNED_IMAGES, (2): Only Signed (CMAC or ECDSA) images are allowed.
    # - ECDSA_SIGNED, (3): Only ECDSA signed images are allowed.
    # Possible options: <ALL_IMAGES, CRC32_IMAGES, SIGNED_IMAGES, ECDSA_SIGNED>
    SEC_BOOT_EN: SIGNED_IMAGES
    # -----------------------------------------===== ENF_CNSA [Optional] =====------------------------------------------
    # Description: Offset: 8b, Width: 2b, Enforce CNSA suite approved algorithms for secure boot, secure update and
    # debug authentication.
    # Note, CMAC image authentication is only allowed in 2b'00 setting.
    # - ALL_ALLOWED_0b00, (0): All algorithms allowed.
    # - LIMITED_0b01, (1): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.
    # - LIMITED_0b10, (2): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.
    # - LIMITED_0b11, (3): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.
    # Possible options: <ALL_ALLOWED_0b00, LIMITED_0b01, LIMITED_0b10, LIMITED_0b11>
    ENF_CNSA: LIMITED_0b01
  RoTK_USAGE:
    # ----------------------------------------===== RoTK0_Usage [Optional] =====----------------------------------------
    # Description: Offset: 0b, Width: 3b, RoT key 0 usage properties.
    # - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.
    # - DEBUG, (1): Usable as debug CA only.
    # - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.
    # - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.
    # - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.
    # - BOOT_IMAGE_KEY, (5): Usable as boot image key only.
    # - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.
    # - KEY_SLOT_NOT_USED, (7): Key slot is not used.
    # Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,
    # FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED>
    RoTK0_Usage: USABLE
    # ----------------------------------------===== RoTK1_Usage [Optional] =====----------------------------------------
    # Description: Offset: 3b, Width: 3b, RoT key 1 usage properties.
    # - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.
    # - DEBUG, (1): Usable as debug CA only.
    # - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.
    # - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.
    # - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.
    # - BOOT_IMAGE_KEY, (5): Usable as boot image key only.
    # - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.
    # - KEY_SLOT_NOT_USED, (7): Key slot is not used.
    # Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,
    # FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED>
    RoTK1_Usage: USABLE
    # ----------------------------------------===== RoTK2_Usage [Optional] =====----------------------------------------
    # Description: Offset: 6b, Width: 3b, RoT key 2 usage properties.
    # - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.
    # - DEBUG, (1): Usable as debug CA only.
    # - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.
    # - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.
    # - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.
    # - BOOT_IMAGE_KEY, (5): Usable as boot image key only.
    # - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.
    # - KEY_SLOT_NOT_USED, (7): Key slot is not used.
    # Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,
    # FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED>
    RoTK2_Usage: KEY_SLOT_NOT_USED
    # ----------------------------------------===== RoTK3_Usage [Optional] =====----------------------------------------
    # Description: Offset: 9b, Width: 3b, RoT key 3 usage properties.
    # - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.
    # - DEBUG, (1): Usable as debug CA only.
    # - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.
    # - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.
    # - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.
    # - BOOT_IMAGE_KEY, (5): Usable as boot image key only.
    # - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.
    # - KEY_SLOT_NOT_USED, (7): Key slot is not used.
    # Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,
    # FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED>
    RoTK3_Usage: KEY_SLOT_NOT_USED
    # -----------------------------------------===== SKIP_DICE [Optional] =====-----------------------------------------
    # Description: Offset: 12b, Width: 1b, Skip DICE computation.
    # - ENABLE_DICE, (0): Enable DICE
    # - DISABLE_DICE, (1): Disable DICE
    # Possible options: <ENABLE_DICE, DISABLE_DICE>
    SKIP_DICE: DISABLE_DICE
\" download=\"user_config.yaml\">\n",
       "            <button style=\"background-color: #4CAF50; border: none; color: white; padding: 10px 20px; text-align: center; text-decoration: none; display: inline-block; font-size: 16px; margin: 4px 2px; cursor: pointer;\">\n",
       "                Download Config\n",
       "            </button>\n",
       "        </a>\n",
       "        \n",
       "          <div id=\"diffView_d57b2e81b901f3c95e3711df3379b685\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =========================================  PFR CMPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==                                                 </span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,</span><br><span class=\"yaml-commented-line\"># mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,</span><br><span class=\"yaml-commented-line\"># mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CMPA, cmpa></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CMPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>:<br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG [Optional] =====-------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000000, Width: 32b; Boot Configuration</span><br><span class=\"yaml-key\">  BOOT_CFG</span>:<br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== BOOT_SRC [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Primary boot source</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b00, (0): Internal flash</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_FLASH_XIP, (1): FlexSPI flash XIP image</span><br>    <span class=\"yaml-commented-line\"># - SECONDARY_BOOTLOADER, (2): Secondary Boot loader in Bank1 IFR0 (32KB)</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b11, (3): Internal flash</span><br>    <span class=\"yaml-commented-line\"># Possible options: <INTERNAL_FLASH_0b00, FLEXSPI_FLASH_XIP, SECONDARY_BOOTLOADER, INTERNAL_FLASH_0b11></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    BOOT_SRC</span>: <span class=\"yaml-value\">FLEXSPI_FLASH_XIP</span></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_SRC</span>: <span class=\"yaml-value\">INTERNAL_FLASH_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_BOOT_IF [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, ISP boot interface</span><br>    <span class=\"yaml-commented-line\"># - AUTO_ISP, (0): Auto ISP</span><br>    <span class=\"yaml-commented-line\"># - UART_ISP, (1): UART ISP</span><br>    <span class=\"yaml-commented-line\"># - SPI_SLAVE, (2): SPI Slave ISP</span><br>    <span class=\"yaml-commented-line\"># - I2C_SLAVE, (3): I2C slave ISP</span><br>    <span class=\"yaml-commented-line\"># - USB0_HID, (4): USB0_HID</span><br>    <span class=\"yaml-commented-line\"># - USB1_HID, (5): USB1_HID</span><br>    <span class=\"yaml-commented-line\"># - CAN_ISP, (6): CAN ISP</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_ISP, UART_ISP, SPI_SLAVE, I2C_SLAVE, USB0_HID, USB1_HID, CAN_ISP, Reserved></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_BOOT_IF</span>: <span class=\"yaml-value\">AUTO_ISP</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_BOOT_SRC [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Recovery boot source</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Recovery boot disabled.</span><br>    <span class=\"yaml-commented-line\"># - XIP_IMAGE, (1): XIP image in Bank1 IFR0 (32KB).</span><br>    <span class=\"yaml-commented-line\"># - SB3_IMAGE, (2): SB3 image in 1-bit SPI flash connected to FlexComm. FC7 used for this function by default</span><br>    <span class=\"yaml-commented-line\"># overlaps with FlexSPI A.</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (3): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, XIP_IMAGE, SB3_IMAGE, Reserved></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_SRC</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== BOOT_SPEED [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, Core Clock</span><br>    <span class=\"yaml-commented-line\"># - FRO_48_MHZ, (0): 48Mhz FRO @ 1.0V</span><br>    <span class=\"yaml-commented-line\"># - FRO_72_MHZ, (1): 72MHz FRO @ 1.1V</span><br>    <span class=\"yaml-commented-line\"># - FRO_144_MHZ, (2): 144MHz FRO @ 1.2V</span><br>    <span class=\"yaml-commented-line\"># - PLL_150_MHZ, (3): 150MHz PLL @ 1.2V</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FRO_48_MHZ, FRO_72_MHZ, FRO_144_MHZ, PLL_150_MHZ></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_SPEED</span>: <span class=\"yaml-value\">FRO_48_MHZ</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== HEADER [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, CMPA Header marker should be set to 0x5963. After this header is set, all</span><br>    <span class=\"yaml-commented-line\"># non-zero values will take effect; leaving all settings at 0xff will cause undefined behavior. It is recommended to</span><br>    <span class=\"yaml-commented-line\"># set all values to 0x00 before setting the CMPA header value.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    HEADER</span>: <span class=\"yaml-value\">22883</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== FLASH_CFG [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000004, Width: 32b; Flash Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLASH_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLASH_REMAP_SIZE [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 5b, Flash remap size.</span><br>    <span class=\"yaml-commented-line\"># FLASH_REMAP_SIZE defines the size of the secondary boot image</span><br>    <span class=\"yaml-commented-line\"># (the range of flash addresses that will be remapped)in internal flash, where remapped</span><br>    <span class=\"yaml-commented-line\"># address end = (FLASH_REMAP_SIZE + 1) * 32 KB. For example, if FLASH_REMAP_SIZE = 2,</span><br>    <span class=\"yaml-commented-line\"># then the first 96KB of addresses will be remapped to flash bank1 instead of flash bank0</span><br>    <span class=\"yaml-commented-line\"># when remap is active. Set this field to 0 if you do not want to use the flash remap feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLASH_REMAP_SIZE</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== OEM_BANK1_IFR0_PROT [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 3b, Defines protection for Bank1_IFR0 area based on usage.</span><br>    <span class=\"yaml-commented-line\"># Note, if the SBL / Recovery image size is more than IFR0 size of 32KB then sectors from users flash can be</span><br>    <span class=\"yaml-commented-line\"># associated for extended image size using CMPA.REC_IMG_EXT0/1.</span><br>    <span class=\"yaml-commented-line\"># - OEM_ROM_RWXL_CODE, (0): Not determined by ROM (MBC fields are modified by OEM code)</span><br>    <span class=\"yaml-commented-line\"># - OEM_ROOT_RWXL_1010, (1): Used as OEM Root of Trust image, in other words secondary boot loader (OEM_SBL). MBC</span><br>    <span class=\"yaml-commented-line\"># protection bits set as RWXL = 1010. Updatable by OEM code later.</span><br>    <span class=\"yaml-commented-line\"># - OEM_SBL_RWXL_1011, (2): Used as OEM_SBL. MBC protection bits set as RWXL = 1011.</span><br>    <span class=\"yaml-commented-line\"># - OEM_SBL_RWXL_0011, (3): Used as OEM_SBL. MBC protection bits set as RWXL = 0011.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_1010, (4): Used as OEM recovery boot image with MBC protection RWXL = 1010 on ROM exiting to</span><br>    <span class=\"yaml-commented-line\"># recovery image. But set to  RWXL = 1010 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_1011, (5): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 1011 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_0011, (6): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 0011 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># - OEM_REC_RWXL_0001, (7): Used as OEM_RCVRY_IMG with MBC protection RWXL = 1010 on ROM exiting to recovery image.</span><br>    <span class=\"yaml-commented-line\"># But set to  RWXL = 0001 on ROM exiting to user image.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <OEM_ROM_RWXL_CODE, OEM_ROOT_RWXL_1010, OEM_SBL_RWXL_1011, OEM_SBL_RWXL_0011, OEM_REC_RWXL_1010,</span><br>    <span class=\"yaml-commented-line\"># OEM_REC_RWXL_1011, OEM_REC_RWXL_0011, OEM_REC_RWXL_0001></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    OEM_BANK1_IFR0_PROT</span>: <span class=\"yaml-value\">OEM_ROM_RWXL_CODE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_PIN_ENTRY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Disable ISP mode entry through pin assertion.</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_PIN_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_DM_ENTRY [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 2b, Disable ISP mode entry through debug mailbox command.</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_DM_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_API_ENTRY [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, Disable ISP mode entry through ROM API call.</span><br>    <span class=\"yaml-commented-line\"># ISP mode can be entered through ROM API invocation</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_API_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_FT_ENTRY [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Disable ISP mode entry through image authentication failure</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b00, (0): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): ISP entry disabled</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b10, (2): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># - ALLOWED_0b11, (3): ISP entry allowed</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALLOWED_0b00, DISABLED_0b01, ALLOWED_0b10, ALLOWED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_FT_ENTRY</span>: <span class=\"yaml-value\">ALLOWED_0b00</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_LED_STATUS [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000008, Width: 32b; Boot LED Status</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_LED_STATUS</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_BOOT_LED [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Assert on recovery boot.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high, identified by this field whenever primary boot fails and fall through to recovery</span><br>    <span class=\"yaml-commented-line\"># boot source.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_LED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_BOOT_LED [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 8b, Assert on ISP fall through.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high identified by this field whenever primary boot fails and execution falls through to</span><br>    <span class=\"yaml-commented-line\"># ISP mode.</span><br>    <span class=\"yaml-commented-line\"># [[4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_BOOT_LED</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== BOOT_FAIL_LED [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Assert on fatal errors during boot.</span><br>    <span class=\"yaml-commented-line\"># ROM drives the GPIO pin high identified by this field whenever primary boot fails due to fatal errors before</span><br>    <span class=\"yaml-commented-line\"># locking-up/reset.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number. P0_0 and P0_1 are not supported.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number. Only 0 - 4  ports are allowed.</span><br>    <span class=\"yaml-commented-line\"># If this feature is not use then set this field to 0x00.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    BOOT_FAIL_LED</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== BOOT_TIMERS [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000000C, Width: 32b; Boot Timers</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  BOOT_TIMERS</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== POWERDOWN_TIMEOUT_SECS [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Power down timeout.</span><br>    <span class=\"yaml-commented-line\"># ISP mode peripheral detection timeout value in seconds.</span><br>    <span class=\"yaml-commented-line\"># If a non-zero value is program and peripheral activity is not detected within the number of seconds specified</span><br>    <span class=\"yaml-commented-line\"># here, then the device will go to power down mode to conserve power.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    POWERDOWN_TIMEOUT_SECS</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== WDOG_TIMEOUT_COUNT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, WDOG timeout.</span><br>    <span class=\"yaml-commented-line\"># Upper 16 bits of 24-bit count value in WWDT0_TC register Timeout value in seconds. The lower 8 bits of  WWDT0_TC</span><br>    <span class=\"yaml-commented-line\"># are set to 0.</span><br>    <span class=\"yaml-commented-line\"># When a non-zero value is programmed in this field ROM configures the watch dog timer to reset the device on</span><br>    <span class=\"yaml-commented-line\"># timeout before passing execution control to user code.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    WDOG_TIMEOUT_COUNT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_BOOT_CFG0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000010, Width: 32b; FlexSPI Boot Configuration 0</span><br><span class=\"yaml-key\">  FLEXSPI_BOOT_CFG0</span>:<br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_AUTO_PROBE_EN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Quad/Octal-SPI flash auto probe feature enable</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enable</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_AUTO_PROBE_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    FLEXSPI_AUTO_PROBE_EN</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_PROBE_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 3b, Quad/Octal-SPI flash probe type.</span><br>    <span class=\"yaml-commented-line\"># Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set.</span><br>    <span class=\"yaml-commented-line\"># - QUADSPI_NOR, (0): QuadSPI NOR</span><br>    <span class=\"yaml-commented-line\"># - MACRONIC_OCTAL_FLASH, (1): Macronix Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - MICRON_OCTAL_FLASH, (2): Micron Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - ADESTO_OCTAL_FLASH, (3): Adesto Octal FLASH</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b100, (4): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b101, (5): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <QUADSPI_NOR, MACRONIC_OCTAL_FLASH, MICRON_OCTAL_FLASH, ADESTO_OCTAL_FLASH, Reserved_0b100,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b101, Reserved_0b110, Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PROBE_TYPE</span>: <span class=\"yaml-value\">QUADSPI_NOR</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== FLEXSPI_FLASH_TYPE [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 4b, Width: 3b, Define typical Serial NOR Flash types.</span><br>    <span class=\"yaml-commented-line\"># This field is always used irrespective of FLEXSPI_AUTO_PROBE_EN value.</span><br>    <span class=\"yaml-commented-line\"># - QSPI_ADDR_3B, (0): QSPI_ADDR_3B</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b001, (1): Reserved</span><br>    <span class=\"yaml-commented-line\"># - HYPER_1V8, (2): HYPER_1V8</span><br>    <span class=\"yaml-commented-line\"># - HYPER_3V3, (3): HYPER_3V3</span><br>    <span class=\"yaml-commented-line\"># - DDR_MXIC, (4): FlexSPI_DDR_MXIC</span><br>    <span class=\"yaml-commented-line\"># - DDR_MICRON, (5): FlexSPI_DDR_MICRON</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <QSPI_ADDR_3B, Reserved_0b001, HYPER_1V8, HYPER_3V3, DDR_MXIC, DDR_MICRON, Reserved_0b110,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FLASH_TYPE</span>: <span class=\"yaml-value\">QSPI_ADDR_3B</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_DUMMY_CYCLES [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 4b, Quad/Octal-SPI dummy cycles for read command.</span><br>    <span class=\"yaml-commented-line\"># If a non-zero value is programmed in this field, then the value is used to override the default number of dummy</span><br>    <span class=\"yaml-commented-line\"># cycles for a fast read command read from the serial flash's SFDP information.</span><br>    <span class=\"yaml-commented-line\"># Note: this field is only used if FLEXSPI_AUTO_PROBE_EN is set.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DUMMY_CYCLES</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_FREQUENCY [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 11b, Width: 3b, Quad/Octal-SPI flash interface frequency.</span><br>    <span class=\"yaml-commented-line\"># Note, this field is used when FLEXSPI_AUTO_PROBE_EN is set.</span><br>    <span class=\"yaml-commented-line\"># - MHZ_75, (0): 75Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_60, (1): 60Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_50, (2): 50Mhz</span><br>    <span class=\"yaml-commented-line\"># - MHZ_100, (3): 100Mhz</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b100, (4): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b101, (5): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b110, (6): Reserved</span><br>    <span class=\"yaml-commented-line\"># - Reserved_0b111, (7): Reserved</span><br>    <span class=\"yaml-commented-line\"># Possible options: <MHZ_75, MHZ_60, MHZ_50, MHZ_100, Reserved_0b100, Reserved_0b101, Reserved_0b110,</span><br>    <span class=\"yaml-commented-line\"># Reserved_0b111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_FREQUENCY</span>: <span class=\"yaml-value\">MHZ_75</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_RESET_ENABLE [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Use O/QSPI_RESET_PIN to reset the flash device.</span><br>    <span class=\"yaml-commented-line\"># - NO_RESET, (0): NO_RESET(O/QSPI device reset pin is not connected or available</span><br>    <span class=\"yaml-commented-line\"># - EN_RESET, (1): EN_RESET(O/QSPI device reset pin is connected to a GPIO (QSPI_RESET_PIN)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_RESET, EN_RESET></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_ENABLE</span>: <span class=\"yaml-value\">NO_RESET</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_RESET_GPIO_PORT [Optional] =====----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 3b, When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO  port number to</span><br>    <span class=\"yaml-commented-line\"># use for O/QSPI reset function.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_GPIO_PORT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_RESET_GPIO_PIN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 5b, When FLEXSPI_RESET_ENABLE = 1, this field determines the GPIO  pin number to</span><br>    <span class=\"yaml-commented-line\"># use for O/QSPI reset function.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_RESET_GPIO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== FLEXSPI_HOLD_TIME [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 23b, Width: 2b, Delay after reset before accessing Quad/Octal-SPI flash devices.</span><br>    <span class=\"yaml-commented-line\"># Note, for POR in addition to this wait time FLEXSPI_PWR_HOLD_TIME is added.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_500US, (0): Wait for 500 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_1MS, (1): Wait for 1 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_3MS, (2): Wait for 3 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_10MS, (3): Wait for 10 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <WAIT_500US, WAIT_1MS, WAIT_3MS, WAIT_10MS></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_HOLD_TIME</span>: <span class=\"yaml-value\">WAIT_500US</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_PWR_HOLD_TIME [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 25b, Width: 4b, Delay after POR before accessing Quad/Octal-SPI flash devices in addition to</span><br>    <span class=\"yaml-commented-line\"># delay defined by FLEXSPI_HOLD TIME field.</span><br>    <span class=\"yaml-commented-line\"># - NO_DELAY, (0): No delay</span><br>    <span class=\"yaml-commented-line\"># - WAIT_100US, (1): Waits additional 100 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_500US, (2): Waits additional 500 microseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_1MS, (3): Waits additional 1 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_10MS, (4): Waits additional 10 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_20MS, (5): Waits additional 20 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_40MS, (6): Waits additional 40 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_60MS, (7): Waits additional 60 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_80MS, (8): Waits additional 80 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_100SM, (9): Waits additional 100 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_120MS, (10): Waits additional 120 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_140MS, (11): Waits additional 140 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_160MS, (12): Waits additional 160 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_180MS, (13): Waits additional 180 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_200MS, (14): Waits additional 200 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># - WAIT_220MS, (15): Waits additional 220 milliseconds.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_DELAY, WAIT_100US, WAIT_500US, WAIT_1MS, WAIT_10MS, WAIT_20MS, WAIT_40MS, WAIT_60MS,</span><br>    <span class=\"yaml-commented-line\"># WAIT_80MS, WAIT_100SM, WAIT_120MS, WAIT_140MS, WAIT_160MS, WAIT_180MS, WAIT_200MS, WAIT_220MS></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_PWR_HOLD_TIME</span>: <span class=\"yaml-value\">NO_DELAY</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== PORT_SEL [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 31b, Width: 1b, Defined which FlexSPI portA/B is used for boot.</span><br>    <span class=\"yaml-commented-line\"># - PORT_A, (0): PORT A</span><br>    <span class=\"yaml-commented-line\"># - PORT_B, (1): PORT B</span><br>    <span class=\"yaml-commented-line\"># Possible options: <PORT_A, PORT_B></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PORT_SEL</span>: <span class=\"yaml-value\">PORT_A</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_BOOT_CFG1 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000014, Width: 32b; FlexSPI Boot Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  FLEXSPI_BOOT_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== FLEXSPI_DELAY_CELL_NUM [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 7b, Delay cell numbers for Flash read sampling via DQS (either internal loopback</span><br>    <span class=\"yaml-commented-line\"># or external DQS).</span><br>    <span class=\"yaml-commented-line\"># The value provided here is loaded into the FLEXSPIn_DLLnCR.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_DELAY_CELL_NUM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_IMAGE_OFFSET [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 10b, Any offset in memory mapped FlexSPI Flash area could be remapped to offset</span><br>    <span class=\"yaml-commented-line\"># zero to support  eXecute In Place (XIP) of image programmed at different offset.</span><br>    <span class=\"yaml-commented-line\"># This allows to build all update images with same RO base address, which are programmed at offset 0 or higher</span><br>    <span class=\"yaml-commented-line\"># offset.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># FLEXSPI_IMAGE_OFFSET field specifies the offset location of the second image. FLEXSPI_REMAP_IMAGE_SIZE field</span><br>    <span class=\"yaml-commented-line\"># specifies the size multiple to determine the size of area to be remapped.</span><br>    <span class=\"yaml-commented-line\"># If this field is left blank boot ROM will not enable FlexSPI remap feature.</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># The physical flash offset is computed as below:</span><br><span class=\"diff-removed\"></span><br>    <span class=\"yaml-commented-line\"># physical offset = FLEXSPI_IMAGE_OFFSET * 256KByte;</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_IMAGE_OFFSET</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------===== FLEXSPI_REMAP_IMAGE_SIZE [Optional] =====----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 17b, Width: 4b, Any offset in memory mapped FlexSPI Flash area could be remapped to offset</span><br>    <span class=\"yaml-commented-line\"># zero to support eXecute In Place (XIP) of image programmed at different offset. This allows to build all update</span><br>    <span class=\"yaml-commented-line\"># images with same RO base address, which are programmed at offset 0 or higher offset. FLEXSPI_IMAGE_OFFSET field</span><br>    <span class=\"yaml-commented-line\"># specifies the offset location of second image. FLEXSPI_REMAP_IMAGE_SIZE field specifies the size multiple to</span><br>    <span class=\"yaml-commented-line\"># determine the size of area to be remapped.</span><br>    <span class=\"yaml-commented-line\"># NOTE: FlexSPI remap size cannot exceed the start address of boot image 1.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_OFFSET, (0): Remap size = FLEXSPI_IMAGE_OFFSET * 256KByte; ''  SIZE_OFFSET ''Size of the remapped area (aka</span><br>    <span class=\"yaml-commented-line\"># second half) is same as first half. It is determined by FLEXSPI_IMAGE_OFFSET Field.</span><br>    <span class=\"yaml-commented-line\"># - SIZE_1MB, (1): Size of remapped area is 1MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_2MB, (2): Size of remapped area is 2MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_3MB, (3): Size of remapped area is 3MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_4MB, (4): Size of remapped area is 4MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_5MB, (5): Size of remapped area is 5MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_6MB, (6): Size of remapped area is 6MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_7MB, (7): Size of remapped area is 7MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_8MB, (8): Size of remapped area is 8MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_9MB, (9): Size of remapped area is 9MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_10MB, (10): Size of remapped area is 10MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_11MB, (11): Size of remapped area is 11MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_12MB, (12): Size of remapped area is 12MByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_256KB, (13): Size of remapped area is 256KByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_512KB, (14): Size of remapped area is 512KByte</span><br>    <span class=\"yaml-commented-line\"># - SIZE_768KB, (15): Size of remapped area is 768KByte</span><br>    <span class=\"yaml-commented-line\"># Possible options: <SIZE_OFFSET, SIZE_1MB, SIZE_2MB, SIZE_3MB, SIZE_4MB, SIZE_5MB, SIZE_6MB, SIZE_7MB, SIZE_8MB,</span><br>    <span class=\"yaml-commented-line\"># SIZE_9MB, SIZE_10MB, SIZE_11MB, SIZE_12MB, SIZE_256KB, SIZE_512KB, SIZE_768KB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FLEXSPI_REMAP_IMAGE_SIZE</span>: <span class=\"yaml-value\">SIZE_OFFSET</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_FLASH_CFG0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000018, Width: 32b; Recovery SPI Flash Configuration 0</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_SPI_FLASH_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_SCK_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_SCK ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SCK pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SCK_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== REC_SPI_SCK_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_SCK_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SCK_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for SPI ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_MOSI_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_MOSI ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MOSI pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MOSI_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_MOSI_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_MOSI_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MOSI_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_FLASH_CFG1 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000001C, Width: 32b; Recovery SPI Flash Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_SPI_FLASH_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_MISO_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_MISO ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MISO pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MISO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_MISO_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_MISO_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_MISO_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_SPI_SSEL_PIN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_SSEL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SSEL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------===== REC_SPI_SSEL_FUNC_SLOT [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># REC_SPI_SSEL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== REC_SPI_SSEL_X [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, SPI chip select number.</span><br>    <span class=\"yaml-commented-line\"># FlexComm SPI interfaces supports up to four chip selects.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_SPI_SSEL_X</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== REC_BOOT_PIN_CUST [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Use customer defined pins for 1-bit SPI recovery boot pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUSTOMER_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_ROM_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_ROM_0b00, CUSTOMER_DEF_0b01, DEFAULT_ROM_0b10, DEFAULT_ROM_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_BOOT_PIN_CUST</span>: <span class=\"yaml-value\">DEFAULT_ROM_0b00</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_UART_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000020, Width: 32b; ISP UART Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_UART_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UART_RX_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default UART RX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as UART_RX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_RX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_RX_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># UART_RX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_RX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for UART ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UART_TX_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default UART TX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as UART_TX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_TX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== UART_TX_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># UART_TX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UART_TX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_I2C_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000024, Width: 32b; ISP I2C Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_I2C_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== I2C_SCL_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default I2C SCL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as I2C_SCL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SCL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== I2C_SCL_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># I2C_SCL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SCL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== I2C_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for I2C ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== I2C_SDA_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default I2C SDA ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as I2C_SDA pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SDA_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== I2C_SDA_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># I2C_SDA_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SDA_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_CAN_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000028, Width: 32b; ISP CAN Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_CAN_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CAN_RX_PIN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default CAN RX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as CAN_RX pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_RX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CAN_RX_FUNC_SLOT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by CAN_RX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_RX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CAN_ISP_INST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the instance used for CAN ISP mode.</span><br>    <span class=\"yaml-commented-line\"># 0: For CAN0.</span><br>    <span class=\"yaml-commented-line\"># 1: For CAN1.</span><br>    <span class=\"yaml-commented-line\"># Others: Reserved.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_ISP_INST</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CAN_TX_PIN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default CAN TX ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as CAN_TX pin.</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_TX_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== CAN_TX_FUNC_SLOT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># CAN_TX_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_TX_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== CAN_BAUD_RATE [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 4b, CAN baud rate.</span><br>    <span class=\"yaml-commented-line\"># Baud rate configured during CAN ISP mode.</span><br>    <span class=\"yaml-commented-line\"># 2b'0000: Auto baud detection (125K, 250K, 500K, 750K, 1M).</span><br>    <span class=\"yaml-commented-line\"># 2b'0101 and above: 1000 kbps and auto baud detection.</span><br>    <span class=\"yaml-commented-line\"># - AUTO_DETECT, (0): Auto baud detection (125K, 250K, 500K, 750k, 1M).</span><br>    <span class=\"yaml-commented-line\"># - KBPS_125, (1): 125 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_250, (2): 250 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_500, (3): 500 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_750, (4): 750 kbps</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0101, (5): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0110, (6): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b0111, (7): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1000, (8): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1001, (9): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1010, (10): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1011, (11): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1100, (12): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1101, (13): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1110, (14): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># - KBPS_AUTO_0b1111, (15): 1000 kbps and auto baud detection</span><br>    <span class=\"yaml-commented-line\"># Possible options: <AUTO_DETECT, KBPS_125, KBPS_250, KBPS_500, KBPS_750, KBPS_AUTO_0b0101, KBPS_AUTO_0b0110,</span><br>    <span class=\"yaml-commented-line\"># KBPS_AUTO_0b0111, KBPS_AUTO_0b1000, KBPS_AUTO_0b1001, KBPS_AUTO_0b1010, KBPS_AUTO_0b1011, KBPS_AUTO_0b1100,</span><br>    <span class=\"yaml-commented-line\"># KBPS_AUTO_0b1101, KBPS_AUTO_0b1110, KBPS_AUTO_0b1111></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CAN_BAUD_RATE</span>: <span class=\"yaml-value\">AUTO_DETECT</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_SPI_CFG0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000002C, Width: 32b; ISP SPI Configuration 0</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_SPI_CFG0</span>:</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SPI_SCK_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_SCK ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SCK pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SCK_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== SPI_SCK_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_SCK_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SCK_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== SPI_ISP_FLEXCOM [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 4b, Identifies the FlexComm used for SPI ISP mode.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_ISP_FLEXCOM</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_MOSI_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_MOSI ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MOSI pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MOSI_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_MOSI_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_MOSI_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MOSI_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_SPI_CFG1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000030, Width: 32b; ISP SPI Configuration 1</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_SPI_CFG1</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_MISO_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default SPI_MISO ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_MISO pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MISO_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_MISO_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_MISO_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_MISO_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== SPI_SSEL_PIN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 8b, Override default SPI_SSEL ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as SPI_SSEL pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SSEL_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== SPI_SSEL_FUNC_SLOT [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># SPI_SSEL_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPI_SSEL_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ISP_SPI_SSEL_X [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, SPI chip select number.</span><br>    <span class=\"yaml-commented-line\"># FlexComm SPI interfaces supports up to four chip selects.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_SPI_SSEL_X</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_USB_ID [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000034, Width: 32b; ISP USB Identification</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_USB_ID</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== USB_Vendor_ID [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 16b, Customer defined USB vendor ID used during USB-ISP mode device enumeration.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_Vendor_ID</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== USB_Product_ID [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Customer defined USB product ID used during USB-ISP mode device enumeration.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB_Product_ID</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== ISP_USB_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000038, Width: 32b; ISP USB Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_USB_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== USB0_VBUS_PIN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, Override default USBx_VBUS_DETECT ISP pin.</span><br>    <span class=\"yaml-commented-line\"># Identifies the pin to be used as USBx_VBUS detect pin.</span><br>    <span class=\"yaml-commented-line\"># [4:0] GPIO Pin number</span><br>    <span class=\"yaml-commented-line\"># [7:5] GPIO port number</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB0_VBUS_PIN</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== USB0_VBUS_FUNC_SLOT [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 4b, Identifies the ALT pin mux function to use for the pin selected by</span><br>    <span class=\"yaml-commented-line\"># USBx_VBUS_PIN.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    USB0_VBUS_FUNC_SLOT</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== EXT_XTAL_CLK [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 3b, USB PHY input clock frequency.</span><br>    <span class=\"yaml-commented-line\"># For USB high speed PHY external XTAL input is needed. This field specifies the frequency of XTAL used on board.</span><br>    <span class=\"yaml-commented-line\"># - XTAL_24MHZ, (0): 24MHz input clock (Divide by 20)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_30MHZ, (1): 30MHz input clock (Divide by 16)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_32MHZ, (2): 32MHz input clock (Divide by 15)</span><br>    <span class=\"yaml-commented-line\"># - Reserved, (3): Reserved</span><br>    <span class=\"yaml-commented-line\"># - XTAL_20MHZ, (4): 20MHz input clock (Divide by 24)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_19_2MHZ, (5): 19.2MHz input clock (Divide by 25)</span><br>    <span class=\"yaml-commented-line\"># - XTAL_16MHZ, (6): 16MHz input clock (Divide by 30) - Default option when CMPA is blank.</span><br>    <span class=\"yaml-commented-line\"># - XTAL_12MHZ, (7): 12MHz input clock (Divide by 40)</span><br>    <span class=\"yaml-commented-line\"># Possible options: <XTAL_24MHZ, XTAL_30MHZ, XTAL_32MHZ, Reserved, XTAL_20MHZ, XTAL_19_2MHZ, XTAL_16MHZ, XTAL_12MHZ></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    EXT_XTAL_CLK</span>: <span class=\"yaml-value\">XTAL_24MHZ</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== PRE_DIV [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 19b, Width: 1b, Enable Pre-divider.</span><br>    <span class=\"yaml-commented-line\"># Needed to support 48MHz and other high speed crystals.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enable</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    PRE_DIV</span>: <span class=\"yaml-value\">DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_MISC_CFG [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000003C, Width: 32b; ISP Miscellaneous Configuration</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ISP_MISC_CFG</span>:</span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== I2C_SLAVE_ADDR [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 8b, I2C slave address.</span><br>    <span class=\"yaml-commented-line\"># A 7-bit Address used for selecting our device on shared I2C bus system.</span><br>    <span class=\"yaml-commented-line\"># By default  ROM uses 0x10 as slave address. If this address conflicts with another slave on board  customer could</span><br>    <span class=\"yaml-commented-line\"># use this field to override the address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    I2C_SLAVE_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_USB_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Use customer defined GPIO for USB VBUS detect function during ISP mode.</span><br>    <span class=\"yaml-commented-line\"># - DEDICATED, (0): Use dedicated VBUS pins.</span><br>    <span class=\"yaml-commented-line\"># - USB0_VBUS, (1): Customer defined GPIO for USB0_VBUS detect.</span><br>    <span class=\"yaml-commented-line\"># - USB1_VBUS, (2): Customer defined GPIO for USB1_VBUS detect.</span><br>    <span class=\"yaml-commented-line\"># - VDD_USB, (3): Use VDD_USB for VBUS presence. On board regulator should generate VDD_USB voltage using 5V input</span><br>    <span class=\"yaml-commented-line\"># fo VBUS pin on connector.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEDICATED, USB0_VBUS, USB1_VBUS, VDD_USB></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_USB_CUST</span>: <span class=\"yaml-value\">DEDICATED</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_CAN_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Use customer defined CAN ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CAN_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_SPI_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Use customer defined SPI ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_SPI_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_I2C_CUST [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Use customer defined I2C ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_I2C_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ISP_UART_CUST [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Use customer defined UART ISP pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b00, (0): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - CUST_DEF_0b01, (1): Customer defined.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b10, (2): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># - DEFAULT_0b11, (3): Default ROM defined pins.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DEFAULT_0b00, CUST_DEF_0b01, DEFAULT_0b10, DEFAULT_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_UART_CUST</span>: <span class=\"yaml-value\">DEFAULT_0b00</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_PIN [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000040, Width: 32b; Credential Constraints for SoC specific Use Pinned</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  DCFG_CC_SOCU_PIN</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non-secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Boot Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-invasive Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Enable</span><br>    <span class=\"yaml-commented-line\"># - USE_DAP, (0): Use DAP to enable</span><br>    <span class=\"yaml-commented-line\"># - FIXED_STATE, (1): Fixed state</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USE_DAP, FIXED_STATE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">USE_DAP</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== UUID_CHECK [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 15b, Width: 1b, Enforce UUID match during Debug authentication.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Debug certificate can be used with all devices.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Debug certificate per device with matching UUID is needed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    UUID_CHECK</span>: <span class=\"yaml-value\">DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== DCFG_CC_SOCU_DFLT [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000044, Width: 32b; Credential Constraints for SoC specific Use Debug Filter</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  DCFG_CC_SOCU_DFLT</span>:</span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== NIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Non Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------------===== DBGEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Non-secure Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPNIDEN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 2b, Width: 1b, Secure Non-invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPNIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== SPIDEN [Optional] =====-------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 1b, Secure Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SPIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== DSP_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 5b, Width: 1b, DSP Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DSP_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== ISP_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 1b, ISP Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ISP_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== FA_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 7b, Width: 1b, FA Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FA_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ME_CMD_EN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 1b, Flash Mass Erase Command Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ME_CMD_EN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_NIDEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 1b, Second CM33 Non-Invasive Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CPU1_NIDEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== CPU1_DBGEN [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 1b, Second CM33 Debug Fixed State</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    CPU1_DBGEN</span>: <span class=\"yaml-value\">DISABLED</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== VENDOR_USAGE [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000048, Width: 32b; Vendor Usage</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  VENDOR_USAGE</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== VENDOR_USAGE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 16b, Vendor Usage [31:16].</span><br>    <span class=\"yaml-commented-line\"># Upper 16 bits of vendor usage field defined in DAP. Lower 16-bits come from customer field area</span><br>    <span class=\"yaml-commented-line\"># (CFPA.DBG_REVOKE_VU).</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    VENDOR_USAGE</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ---------------------------------------===== SECURE_BOOT_CFG [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000050, Width: 32b; Secure Boot Configuration</span><br><span class=\"yaml-key\">  SECURE_BOOT_CFG</span>:<br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_EN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Secure boot enforcement.</span><br>    <span class=\"yaml-commented-line\"># This field defines the minimum image verification procedure (CRC32, CMAC, ECDSA sign).</span><br>    <span class=\"yaml-commented-line\"># The Image type field in header indicates the type of verification data (checksum or signature) included in it.</span><br>    <span class=\"yaml-commented-line\"># Note: Plain < CRC32 < CMAC < ECDSA</span><br>    <span class=\"yaml-commented-line\"># - ALL_IMAGES, (0): All Image types are allowed.</span><br>    <span class=\"yaml-commented-line\"># - CRC32_IMAGES, (1): Only CRC32 or signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - SIGNED_IMAGES, (2): Only Signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - ECDSA_SIGNED, (3): Only ECDSA signed images are allowed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_IMAGES, CRC32_IMAGES, SIGNED_IMAGES, ECDSA_SIGNED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SEC_BOOT_EN</span>: <span class=\"yaml-value\">ALL_IMAGES</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    SEC_BOOT_EN</span>: <span class=\"yaml-value\">SIGNED_IMAGES</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== LP_SEC_BOOT [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 2b, Secure boot option for low-power wake from power-down and deep-powerdown. For</span><br>    <span class=\"yaml-commented-line\"># CFPA/CMPA do CRC check always.</span><br>    <span class=\"yaml-commented-line\"># - COLD_BOOT, (0): Same as cold boot</span><br>    <span class=\"yaml-commented-line\"># - CHECK_CRC32, (1): CRC check for PFR and CRC32 check of active image</span><br>    <span class=\"yaml-commented-line\"># - CHECK_JUMP, (2): CRC check for PFR and jump to vector address specified in CFPA.</span><br>    <span class=\"yaml-commented-line\"># - CMAC_CHECK, (3): CRC check for PFR and CMAC check of active image</span><br>    <span class=\"yaml-commented-line\"># Possible options: <COLD_BOOT, CHECK_CRC32, CHECK_JUMP, CMAC_CHECK></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LP_SEC_BOOT</span>: <span class=\"yaml-value\">COLD_BOOT</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ENF_CNSA [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Enforce CNSA suite approved algorithms for secure boot, secure update and</span><br>    <span class=\"yaml-commented-line\"># debug authentication.</span><br>    <span class=\"yaml-commented-line\"># Note, CMAC image authentication is only allowed in 2b'00 setting.</span><br>    <span class=\"yaml-commented-line\"># - ALL_ALLOWED_0b00, (0): All algorithms allowed.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b01, (1): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b10, (2): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b11, (3): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_ALLOWED_0b00, LIMITED_0b01, LIMITED_0b10, LIMITED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENF_CNSA</span>: <span class=\"yaml-value\">ALL_ALLOWED_0b00</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    ENF_CNSA</span>: <span class=\"yaml-value\">LIMITED_0b01</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ENF_TZM_PRESET [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 10b, Width: 2b, Enforce TrustZone-M mode.</span><br>    <span class=\"yaml-commented-line\"># - IGNORE_0b00, (0): Ignored</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b01, (1): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b10, (2): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># - ENFORCE_0b11, (3): Enforce preset TZM data in image manifest.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <IGNORE_0b00, ENFORCE_0b01, ENFORCE_0b10, ENFORCE_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ENF_TZM_PRESET</span>: <span class=\"yaml-value\">IGNORE_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== ITRC_ZEROIZE [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 2b, RAM zeroize on ITRC event.</span><br>    <span class=\"yaml-commented-line\"># Zeroize long-term storage RAM (RAMA) on subsequent boot when Intrusion and Tamper control signals an intrusion</span><br>    <span class=\"yaml-commented-line\"># event (ITRC_OUT3).</span><br>    <span class=\"yaml-commented-line\"># Note, when ITRC is re-configured in application then ITRC_OUT4 (CHIP_RESET) should be triggered with at least same</span><br>    <span class=\"yaml-commented-line\"># events as ITRC_OUT3 (RAM_ZEROIZE).</span><br>    <span class=\"yaml-commented-line\"># - NO_ACTION, (0): No action.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAM_ON_ITRC, (1): Always Zeroize PKC RAM on ITRC event only.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAMA_ON_ITRC, (2): Zeroize PKC and RAMA on ITRC event only.</span><br>    <span class=\"yaml-commented-line\"># - PKC_RAMA_ALL_RESET, (3): Always Zeroize PKC and RAMA on all reset boot.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NO_ACTION, PKC_RAM_ON_ITRC, PKC_RAMA_ON_ITRC, PKC_RAMA_ALL_RESET></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ITRC_ZEROIZE</span>: <span class=\"yaml-value\">NO_ACTION</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== ACTIVE_IMG_PROT [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 2b, Protection of active image.</span><br>    <span class=\"yaml-commented-line\"># This field defines protection of flash area occupied by the active image. Only applicable to internal flash.</span><br>    <span class=\"yaml-commented-line\"># - FLASH_ACL_PROTECTION, (0): Protection is defined using the CFPA FLASH_ACL settings.</span><br>    <span class=\"yaml-commented-line\"># - WITH_STICKY_LOCK, (1): Write protect active image area with sticky lock. GLBAC2 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># - NO_STICKY_LOCK, (2): Write protect active image area without sticky lock. GLBAC4 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># - XOM_PROTECTION, (3): XOM protect active image area with sticky lock. GLBAC6 is used. FLASH_ACL settings are</span><br>    <span class=\"yaml-commented-line\"># ignored.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <FLASH_ACL_PROTECTION, WITH_STICKY_LOCK, NO_STICKY_LOCK, XOM_PROTECTION></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    ACTIVE_IMG_PROT</span>: <span class=\"yaml-value\">FLASH_ACL_PROTECTION</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_SHA_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 2b, Enable self-test for SHA2 block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_SHA_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_AES_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 2b, Enable self-test for AES block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_AES_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_ECDSA_STEN [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Enable self-test for ECDSA block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_ECDSA_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_DRBG_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Enable self-test for DRBG block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_DRBG_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># --------------------------------------===== FIPS_CMAC_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Enable self-test for CMAC block on power-up. Needed for FIPS certification.</span><br>    <span class=\"yaml-commented-line\"># If this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_CMAC_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_KDF_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Enable self-test for KDF block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_KDF_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== FIPS_PUF_STEN [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Enable self-test for PUF block on power-up. Needed for FIPS certification. If</span><br>    <span class=\"yaml-commented-line\"># this field is non-zero  run self-test and log result in SYSCON->ELS_AS_BOOT_LOG1[FIPS].</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDE, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_BOOT, (1): On failure continue to boot.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ISP, (2): On failure enter ISP mode for recovery.</span><br>    <span class=\"yaml-commented-line\"># - FAILURE_ENF_POWER, (3): On failure lock the device to enforce power-cycle.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDE, FAILURE_BOOT, FAILURE_ISP, FAILURE_ENF_POWER></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    FIPS_PUF_STEN</span>: <span class=\"yaml-value\">NOT_INCLUDE</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== RoTK_USAGE [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000054, Width: 32b; Root of Trust Key Usage</span><br><span class=\"yaml-key\">  RoTK_USAGE</span>:<br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK0_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, RoT key 0 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK0_Usage</span>: <span class=\"yaml-value\">USABLE</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK1_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 3b, RoT key 1 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK1_Usage</span>: <span class=\"yaml-value\">USABLE</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK2_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 3b, RoT key 2 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK2_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    RoTK2_Usage</span>: <span class=\"yaml-value\">KEY_SLOT_NOT_USED</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK3_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, RoT key 3 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    RoTK3_Usage</span>: <span class=\"yaml-value\">USABLE</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    RoTK3_Usage</span>: <span class=\"yaml-value\">KEY_SLOT_NOT_USED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SKIP_DICE [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 1b, Skip DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_DICE, (0): Enable DICE</span><br>    <span class=\"yaml-commented-line\"># - DISABLE_DICE, (1): Disable DICE</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_DICE, DISABLE_DICE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    SKIP_DICE</span>: <span class=\"yaml-value\">ENABLE_DICE</span></span><br><span class=\"diff-added\"><span class=\"yaml-key\">    SKIP_DICE</span>: <span class=\"yaml-value\">DISABLE_DICE</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DICE_INC_NXP_CFG [Optional] =====--------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 13b, Width: 1b, Include NXP area (IFR1) containing specific part configuration data defined</span><br>    <span class=\"yaml-commented-line\"># during chip manufacturing process in DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDED, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - INCLUDED, (1): Included</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDED, INCLUDED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_INC_NXP_CFG</span>: <span class=\"yaml-value\">NOT_INCLUDED</span></span><br>    <span class=\"yaml-commented-line\"># -------------------------------------===== DICE_INC_CUST_CFG [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 14b, Width: 1b, Include data from CMPA page (512 bytes) in DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - NOT_INCLUDED, (0): Not included</span><br>    <span class=\"yaml-commented-line\"># - INCLUDED, (1): Included</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_INCLUDED, INCLUDED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    DICE_INC_CUST_CFG</span>: <span class=\"yaml-value\">NOT_INCLUDED</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG0_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 16b, Width: 2b, Enable erase check for NPX PRINCE context 0.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG0_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG1_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 18b, Width: 2b, Enable erase check for NPX PRINCE context 1.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG1_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG2_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 20b, Width: 2b, Enable erase check for NPX PRINCE context 2.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG2_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== REG3_ERASE_CHECK_EN [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 22b, Width: 2b, Enable erase check for NPX PRINCE context 3.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled ROM API will enforce a check to guarantee that all sectors selected in the context are</span><br>    <span class=\"yaml-commented-line\"># erased together.</span><br>    <span class=\"yaml-commented-line\"># When erase check is enabled only contiguous sectors can be selected in context bitmap.</span><br>    <span class=\"yaml-commented-line\">#  0x - ROM API will not perform erase check.</span><br>    <span class=\"yaml-commented-line\">#  1x - ROM API will perform erase check.</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b00, (0): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED_0b01, (1): Erase check is disabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b10, (2): Erase heck is enabled</span><br>    <span class=\"yaml-commented-line\"># - ENABLED_0b11, (3): Erase check is enabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED_0b00, DISABLED_0b01, ENABLED_0b10, ENABLED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REG3_ERASE_CHECK_EN</span>: <span class=\"yaml-value\">DISABLED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX0 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 24b, Width: 2b, Lock on-chip flash NPX PRINCE context 0 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG0_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX0</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX1 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 26b, Width: 2b, Lock on-chip flash NPX PRINCE context 1 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG1_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX1</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX2 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 28b, Width: 2b, Lock on-chip flash NPX PRINCE context 2 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG2_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX2</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== NPX_LOCK_CTX3 [Optional] =====---------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 30b, Width: 2b, Lock on-chip flash NPX PRINCE context 3 settings.</span><br>    <span class=\"yaml-commented-line\"># Note: when locking a region recommendation is to also enable erase checking using the REG3_ERASE_CHECK_EN field.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    NPX_LOCK_CTX3</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------------===== ROTKH [Optional] =====--------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000060, Width: 384b; ROTKH field is compounded by 12 32-bit fields and contains Root key</span><br>  <span class=\"yaml-commented-line\"># table hash. Root of Trust Key Hash is SHA256 or SHA384 of RoTK public. Hash algorithm is selected based on RoTK EC</span><br>  <span class=\"yaml-commented-line\"># type (secp256r1 -> SHA256 or secp384r1 -> SHA384). Same RoTKs and RoTKTH values are shared between debug</span><br>  <span class=\"yaml-commented-line\"># authentication, SB3.1 firmware updates container and signed boot image based on CMPA.RoTKx_Usage.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  ROTKH</span>: <span class=\"yaml-value\">'0000000000000000000000000000000000000000000000000000000000000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX0_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000090, Width: 32b; Bitmap mask for NPX Prince context 0 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX0_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX0 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX0_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX0_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000094, Width: 32b; Bitmap mask for NPX Prince context 0 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX0_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX0 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX0_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX1_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000098, Width: 32b; Bitmap mask for NPX Prince context 1 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX1_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX1 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX1_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX1_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000009C, Width: 32b; Bitmap mask for NPX Prince context 1 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX1_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX1 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX1_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX2_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A0, Width: 32b; Bitmap mask for NPX Prince context 2 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX2_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX2 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX2_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX2_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A4, Width: 32b; Bitmap mask for NPX Prince context 2 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX2_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX2 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX2_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX3_WD0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000A8, Width: 32b; Bitmap mask for NPX Prince context 3 (sectors 0 - 31).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX3_WD0 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX3 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX3_WD0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== NPX_CTX3_WD1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000AC, Width: 32b; Bitmap mask for NPX Prince context 3 (sectors 32 - 63).</span><br>  <span class=\"yaml-commented-line\"># ROM copies this value to NPX->VMAPCTX3_WD1 register during flash initialization. This bitmask indicates which 32KB</span><br>  <span class=\"yaml-commented-line\"># block is encrypted/decrypted using CTX3 key and IV.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  NPX_CTX3_WD1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED0_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B0, Width: 32b; IPED region 0 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED0_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX0_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 0 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX0_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED0_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B4, Width: 32b; IPED region 0 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED0_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX0_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 0 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX0_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED1_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000B8, Width: 32b; IPED region 1 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED1_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX1_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 1 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX1_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED1_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000BC, Width: 32b; IPED region 1 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED1_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX1_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 1 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX1_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED2_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C0, Width: 32b; IPED region 2 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED2_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX2_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 2 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX2_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED2_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C4, Width: 32b; IPED region 2 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED2_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX2_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 2 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX2_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED3_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000C8, Width: 32b; IPED region 3 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED3_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX3_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 3 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX3_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED3_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000CC, Width: 32b; IPED region 3 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED3_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX3_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 3 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX3_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED4_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D0, Width: 32b; IPED region 4 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED4_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX4_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 4 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX4_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED4_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D4, Width: 32b; IPED region 4 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED4_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX4_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 4 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX4_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED5_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000D8, Width: 32b; IPED region 5 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED5_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX5_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 5 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX5_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED5_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000DC, Width: 32b; IPED region 5 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED5_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX5_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 5 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX5_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED6_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E0, Width: 32b; IPED region 6 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED6_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX6_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 6 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX6_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED6_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E4, Width: 32b; IPED region 6 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED6_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX6_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 6 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX6_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== IPED7_START [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000E8, Width: 32b; IPED region 7 Start</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED7_START</span>:</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== GCM_MODE [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, GCM mode enable.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_CTR_MODE, (0): Region is enabled in CTR mode.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_GCM_MODE, (1): Region is enabled in GCM mode.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_CTR_MODE, ENABLE_GCM_MODE></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    GCM_MODE</span>: <span class=\"yaml-value\">ENABLE_CTR_MODE</span></span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== AHBERR_DIS [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 1b, Width: 1b, Disable AHB bus error. If GCM authentication fails generates bus error or not.</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (0): Bus error enabled</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (1): Bus error disabled</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLED, DISABLED></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    AHBERR_DIS</span>: <span class=\"yaml-value\">ENABLED</span></span><br>    <span class=\"yaml-commented-line\"># -----------------------------------===== IPED_CTX7_START_ADDR [Optional] =====------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 7 start address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX7_START_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== IPED7_END [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000EC, Width: 32b; IPED region 7 End</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  IPED7_END</span>:</span><br>    <span class=\"yaml-commented-line\"># ------------------------------------------===== LOCK_EN [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Lock the external PRINCE context settings.</span><br>    <span class=\"yaml-commented-line\"># - NOT_LOCKED_0b00, (0): Region is not locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b01, (1): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b10, (2): Region is locked</span><br>    <span class=\"yaml-commented-line\"># - LOCKED_0b11, (3): Region is locked</span><br>    <span class=\"yaml-commented-line\"># Possible options: <NOT_LOCKED_0b00, LOCKED_0b01, LOCKED_0b10, LOCKED_0b11></span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    LOCK_EN</span>: <span class=\"yaml-value\">NOT_LOCKED_0b00</span></span><br>    <span class=\"yaml-commented-line\"># ------------------------------------===== IPED_CTX7_END_ADDR [Optional] =====-------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 32b, Upper 24-bits of IPED region 7 end address. Lower 8 address bits are always</span><br>    <span class=\"yaml-commented-line\"># 0.</span><br>    <span class=\"yaml-commented-line\">#  NOTE: ROM only uses upper 24bits to address IPED region. In config file use full 32b address.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    IPED_CTX7_END_ADDR</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== REC_IMG_EXT0 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F0, Width: 32b; Bitmap mask to indicate sectors included in recovery image (sectors 8 -</span><br>  <span class=\"yaml-commented-line\"># 31).</span><br>  <span class=\"yaml-commented-line\"># Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to</span><br>  <span class=\"yaml-commented-line\"># indicate sectors to include in recovery image.</span><br>  <span class=\"yaml-commented-line\"># ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code.</span><br>  <span class=\"yaml-commented-line\"># The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this</span><br>  <span class=\"yaml-commented-line\"># mask to avoid conflicts with dual image boot feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_IMG_EXT0</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_IMG_EXT0 [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 24b, Bitmap mask to indicate sectors included in recovery image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_IMG_EXT0</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># ----------------------------------------===== REC_IMG_EXT1 [Optional] =====-----------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000000F4, Width: 32b; Bitmap mask to indicate sectors included in recovery image (sectors 40</span><br>  <span class=\"yaml-commented-line\"># - 63).</span><br>  <span class=\"yaml-commented-line\"># Recovery image is programmed in BANK1_IFR0. But if the image size is more than 32KB, this field can be used to</span><br>  <span class=\"yaml-commented-line\"># indicate sectors to include in recovery image.</span><br>  <span class=\"yaml-commented-line\"># ROM will configure flash protection setting for these sectors the same as BANK1_IFR0 before exiting to user code.</span><br>  <span class=\"yaml-commented-line\"># The protection settings are managed through CMPA.OEM_BANK1_IFR0_PROT. The lower 8 sectors are excluded from this</span><br>  <span class=\"yaml-commented-line\"># mask to avoid conflicts with dual image boot feature.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  REC_IMG_EXT1</span>:</span><br>    <span class=\"yaml-commented-line\"># ---------------------------------------===== REC_IMG_EXT1 [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 24b, Bitmap mask to indicate sectors included in recovery image.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">    REC_IMG_EXT1</span>: <span class=\"yaml-value\">0</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_0 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000120, Width: 32b; Drive GPIO 0 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_0 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000124, Width: 32b; Drive GPIO 0 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_0 and QUICK_CLR_GPIO_0 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_1 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000128, Width: 32b; Drive GPIO 1 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_1 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000012C, Width: 32b; Drive GPIO 1 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_1 and QUICK_CLR_GPIO_1 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_2 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000130, Width: 32b; Drive GPIO 2 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_2 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000134, Width: 32b; Drive GPIO 2 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_2 and QUICK_CLR_GPIO_2 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_3 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000138, Width: 32b; Drive GPIO 3 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_3 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000013C, Width: 32b; Drive GPIO 3 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_3 and QUICK_CLR_GPIO_3 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_4 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000140, Width: 32b; Drive GPIO 4 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_4 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000144, Width: 32b; Drive GPIO 4 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_4 and QUICK_CLR_GPIO_4 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_4</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_SET_GPIO_5 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000148, Width: 32b; Drive GPIO 5 port [31:0] pins high after reset.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_SET_GPIO_5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== QUICK_CLR_GPIO_5 [Optional] =====---------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x0000014C, Width: 32b; Drive GPIO 5 port [31:0] pins low.</span><br>  <span class=\"yaml-commented-line\"># Each bit corresponds to the pin in GPIO port 0. When set ROM drives the corresponding pin high as soon as possible.</span><br>  <span class=\"yaml-commented-line\"># By default most pins come-up as tri-stated inputs.</span><br>  <span class=\"yaml-commented-line\"># This feature allows customer to specify active drive pins soon after reset instead of waiting till complete boot.</span><br>  <span class=\"yaml-commented-line\"># Note, if a pin is selected in both QUICK_SET_GPIO_5 and QUICK_CLR_GPIO_5 fields then pin will be set to high-level</span><br>  <span class=\"yaml-commented-line\"># with quick transition to low.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  QUICK_CLR_GPIO_5</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -------------------------------------===== CUST_MK_SK_KEY_BLOB [Optional] =====-------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000160, Width: 384b; CUST_MK_SK key blob. CUST_MK_SK is stored in form of RFC3394 blob and</span><br>  <span class=\"yaml-commented-line\"># it is used by bootloader to decrypt SB3.1 encryption key during processing of SB file by bootloader. CUST_MK_SK is</span><br>  <span class=\"yaml-commented-line\"># generated during device provisioning process by HSM_KEY_GEN (random key) or by HSM_STORE_KEY (user defined key)</span><br>  <span class=\"yaml-commented-line\"># commands. To store this key into CMPA, SB_STORE_KEY command should be used.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CUST_MK_SK_KEY_BLOB</span>: <span class=\"yaml-value\">'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CRC32 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001EC, Width: 32b; CRC32 of CMPA page data from offset 0x00 to 0x1EB. ROM updates this</span><br>  <span class=\"yaml-commented-line\"># field along with CMPA_CMAC. ROM uses this field based on CMPA.LP_SEC_BOOT field option.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CRC32</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC0 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F0, Width: 32b; CMAC[31:0] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC0</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC1 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F4, Width: 32b; CMAC[63:32] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC1</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC2 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001F8, Width: 32b; CMAC[95:64] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC2</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br>  <span class=\"yaml-commented-line\"># -----------------------------------------===== CMPA_CMAC3 [Optional] =====------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x000001FC, Width: 32b; CMAC[127:96] of CMPA page data from offset 0x00 to 0x1EB. ROM updates</span><br>  <span class=\"yaml-commented-line\"># this field on subsequent boot after page update.</span><br><span class=\"diff-removed\"><span class=\"yaml-key\">  CMPA_CMAC3</span>: <span class=\"yaml-value\">'0x00000000'</span></span><br></pre></div>\n",
       "          <div id=\"userConfigView_d57b2e81b901f3c95e3711df3379b685\" class=\"yaml-diff\" style=\"display:none;\"><pre class=\"yaml-diff\"><span class=\"yaml-commented-line\"># =========================================  PFR CMPA configuration template  ==========================================</span><br><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\">#                                                 == General Options ==</span><br><span class=\"yaml-commented-line\"># ======================================================================================================================</span><br><span class=\"yaml-commented-line\"># -------------------------------------===== The chip family name [Required] =====--------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: NXP chip family identifier.</span><br><span class=\"yaml-commented-line\"># Possible options: <lpc5502, lpc5504, lpc5506, lpc5512, lpc5514, lpc5516, lpc5526, lpc5528, lpc5534, lpc5536, lpc55s04,</span><br><span class=\"yaml-commented-line\"># lpc55s06, lpc55s14, lpc55s16, lpc55s26, lpc55s28, lpc55s36, lpc55s66, lpc55s69, mcxa132, mcxa133, mcxa142, mcxa143,</span><br><span class=\"yaml-commented-line\"># mcxa144, mcxa145, mcxa146, mcxa152, mcxa153, mcxa154, mcxa155, mcxa156, mcxn235, mcxn236, mcxn546, mcxn547, mcxn946,</span><br><span class=\"yaml-commented-line\"># mcxn947, nhs52s04></span><br><span class=\"yaml-key\">family</span>: <span class=\"yaml-value\">mcxn946</span><br><span class=\"yaml-commented-line\"># -----------------------------------------===== MCU revision [Optional] =====------------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: Revision of silicon. The 'latest' name, means most current revision.</span><br><span class=\"yaml-commented-line\"># Possible options: <a0, a1, latest></span><br><span class=\"yaml-key\">revision</span>: <span class=\"yaml-value\">latest</span><br><span class=\"yaml-commented-line\"># ------------------------------------===== Configuration area type [Optional] =====------------------------------------</span><br><span class=\"yaml-commented-line\"># Description: PFR / IFR type</span><br><span class=\"yaml-commented-line\"># Possible options: <CMPA, cmpa></span><br><span class=\"yaml-key\">type</span>: <span class=\"yaml-value\">CMPA</span><br><span class=\"yaml-commented-line\"># ----------------------------------===== Configuration area Settings [Required] =====----------------------------------</span><br><span class=\"yaml-key\">settings</span>:<br>  <span class=\"yaml-commented-line\"># ------------------------------------------===== BOOT_CFG [Optional] =====-------------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000000, Width: 32b; Boot Configuration</span><br><span class=\"yaml-key\">  BOOT_CFG</span>:<br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== BOOT_SRC [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Primary boot source</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b00, (0): Internal flash</span><br>    <span class=\"yaml-commented-line\"># - FLEXSPI_FLASH_XIP, (1): FlexSPI flash XIP image</span><br>    <span class=\"yaml-commented-line\"># - SECONDARY_BOOTLOADER, (2): Secondary Boot loader in Bank1 IFR0 (32KB)</span><br>    <span class=\"yaml-commented-line\"># - INTERNAL_FLASH_0b11, (3): Internal flash</span><br>    <span class=\"yaml-commented-line\"># Possible options: <INTERNAL_FLASH_0b00, FLEXSPI_FLASH_XIP, SECONDARY_BOOTLOADER, INTERNAL_FLASH_0b11></span><br><span class=\"yaml-key\">    BOOT_SRC</span>: <span class=\"yaml-value\">FLEXSPI_FLASH_XIP</span><br>  <span class=\"yaml-commented-line\"># --------------------------------------===== FLEXSPI_BOOT_CFG0 [Optional] =====--------------------------------------</span><br>  <span class=\"yaml-commented-line\"># Description: Offset: 0x00000010, Width: 32b; FlexSPI Boot Configuration 0</span><br><span class=\"yaml-key\">  FLEXSPI_BOOT_CFG0</span>:<br>    <span class=\"yaml-commented-line\"># -----------------------------------===== FLEXSPI_AUTO_PROBE_EN [Optional] =====-----------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 1b, Quad/Octal-SPI flash auto probe feature enable</span><br>    <span class=\"yaml-commented-line\"># - DISABLED, (0): Disable</span><br>    <span class=\"yaml-commented-line\"># - ENABLED, (1): Enable</span><br>    <span class=\"yaml-commented-line\"># Possible options: <DISABLED, ENABLED></span><br><span class=\"yaml-key\">    FLEXSPI_AUTO_PROBE_EN</span>: <span class=\"yaml-value\">ENABLED</span><br><span class=\"yaml-key\">  SECURE_BOOT_CFG</span>:<br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== SEC_BOOT_EN [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 2b, Secure boot enforcement.</span><br>    <span class=\"yaml-commented-line\"># This field defines the minimum image verification procedure (CRC32, CMAC, ECDSA sign).</span><br>    <span class=\"yaml-commented-line\"># The Image type field in header indicates the type of verification data (checksum or signature) included in it.</span><br>    <span class=\"yaml-commented-line\"># Note: Plain < CRC32 < CMAC < ECDSA</span><br>    <span class=\"yaml-commented-line\"># - ALL_IMAGES, (0): All Image types are allowed.</span><br>    <span class=\"yaml-commented-line\"># - CRC32_IMAGES, (1): Only CRC32 or signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - SIGNED_IMAGES, (2): Only Signed (CMAC or ECDSA) images are allowed.</span><br>    <span class=\"yaml-commented-line\"># - ECDSA_SIGNED, (3): Only ECDSA signed images are allowed.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_IMAGES, CRC32_IMAGES, SIGNED_IMAGES, ECDSA_SIGNED></span><br><span class=\"yaml-key\">    SEC_BOOT_EN</span>: <span class=\"yaml-value\">SIGNED_IMAGES</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== ENF_CNSA [Optional] =====------------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 8b, Width: 2b, Enforce CNSA suite approved algorithms for secure boot, secure update and</span><br>    <span class=\"yaml-commented-line\"># debug authentication.</span><br>    <span class=\"yaml-commented-line\"># Note, CMAC image authentication is only allowed in 2b'00 setting.</span><br>    <span class=\"yaml-commented-line\"># - ALL_ALLOWED_0b00, (0): All algorithms allowed.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b01, (1): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b10, (2): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># - LIMITED_0b11, (3): Only ECC P-384 keys, SHA384 and AES256 algorithms are used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ALL_ALLOWED_0b00, LIMITED_0b01, LIMITED_0b10, LIMITED_0b11></span><br><span class=\"yaml-key\">    ENF_CNSA</span>: <span class=\"yaml-value\">LIMITED_0b01</span><br><span class=\"yaml-key\">  RoTK_USAGE</span>:<br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK0_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 0b, Width: 3b, RoT key 0 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK0_Usage</span>: <span class=\"yaml-value\">USABLE</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK1_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 3b, Width: 3b, RoT key 1 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK1_Usage</span>: <span class=\"yaml-value\">USABLE</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK2_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 6b, Width: 3b, RoT key 2 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK2_Usage</span>: <span class=\"yaml-value\">KEY_SLOT_NOT_USED</span><br>    <span class=\"yaml-commented-line\"># ----------------------------------------===== RoTK3_Usage [Optional] =====----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 9b, Width: 3b, RoT key 3 usage properties.</span><br>    <span class=\"yaml-commented-line\"># - USABLE, (0): Usable as debug CA, image CA, FW CA, image and FW key.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG, (1): Usable as debug CA only.</span><br>    <span class=\"yaml-commented-line\"># - IMG_BOOT_FW, (2): Usable as image (boot and FW) CA only.</span><br>    <span class=\"yaml-commented-line\"># - DEBUG_BOOT_FW_IMG, (3): Usable as debug, boot and FW image CA.</span><br>    <span class=\"yaml-commented-line\"># - IMG_FW_UPDATE_KEY, (4): Usable as image key and FW update key only.</span><br>    <span class=\"yaml-commented-line\"># - BOOT_IMAGE_KEY, (5): Usable as boot image key only.</span><br>    <span class=\"yaml-commented-line\"># - FW_UPDATE_IMG_KEY, (6): Usable as FW update image key only.</span><br>    <span class=\"yaml-commented-line\"># - KEY_SLOT_NOT_USED, (7): Key slot is not used.</span><br>    <span class=\"yaml-commented-line\"># Possible options: <USABLE, DEBUG, IMG_BOOT_FW, DEBUG_BOOT_FW_IMG, IMG_FW_UPDATE_KEY, BOOT_IMAGE_KEY,</span><br>    <span class=\"yaml-commented-line\"># FW_UPDATE_IMG_KEY, KEY_SLOT_NOT_USED></span><br><span class=\"yaml-key\">    RoTK3_Usage</span>: <span class=\"yaml-value\">KEY_SLOT_NOT_USED</span><br>    <span class=\"yaml-commented-line\"># -----------------------------------------===== SKIP_DICE [Optional] =====-----------------------------------------</span><br>    <span class=\"yaml-commented-line\"># Description: Offset: 12b, Width: 1b, Skip DICE computation.</span><br>    <span class=\"yaml-commented-line\"># - ENABLE_DICE, (0): Enable DICE</span><br>    <span class=\"yaml-commented-line\"># - DISABLE_DICE, (1): Disable DICE</span><br>    <span class=\"yaml-commented-line\"># Possible options: <ENABLE_DICE, DISABLE_DICE></span><br><span class=\"yaml-key\">    SKIP_DICE</span>: <span class=\"yaml-value\">DISABLE_DICE</span><br></pre></div>\n",
       "        </div>\n",
       "        "
      ],
      "text/plain": [
       "<IPython.core.display.HTML object>"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "# Get difference of template and user YAML configuration\n",
    "YamlDiffWidget(\"mcxn946_cmpa.diffc\").html"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "pfr generate-binary -c _data/cmpa.yaml -sf _data/hsm_k0_secp384r1.pub -sf _data/hsm_k1_secp384r1.pub -o workspace/cmpa.bin \n",
      "Success. (PFR binary has been generated)\n"
     ]
    }
   ],
   "source": [
    "CMPA_CFG = os.path.join(DATA_DIR, \"cmpa.yaml\")\n",
    "SF0 = os.path.join(DATA_DIR, \"hsm_k0_secp384r1.pub\")\n",
    "SF1 = os.path.join(DATA_DIR, \"hsm_k1_secp384r1.pub\")\n",
    "CMPA_BIN = os.path.join(WORKSPACE, \"cmpa.bin\")\n",
    "%! pfr generate-binary -c $CMPA_CFG -sf $SF0 -sf $SF1 -o $CMPA_BIN\n",
    "\n",
    "# check if the CMPA binary has been generated\n",
    "assert os.path.exists(CMPA_BIN)"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 6. Execution\n",
    "\n",
    "At this point, we have everything we need for running the application. Connect the board and run the code.\n",
    "When the code finishes, you can restart the board. Once the application is booted, the green LED starts blinking.\n",
    "\n",
    "> **Note**:  Keep in mind that the board must be in ISP mode."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "blhost -u 0x1fc9:0x014f -- fill-memory 0x20000000 4 0xc0000405 word \n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -u 0x1fc9:0x014f -- configure-memory 9 0x20000000 \n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -u 0x1fc9:0x014f -- flash-erase-region 0x80000000 0x10000 \n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -u 0x1fc9:0x014f -- fill-memory 0x20003000 4 0xF000000F word \n",
      "Response status = 0 (0x0) Success.\n",
      "blhost -u 0x1fc9:0x014f -- configure-memory 9 0x20003000 \n",
      "Response status = 0 (0x0) Success.\n",
      "Memory has been configured\n",
      "pfr erase-cmpa -u 0x1fc9:0x014f --family mcxn946 \n",
      "CMPA page address on mcxn946 is 0x1004000\n",
      "CMPA page has been erased.\n",
      "pfr write -u 0x1fc9:0x014f --type cmpa --family mcxn946 --binary workspace/cmpa.bin \n",
      "CMPA page address on mcxn946 is 0x1004000\n",
      "CMPA data written to device.\n",
      "CMPA has been written\n",
      "blhost -u 0x1fc9:0x014f -- write-memory 0x80001000 workspace/my_mbi.bin \n",
      "Writing memory\n",
      "Response status = 0 (0x0) Success.\n",
      "Response word 1 = 14284 (0x37cc)\n",
      "Master boot image has been written\n"
     ]
    }
   ],
   "source": [
    "USB_CONNECTION = \"-u 0x1fc9:0x014f\"\n",
    "CMPA_BIN = os.path.join(WORKSPACE, \"cmpa.bin\")\n",
    "MBI_BIN = os.path.join(WORKSPACE, \"my_mbi.bin\")\n",
    "\n",
    "%! blhost $USB_CONNECTION -- fill-memory 0x20000000 4 0xc0000405 word\n",
    "%! blhost $USB_CONNECTION -- configure-memory 9 0x20000000\n",
    "%! blhost $USB_CONNECTION -- flash-erase-region 0x80000000 0x10000\n",
    "%! blhost $USB_CONNECTION -- fill-memory 0x20003000 4 0xF000000F word\n",
    "%! blhost $USB_CONNECTION -- configure-memory 9 0x20003000\n",
    "print(\"Memory has been configured\")\n",
    "\n",
    "%! pfr erase-cmpa $USB_CONNECTION --family $FAMILY\n",
    "%! pfr write $USB_CONNECTION --type cmpa --family $FAMILY --binary $CMPA_BIN\n",
    "print(f\"CMPA has been written\")\n",
    "\n",
    "%! blhost $USB_CONNECTION -- write-memory 0x80001000 $MBI_BIN\n",
    "print(f\"Master boot image has been written\")"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 7. HSM teardown\n",
    "\n",
    "Last step is to stop custom HSM. In order to do that, open again the [HSM Setup notebook](../_common/sahsm.ipynb) and stop the running jupyter notebook code cell."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "venv_uv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
