From a7bfbf5582efc375aed9ed2e8d62f60fb10b8331 Mon Sep 17 00:00:00 2001
From: xxx <xxx@rock-chips.com>
Date: Tue, 7 May 2013 14:58:05 +0800
Subject: [PATCH] remove pm.c rk3188/clock_data.c pirntk

---
 arch/arm/mach-rk30/pm.c           | 4 ----
 arch/arm/mach-rk3188/clock_data.c | 2 --
 2 files changed, 6 deletions(-)
 mode change 100644 => 100755 arch/arm/mach-rk30/pm.c

diff --git a/arch/arm/mach-rk30/pm.c b/arch/arm/mach-rk30/pm.c
old mode 100644
new mode 100755
index 6fc7d28bd81f..6664273b4bc4
--- a/arch/arm/mach-rk30/pm.c
+++ b/arch/arm/mach-rk30/pm.c
@@ -459,10 +459,6 @@ static void rk30_pm_set_power_domain(u32 pmu_pwrdn_st, bool state)
 }
 static void __sramfunc rk_pm_soc_sram_volt_suspend(void)
 {
-	sram_printch('s');
-	sram_printch('v');
-	sram_printch('\n');
-
 	rk30_suspend_voltage_set(1000000);
 	rk30_pwm_logic_suspend_voltage();
 #ifdef CONFIG_ACT8846_SUPPORT_RESET
diff --git a/arch/arm/mach-rk3188/clock_data.c b/arch/arm/mach-rk3188/clock_data.c
index 905862112554..99c1e1d939e2 100755
--- a/arch/arm/mach-rk3188/clock_data.c
+++ b/arch/arm/mach-rk3188/clock_data.c
@@ -3425,8 +3425,6 @@ void rk30_clock_common_uart_init(struct clk *cpll_clk,struct clk *gpll_clk)
 		}	
 		rate=50*MHZ;
 	}
-	printk("rk30_clock_common_uart_init\n");
-	printk("%s rate%lu,gpll_clk->rate=%lu\n",__FUNCTION__,rate,gpll_clk->rate);
 	clk_set_parent_nolock(&clk_uart_pll, p_clk);
 	clk_set_rate_nolock(&clk_uart0_div,rate);
 	clk_set_rate_nolock(&clk_uart1_div,rate);
-- 
2.35.3

