/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Fri Jan 26 08:16:56 2024 GMT

[ 13:16:57 ] Analysis has started
[ 13:16:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s /nfs_scratch/scratch/CompilerValidation/abdul_hameed/repo_changes_to_newfalg/Validation/RTL_testcases/RTL_Benchmarks_Gap_Analysis/viterb_encoder_and_decoder/EDA-2439/viterb_encoder_and_decoder/run_1/synth_1_1/analysis/viterb_encoder_and_decoder_analyzer.cmd
[ 13:16:57 ] Duration: 280 ms. Max utilization: 47 MB
[ 13:16:57 ] Synthesize has started
[ 13:16:57 ] Command: /nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/yosys -s viterb_encoder_and_decoder.ys -l viterb_encoder_and_decoder_synth.log
[ 13:16:59 ] Duration: 1937 ms. Max utilization: 71 MB
