{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 12 21:25:00 2012 " "Info: Processing started: Mon Mar 12 21:25:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ledwater -c ledwater " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ledwater -c ledwater" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledwater.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ledwater.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledwater " "Info: Found entity 1: ledwater" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledwater " "Info: Elaborating entity \"ledwater\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ledwater.v(21) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(21): truncated value with size 32 to match size of target (26)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(31) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(31): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(32) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(32): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(33) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(33): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(34) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(34): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(35) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(35): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(36) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(36): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(37) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(37): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(38) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(38): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(39) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(39): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(40) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(40): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(41) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(41): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(42) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(42): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(43) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(43): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(44) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(44): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(45) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(45): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 8 ledwater.v(46) " "Warning (10230): Verilog HDL assignment warning at ledwater.v(46): truncated value with size 12 to match size of target (8)" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "Warning (15610): No output dependent on input pin \"rst\"" {  } { { "ledwater.v" "" { Text "G:/A-C5FB/A-C5FB/A-C8V4开发板-整理的Verilog程序/17实验十七：LED花样跑马灯/ledwater.v" 12 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Info: Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Info: Implemented 34 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 12 21:25:01 2012 " "Info: Processing ended: Mon Mar 12 21:25:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
