Calling target program-options parser
[21:50:04.660] [bmv2] [D] [thread 2760] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:04.660] [bmv2] [D] [thread 2760] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:04.660] [bmv2] [D] [thread 2760] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:04.660] [bmv2] [D] [thread 2760] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
Adding interface s2-eth1 as port 1
[21:50:04.661] [bmv2] [D] [thread 2760] Adding interface s2-eth1 as port 1
Adding interface s2-eth2 as port 2
[21:50:04.711] [bmv2] [D] [thread 2760] Adding interface s2-eth2 as port 2
Adding interface s2-eth3 as port 3
[21:50:04.773] [bmv2] [D] [thread 2760] Adding interface s2-eth3 as port 3
Server listening on 0.0.0.0:50052
[21:50:04.829] [bmv2] [I] [thread 2760] Starting Thrift server on port 9091
[21:50:04.829] [bmv2] [I] [thread 2760] Thrift server was started
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Processing packet received on port 3
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Parser 'parser': start
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Extracting header 'ethernet'
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:04.926] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Bytes parsed: 14
[21:50:04.926] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Parser 'parser': end
[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Pipeline 'ingress': start
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Looking up key:

[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Action entry is basic191 - 
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Action basic191
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Looking up key:

[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:04.927] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:04.927] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:04.928] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:04.928] [bmv2] [T] [thread 2770] [0.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:04.928] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:04.929] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:04.930] [bmv2] [T] [thread 2770] [0.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:04.930] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Pipeline 'ingress': end
[21:50:04.930] [bmv2] [D] [thread 2770] [0.0] [cxt 0] Egress port is 0
[21:50:04.930] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Pipeline 'egress': start
[21:50:04.930] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Pipeline 'egress': end
[21:50:04.930] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Deparser 'deparser': start
[21:50:04.931] [bmv2] [T] [thread 2771] [0.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:04.931] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Deparsing header 'ethernet'
[21:50:04.931] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Deparsing header 'int_pai'
[21:50:04.931] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:04.931] [bmv2] [D] [thread 2771] [0.0] [cxt 0] Deparser 'deparser': end
[21:50:04.932] [bmv2] [D] [thread 2775] [0.0] [cxt 0] Transmitting packet of size 109 out of port 0
[21:50:05.522] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Processing packet received on port 1
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Parser 'parser': start
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.523] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Bytes parsed: 14
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Parser 'parser': end
[21:50:05.523] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.524] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.524] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.524] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.524] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Looking up key:

[21:50:05.524] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.524] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Action entry is basic191 - 
[21:50:05.524] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Action basic191
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.525] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Looking up key:

[21:50:05.525] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.525] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.525] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.526] [bmv2] [T] [thread 2770] [1.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.526] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.526] [bmv2] [D] [thread 2770] [1.0] [cxt 0] Egress port is 0
[21:50:05.527] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Processing packet received on port 2
[21:50:05.527] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Parser 'parser': start
[21:50:05.527] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.527] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.527] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.527] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Bytes parsed: 14
[21:50:05.528] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Parser 'parser': end
[21:50:05.528] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.528] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Looking up key:

[21:50:05.528] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.528] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Action entry is basic191 - 
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Action basic191
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.528] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.529] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Looking up key:

[21:50:05.529] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.529] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.529] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.530] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.530] [bmv2] [T] [thread 2770] [2.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.530] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.530] [bmv2] [D] [thread 2770] [2.0] [cxt 0] Egress port is 0
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Processing packet received on port 1
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Parser 'parser': start
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.527] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Pipeline 'egress': start
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Bytes parsed: 14
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Parser 'parser': end
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Pipeline 'egress': end
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Deparser 'deparser': start
[21:50:05.530] [bmv2] [T] [thread 2771] [1.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.530] [bmv2] [D] [thread 2771] [1.0] [cxt 0] Deparser 'deparser': end
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Pipeline 'egress': start
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Pipeline 'egress': end
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Deparser 'deparser': start
[21:50:05.530] [bmv2] [T] [thread 2771] [2.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.530] [bmv2] [D] [thread 2771] [2.0] [cxt 0] Deparser 'deparser': end
[21:50:05.530] [bmv2] [D] [thread 2775] [1.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Looking up key:

[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.530] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Action entry is basic191 - 
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Action basic191
[21:50:05.530] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.531] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Looking up key:

[21:50:05.531] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.531] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.531] [bmv2] [T] [thread 2770] [3.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.531] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.531] [bmv2] [D] [thread 2770] [3.0] [cxt 0] Egress port is 0
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Processing packet received on port 2
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Parser 'parser': start
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Bytes parsed: 14
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Parser 'parser': end
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Looking up key:

[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.531] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Action entry is basic191 - 
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Action basic191
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.531] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.532] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Looking up key:

[21:50:05.532] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.532] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.532] [bmv2] [T] [thread 2770] [4.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.532] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.532] [bmv2] [D] [thread 2770] [4.0] [cxt 0] Egress port is 0
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Processing packet received on port 3
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Parser 'parser': start
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Bytes parsed: 14
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Parser 'parser': end
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Looking up key:

[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Action entry is basic191 - 
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Action basic191
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Looking up key:

[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.532] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.532] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.533] [bmv2] [T] [thread 2770] [5.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.533] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.533] [bmv2] [D] [thread 2770] [5.0] [cxt 0] Egress port is 0
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Processing packet received on port 3
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Parser 'parser': start
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.533] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Bytes parsed: 14
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Parser 'parser': end
[21:50:05.531] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Pipeline 'egress': start
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Pipeline 'egress': end
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Deparser 'deparser': start
[21:50:05.533] [bmv2] [T] [thread 2771] [3.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.533] [bmv2] [D] [thread 2771] [3.0] [cxt 0] Deparser 'deparser': end
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Pipeline 'egress': start
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Pipeline 'egress': end
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Deparser 'deparser': start
[21:50:05.533] [bmv2] [T] [thread 2771] [4.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.533] [bmv2] [D] [thread 2771] [4.0] [cxt 0] Deparser 'deparser': end
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Pipeline 'egress': start
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Pipeline 'egress': end
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Deparser 'deparser': start
[21:50:05.533] [bmv2] [T] [thread 2771] [5.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.533] [bmv2] [D] [thread 2771] [5.0] [cxt 0] Deparser 'deparser': end
[21:50:05.530] [bmv2] [D] [thread 2775] [2.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.533] [bmv2] [D] [thread 2775] [3.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.533] [bmv2] [D] [thread 2775] [4.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.533] [bmv2] [D] [thread 2775] [5.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.533] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.533] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.533] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.533] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Looking up key:

[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Action entry is basic191 - 
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Action basic191
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Looking up key:

[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.534] [bmv2] [T] [thread 2770] [6.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.534] [bmv2] [D] [thread 2770] [6.0] [cxt 0] Egress port is 0
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Pipeline 'egress': start
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Pipeline 'egress': end
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Deparser 'deparser': start
[21:50:05.534] [bmv2] [T] [thread 2771] [6.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.534] [bmv2] [D] [thread 2771] [6.0] [cxt 0] Deparser 'deparser': end
[21:50:05.534] [bmv2] [D] [thread 2775] [6.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.754] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Processing packet received on port 2
[21:50:05.755] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Parser 'parser': start
[21:50:05.755] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.756] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.756] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.756] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Bytes parsed: 14
[21:50:05.756] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Parser 'parser': end
[21:50:05.757] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.757] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.757] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.757] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.758] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Looking up key:

[21:50:05.758] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.758] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Action entry is basic191 - 
[21:50:05.758] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Action basic191
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.759] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Looking up key:

[21:50:05.759] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.759] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.759] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.760] [bmv2] [T] [thread 2770] [7.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.760] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.760] [bmv2] [D] [thread 2770] [7.0] [cxt 0] Egress port is 0
[21:50:05.760] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Processing packet received on port 2
[21:50:05.760] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Parser 'parser': start
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.760] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Pipeline 'egress': start
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Bytes parsed: 14
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Parser 'parser': end
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Looking up key:

[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.761] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Action entry is basic191 - 
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Action basic191
[21:50:05.761] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.762] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Looking up key:

[21:50:05.762] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.762] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.762] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.763] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.763] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.763] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.763] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.763] [bmv2] [T] [thread 2770] [8.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.763] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.763] [bmv2] [D] [thread 2770] [8.0] [cxt 0] Egress port is 0
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Processing packet received on port 1
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Parser 'parser': start
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.763] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Bytes parsed: 14
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Parser 'parser': end
[21:50:05.763] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.763] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.763] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Looking up key:

[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Action entry is basic191 - 
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Action basic191
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Looking up key:

[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.764] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.764] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.765] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.765] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.765] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.765] [bmv2] [T] [thread 2770] [9.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.765] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.765] [bmv2] [D] [thread 2770] [9.0] [cxt 0] Egress port is 0
[21:50:05.761] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Pipeline 'egress': end
[21:50:05.765] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Deparser 'deparser': start
[21:50:05.765] [bmv2] [T] [thread 2771] [7.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.765] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.765] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.765] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.765] [bmv2] [D] [thread 2771] [7.0] [cxt 0] Deparser 'deparser': end
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Pipeline 'egress': start
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Pipeline 'egress': end
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Deparser 'deparser': start
[21:50:05.765] [bmv2] [T] [thread 2771] [8.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.765] [bmv2] [D] [thread 2771] [8.0] [cxt 0] Deparser 'deparser': end
[21:50:05.765] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Pipeline 'egress': start
[21:50:05.765] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Pipeline 'egress': end
[21:50:05.765] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Deparser 'deparser': start
[21:50:05.766] [bmv2] [T] [thread 2771] [9.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.766] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.766] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.766] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.766] [bmv2] [D] [thread 2771] [9.0] [cxt 0] Deparser 'deparser': end
[21:50:05.765] [bmv2] [D] [thread 2775] [7.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.766] [bmv2] [D] [thread 2775] [8.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:05.766] [bmv2] [D] [thread 2775] [9.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.882] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Processing packet received on port 3
[21:50:05.882] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Parser 'parser': start
[21:50:05.883] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.883] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.883] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.883] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Bytes parsed: 14
[21:50:05.884] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Parser 'parser': end
[21:50:05.884] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.884] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.885] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.885] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.885] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Looking up key:

[21:50:05.885] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.885] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Action entry is basic191 - 
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Action basic191
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.886] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Looking up key:

[21:50:05.886] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.886] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.886] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.887] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.887] [bmv2] [T] [thread 2770] [10.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.887] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.887] [bmv2] [D] [thread 2770] [10.0] [cxt 0] Egress port is 0
[21:50:05.887] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Pipeline 'egress': start
[21:50:05.887] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Pipeline 'egress': end
[21:50:05.887] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Deparser 'deparser': start
[21:50:05.887] [bmv2] [T] [thread 2771] [10.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.888] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.888] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.888] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.888] [bmv2] [D] [thread 2771] [10.0] [cxt 0] Deparser 'deparser': end
[21:50:05.888] [bmv2] [D] [thread 2775] [10.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.982] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Processing packet received on port 3
[21:50:05.983] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Parser 'parser': start
[21:50:05.983] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.983] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.983] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.983] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Bytes parsed: 14
[21:50:05.983] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Parser 'parser': end
[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Looking up key:

[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Action entry is basic191 - 
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Action basic191
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.984] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Looking up key:

[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.984] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.985] [bmv2] [T] [thread 2770] [11.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.985] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.985] [bmv2] [D] [thread 2770] [11.0] [cxt 0] Egress port is 0
[21:50:05.985] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Processing packet received on port 3
[21:50:05.985] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Parser 'parser': start
[21:50:05.985] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:05.986] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Extracting header 'ethernet'
[21:50:05.986] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:05.986] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Bytes parsed: 14
[21:50:05.986] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Parser 'parser': end
[21:50:05.986] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Pipeline 'ingress': start
[21:50:05.985] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Pipeline 'egress': start
[21:50:05.986] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:05.986] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:05.986] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:05.986] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Looking up key:

[21:50:05.987] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:05.987] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Action entry is basic191 - 
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Action basic191
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:05.987] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Looking up key:

[21:50:05.987] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:05.987] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:05.987] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:05.986] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Pipeline 'egress': end
[21:50:05.988] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Deparser 'deparser': start
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:05.988] [bmv2] [T] [thread 2770] [12.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:05.988] [bmv2] [T] [thread 2771] [11.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.988] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.988] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.988] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.988] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Pipeline 'ingress': end
[21:50:05.988] [bmv2] [D] [thread 2771] [11.0] [cxt 0] Deparser 'deparser': end
[21:50:05.988] [bmv2] [D] [thread 2770] [12.0] [cxt 0] Egress port is 0
[21:50:05.988] [bmv2] [D] [thread 2775] [11.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Pipeline 'egress': start
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Pipeline 'egress': end
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Deparser 'deparser': start
[21:50:05.989] [bmv2] [T] [thread 2771] [12.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Deparsing header 'ethernet'
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Deparsing header 'int_pai'
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:05.989] [bmv2] [D] [thread 2771] [12.0] [cxt 0] Deparser 'deparser': end
[21:50:05.989] [bmv2] [D] [thread 2775] [12.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:06.083] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Processing packet received on port 2
[21:50:06.084] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Parser 'parser': start
[21:50:06.084] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.084] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.084] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Bytes parsed: 14
[21:50:06.085] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Parser 'parser': end
[21:50:06.085] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.085] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Looking up key:

[21:50:06.085] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.085] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Action entry is basic191 - 
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Action basic191
[21:50:06.085] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.086] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Looking up key:

[21:50:06.086] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.086] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.086] [bmv2] [T] [thread 2770] [13.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.086] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.086] [bmv2] [D] [thread 2770] [13.0] [cxt 0] Egress port is 0
[21:50:06.086] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Pipeline 'egress': start
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Pipeline 'egress': end
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Deparser 'deparser': start
[21:50:06.087] [bmv2] [T] [thread 2771] [13.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.087] [bmv2] [D] [thread 2771] [13.0] [cxt 0] Deparser 'deparser': end
[21:50:06.087] [bmv2] [D] [thread 2775] [13.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.214] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Processing packet received on port 2
[21:50:06.214] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Parser 'parser': start
[21:50:06.214] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.215] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.215] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.215] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Bytes parsed: 14
[21:50:06.215] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Parser 'parser': end
[21:50:06.215] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.216] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.216] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.216] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.216] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Looking up key:

[21:50:06.216] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.216] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Action entry is basic191 - 
[21:50:06.216] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Action basic191
[21:50:06.216] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.217] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Looking up key:

[21:50:06.217] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.217] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.217] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.218] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.218] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.218] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.218] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.218] [bmv2] [T] [thread 2770] [14.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.218] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.218] [bmv2] [D] [thread 2770] [14.0] [cxt 0] Egress port is 0
[21:50:06.218] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Pipeline 'egress': start
[21:50:06.218] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Pipeline 'egress': end
[21:50:06.218] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Deparser 'deparser': start
[21:50:06.218] [bmv2] [T] [thread 2771] [14.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.218] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.219] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.219] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.219] [bmv2] [D] [thread 2771] [14.0] [cxt 0] Deparser 'deparser': end
[21:50:06.219] [bmv2] [D] [thread 2775] [14.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:06.733] [bmv2] [W] [thread 2813] [P4Runtime] p4::tmp::P4DeviceConfig is deprecated
[21:50:06.734] [bmv2] [D] [thread 2813] Set default default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.734] [bmv2] [D] [thread 2813] Set default default entry for table 'tbl_add_int_filho': MyIngress.add_int_filho - 
[21:50:06.734] [bmv2] [D] [thread 2813] Set default default entry for table 'tbl_basic191': basic191 - 
[21:50:06.734] [bmv2] [D] [thread 2813] Set default default entry for table 'tbl_add_int_primeiro_filho': MyIngress.add_int_primeiro_filho - 
[21:50:06.735] [bmv2] [D] [thread 2813] simple_switch target has been notified of a config swap
[21:50:06.736] [bmv2] [D] [thread 2814] Set default entry for table 'MyIngress.ipv4_lpm': MyIngress.drop - 
[21:50:06.737] [bmv2] [D] [thread 2813] Entry 0 added to table 'MyIngress.ipv4_lpm'
[21:50:06.737] [bmv2] [D] [thread 2813] Dumping entry 0
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000101/32
Action entry: MyIngress.ipv4_forward - 80000000100,2,

[21:50:06.737] [bmv2] [D] [thread 2814] Entry 1 added to table 'MyIngress.ipv4_lpm'
[21:50:06.737] [bmv2] [D] [thread 2814] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[21:50:06.738] [bmv2] [D] [thread 2813] Entry 2 added to table 'MyIngress.ipv4_lpm'
[21:50:06.738] [bmv2] [D] [thread 2813] Dumping entry 2
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000303/32
Action entry: MyIngress.ipv4_forward - 80000000300,3,

[21:50:06.906] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Processing packet received on port 3
[21:50:06.906] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Parser 'parser': start
[21:50:06.907] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:06.907] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Extracting header 'ethernet'
[21:50:06.907] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:06.907] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Bytes parsed: 14
[21:50:06.908] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Parser 'parser': end
[21:50:06.908] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Pipeline 'ingress': start
[21:50:06.908] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:06.908] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:06.908] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:06.909] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Looking up key:

[21:50:06.909] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:06.909] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Action entry is basic191 - 
[21:50:06.909] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Action basic191
[21:50:06.909] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:06.909] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:06.909] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:06.910] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:06.910] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:06.910] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Looking up key:

[21:50:06.910] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:06.910] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:06.910] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:06.910] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:06.911] [bmv2] [T] [thread 2770] [15.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:06.912] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Pipeline 'ingress': end
[21:50:06.912] [bmv2] [D] [thread 2770] [15.0] [cxt 0] Egress port is 0
[21:50:06.912] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Pipeline 'egress': start
[21:50:06.912] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Pipeline 'egress': end
[21:50:06.912] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Deparser 'deparser': start
[21:50:06.912] [bmv2] [T] [thread 2771] [15.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:06.912] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Deparsing header 'ethernet'
[21:50:06.912] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Deparsing header 'int_pai'
[21:50:06.913] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:06.913] [bmv2] [D] [thread 2771] [15.0] [cxt 0] Deparser 'deparser': end
[21:50:06.913] [bmv2] [D] [thread 2775] [15.0] [cxt 0] Transmitting packet of size 113 out of port 0
[21:50:09.660] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Processing packet received on port 2
[21:50:09.660] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Parser 'parser': start
[21:50:09.661] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.661] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.661] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.664] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Bytes parsed: 14
[21:50:09.664] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Parser 'parser': end
[21:50:09.665] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.665] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.665] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.665] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.665] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Looking up key:

[21:50:09.665] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.665] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Action entry is basic191 - 
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Action basic191
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.666] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Looking up key:

[21:50:09.666] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.666] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.666] [bmv2] [T] [thread 2770] [16.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.667] [bmv2] [T] [thread 2770] [16.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.668] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.668] [bmv2] [D] [thread 2770] [16.0] [cxt 0] Egress port is 0
[21:50:09.668] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Processing packet received on port 3
[21:50:09.668] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Parser 'parser': start
[21:50:09.669] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.669] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.669] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.669] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Bytes parsed: 14
[21:50:09.668] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Pipeline 'egress': start
[21:50:09.669] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Parser 'parser': end
[21:50:09.670] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.670] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.670] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.670] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.670] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Looking up key:

[21:50:09.670] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.670] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Action entry is basic191 - 
[21:50:09.670] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Action basic191
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.669] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Pipeline 'egress': end
[21:50:09.671] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Deparser 'deparser': start
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.671] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Looking up key:

[21:50:09.671] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.671] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.671] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.672] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.673] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.673] [bmv2] [T] [thread 2770] [17.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.673] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.673] [bmv2] [D] [thread 2770] [17.0] [cxt 0] Egress port is 0
[21:50:09.671] [bmv2] [T] [thread 2771] [16.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.673] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.673] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.673] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.673] [bmv2] [D] [thread 2771] [16.0] [cxt 0] Deparser 'deparser': end
[21:50:09.673] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Pipeline 'egress': start
[21:50:09.673] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Pipeline 'egress': end
[21:50:09.673] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Deparser 'deparser': start
[21:50:09.674] [bmv2] [T] [thread 2771] [17.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.674] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.674] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.674] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.674] [bmv2] [D] [thread 2771] [17.0] [cxt 0] Deparser 'deparser': end
[21:50:09.674] [bmv2] [D] [thread 2775] [16.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.674] [bmv2] [D] [thread 2775] [17.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.978] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Processing packet received on port 1
[21:50:09.978] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Parser 'parser': start
[21:50:09.979] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.979] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.979] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.980] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Bytes parsed: 14
[21:50:09.980] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Parser 'parser': end
[21:50:09.980] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.981] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.981] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.981] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.981] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Looking up key:

[21:50:09.981] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.981] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Action entry is basic191 - 
[21:50:09.981] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Action basic191
[21:50:09.981] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.982] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.982] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.982] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.982] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.982] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Looking up key:

[21:50:09.982] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.983] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.984] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.985] [bmv2] [T] [thread 2770] [18.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.985] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.985] [bmv2] [D] [thread 2770] [18.0] [cxt 0] Egress port is 0
[21:50:09.985] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Processing packet received on port 2
[21:50:09.985] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Parser 'parser': start
[21:50:09.985] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.985] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.985] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Bytes parsed: 14
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Parser 'parser': end
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Looking up key:

[21:50:09.986] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Pipeline 'egress': start
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.986] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Pipeline 'egress': end
[21:50:09.986] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Deparser 'deparser': start
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Action entry is basic191 - 
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Action basic191
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Looking up key:

[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.986] [bmv2] [T] [thread 2770] [19.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.986] [bmv2] [D] [thread 2770] [19.0] [cxt 0] Egress port is 0
[21:50:09.986] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Processing packet received on port 3
[21:50:09.986] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Parser 'parser': start
[21:50:09.986] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Extracting header 'ethernet'
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Bytes parsed: 14
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Parser 'parser': end
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Pipeline 'ingress': start
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Looking up key:

[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Action entry is basic191 - 
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Action basic191
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Looking up key:

[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:09.987] [bmv2] [T] [thread 2770] [20.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Pipeline 'ingress': end
[21:50:09.987] [bmv2] [D] [thread 2770] [20.0] [cxt 0] Egress port is 0
[21:50:09.986] [bmv2] [T] [thread 2771] [18.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.987] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.987] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.987] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.987] [bmv2] [D] [thread 2771] [18.0] [cxt 0] Deparser 'deparser': end
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Pipeline 'egress': start
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Pipeline 'egress': end
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Deparser 'deparser': start
[21:50:09.987] [bmv2] [T] [thread 2771] [19.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.987] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.988] [bmv2] [D] [thread 2771] [19.0] [cxt 0] Deparser 'deparser': end
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Pipeline 'egress': start
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Pipeline 'egress': end
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Deparser 'deparser': start
[21:50:09.988] [bmv2] [T] [thread 2771] [20.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Deparsing header 'ethernet'
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Deparsing header 'int_pai'
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:09.988] [bmv2] [D] [thread 2771] [20.0] [cxt 0] Deparser 'deparser': end
[21:50:09.987] [bmv2] [D] [thread 2775] [18.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.988] [bmv2] [D] [thread 2775] [19.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:09.988] [bmv2] [D] [thread 2775] [20.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.087] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Processing packet received on port 3
[21:50:17.087] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Parser 'parser': start
[21:50:17.087] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.088] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.089] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.089] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Bytes parsed: 14
[21:50:17.089] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Parser 'parser': end
[21:50:17.089] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.090] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.090] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.090] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.091] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Looking up key:

[21:50:17.091] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.091] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Action entry is basic191 - 
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Action basic191
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.091] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.091] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Looking up key:

[21:50:17.091] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.092] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.092] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.093] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.093] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.093] [bmv2] [T] [thread 2770] [21.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.093] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.093] [bmv2] [D] [thread 2770] [21.0] [cxt 0] Egress port is 0
[21:50:17.093] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Processing packet received on port 2
[21:50:17.093] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Parser 'parser': start
[21:50:17.093] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:17.093] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Extracting header 'ethernet'
[21:50:17.093] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:17.093] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Bytes parsed: 14
[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Parser 'parser': end
[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Pipeline 'ingress': start
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Looking up key:

[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Action entry is basic191 - 
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Action basic191
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:17.094] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Looking up key:

[21:50:17.094] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:17.095] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:17.095] [bmv2] [T] [thread 2770] [22.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:17.095] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Pipeline 'ingress': end
[21:50:17.095] [bmv2] [D] [thread 2770] [22.0] [cxt 0] Egress port is 0
[21:50:17.093] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Pipeline 'egress': start
[21:50:17.096] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Pipeline 'egress': end
[21:50:17.096] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Deparser 'deparser': start
[21:50:17.096] [bmv2] [T] [thread 2771] [21.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.096] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.097] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.097] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.097] [bmv2] [D] [thread 2771] [21.0] [cxt 0] Deparser 'deparser': end
[21:50:17.097] [bmv2] [D] [thread 2775] [21.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:17.097] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Pipeline 'egress': start
[21:50:17.097] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Pipeline 'egress': end
[21:50:17.097] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Deparser 'deparser': start
[21:50:17.097] [bmv2] [T] [thread 2771] [22.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:17.097] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Deparsing header 'ethernet'
[21:50:17.098] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Deparsing header 'int_pai'
[21:50:17.098] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:17.098] [bmv2] [D] [thread 2771] [22.0] [cxt 0] Deparser 'deparser': end
[21:50:17.098] [bmv2] [D] [thread 2775] [22.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.618] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Processing packet received on port 2
[21:50:18.619] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Parser 'parser': start
[21:50:18.619] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.619] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.620] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.620] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Bytes parsed: 14
[21:50:18.620] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Parser 'parser': end
[21:50:18.620] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.621] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.621] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.621] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.621] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Looking up key:

[21:50:18.621] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.621] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Action entry is basic191 - 
[21:50:18.621] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Action basic191
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.622] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Looking up key:

[21:50:18.622] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.622] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.622] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.623] [bmv2] [T] [thread 2770] [23.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.623] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.623] [bmv2] [D] [thread 2770] [23.0] [cxt 0] Egress port is 0
[21:50:18.624] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Pipeline 'egress': start
[21:50:18.624] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Pipeline 'egress': end
[21:50:18.624] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Deparser 'deparser': start
[21:50:18.624] [bmv2] [T] [thread 2771] [23.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.624] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.624] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.625] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.625] [bmv2] [D] [thread 2771] [23.0] [cxt 0] Deparser 'deparser': end
[21:50:18.625] [bmv2] [D] [thread 2775] [23.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.874] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Processing packet received on port 1
[21:50:18.874] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Parser 'parser': start
[21:50:18.875] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.875] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.875] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.876] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Bytes parsed: 14
[21:50:18.876] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Parser 'parser': end
[21:50:18.876] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.877] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.877] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.877] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.878] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Looking up key:

[21:50:18.878] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.878] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Action entry is basic191 - 
[21:50:18.878] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Action basic191
[21:50:18.878] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.879] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Looking up key:

[21:50:18.879] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.879] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.879] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.880] [bmv2] [T] [thread 2770] [24.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.880] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.880] [bmv2] [D] [thread 2770] [24.0] [cxt 0] Egress port is 0
[21:50:18.880] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Processing packet received on port 3
[21:50:18.880] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Parser 'parser': start
[21:50:18.880] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:18.880] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Extracting header 'ethernet'
[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Bytes parsed: 14
[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Parser 'parser': end
[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Pipeline 'ingress': start
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Looking up key:

[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:18.881] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Action entry is basic191 - 
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Action basic191
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:18.881] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:18.882] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Looking up key:

[21:50:18.882] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:18.882] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:18.882] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:18.883] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:18.883] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:18.883] [bmv2] [T] [thread 2770] [25.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:18.883] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Pipeline 'ingress': end
[21:50:18.883] [bmv2] [D] [thread 2770] [25.0] [cxt 0] Egress port is 0
[21:50:18.880] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Pipeline 'egress': start
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Pipeline 'egress': end
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Deparser 'deparser': start
[21:50:18.883] [bmv2] [T] [thread 2771] [24.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.883] [bmv2] [D] [thread 2771] [24.0] [cxt 0] Deparser 'deparser': end
[21:50:18.884] [bmv2] [D] [thread 2775] [24.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Pipeline 'egress': start
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Pipeline 'egress': end
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Deparser 'deparser': start
[21:50:18.884] [bmv2] [T] [thread 2771] [25.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Deparsing header 'ethernet'
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Deparsing header 'int_pai'
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:18.884] [bmv2] [D] [thread 2771] [25.0] [cxt 0] Deparser 'deparser': end
[21:50:18.884] [bmv2] [D] [thread 2775] [25.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:31.418] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Processing packet received on port 3
[21:50:31.418] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Parser 'parser': start
[21:50:31.418] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:31.418] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Extracting header 'ethernet'
[21:50:31.419] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:31.419] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Bytes parsed: 14
[21:50:31.419] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Parser 'parser': end
[21:50:31.419] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Pipeline 'ingress': start
[21:50:31.419] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:31.420] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:31.420] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:31.420] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Looking up key:

[21:50:31.420] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:31.420] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Action entry is basic191 - 
[21:50:31.420] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Action basic191
[21:50:31.420] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:31.421] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Looking up key:

[21:50:31.421] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:31.421] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:31.421] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:31.422] [bmv2] [T] [thread 2770] [26.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:31.422] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Pipeline 'ingress': end
[21:50:31.422] [bmv2] [D] [thread 2770] [26.0] [cxt 0] Egress port is 0
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Pipeline 'egress': start
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Pipeline 'egress': end
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Deparser 'deparser': start
[21:50:31.422] [bmv2] [T] [thread 2771] [26.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Deparsing header 'ethernet'
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Deparsing header 'int_pai'
[21:50:31.422] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:31.423] [bmv2] [D] [thread 2771] [26.0] [cxt 0] Deparser 'deparser': end
[21:50:31.423] [bmv2] [D] [thread 2775] [26.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:31.685] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Processing packet received on port 2
[21:50:31.686] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Parser 'parser': start
[21:50:31.686] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:31.686] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Extracting header 'ethernet'
[21:50:31.687] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:31.687] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Bytes parsed: 14
[21:50:31.687] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Parser 'parser': end
[21:50:31.687] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Pipeline 'ingress': start
[21:50:31.688] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:31.688] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:31.688] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:31.689] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Looking up key:

[21:50:31.689] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:31.689] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Action entry is basic191 - 
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Action basic191
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:31.689] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:31.689] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Looking up key:

[21:50:31.689] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:31.690] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:31.690] [bmv2] [T] [thread 2770] [27.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:31.690] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Pipeline 'ingress': end
[21:50:31.691] [bmv2] [D] [thread 2770] [27.0] [cxt 0] Egress port is 0
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Pipeline 'egress': start
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Pipeline 'egress': end
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Deparser 'deparser': start
[21:50:31.691] [bmv2] [T] [thread 2771] [27.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Deparsing header 'ethernet'
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Deparsing header 'int_pai'
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:31.691] [bmv2] [D] [thread 2771] [27.0] [cxt 0] Deparser 'deparser': end
[21:50:31.691] [bmv2] [D] [thread 2775] [27.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Processing packet received on port 2
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser': start
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser state 'start': key is 1212
[21:50:35.445] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Bytes parsed: 14
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser' entering state 'parse_int_pai'
[21:50:35.445] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Extracting header 'int_pai'
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from field 'int_pai.quantidade_filhos' (1)
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser state 'parse_int_pai' has no switch, going to default next state
[21:50:35.446] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Bytes parsed: 22
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser' entering state 'parse_int_filho'
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Extracting to header stack 0, next header is 5
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser set: setting field 'scalars.metadata.filhos_restantes' from expression, new value is 0
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser state 'parse_int_filho': key is 00000000
[21:50:35.446] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Bytes parsed: 37
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser' entering state 'parse_ipv4'
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Extracting header 'ipv4'
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser state 'parse_ipv4' has no switch, going to default next state
[21:50:35.446] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Bytes parsed: 57
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Parser 'parser': end
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.446] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is true
[21:50:35.446] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Applying table 'MyIngress.ipv4_lpm'
[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Looking up key:
* hdr.ipv4.dstAddr    : 0a000202

[21:50:35.446] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Table 'MyIngress.ipv4_lpm': hit with handle 1
[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Dumping entry 1
Match key:
* hdr.ipv4.dstAddr    : LPM       0a000202/32
Action entry: MyIngress.ipv4_forward - 80000000222,1,

[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Action entry is MyIngress.ipv4_forward - 80000000222,1,
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Action MyIngress.ipv4_forward
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(132) Primitive standard_metadata.egress_spec = port
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(133) Primitive hdr.ethernet.srcAddr = hdr.ethernet.dstAddr
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(134) Primitive hdr.ethernet.dstAddr = dstAddr
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(135) Primitive hdr.ipv4.ttl = hdr.ipv4.ttl - 1
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is true
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Applying table 'tbl_add_int_filho'
[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Looking up key:

[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Table 'tbl_add_int_filho': miss
[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Action entry is MyIngress.add_int_filho - 
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Action MyIngress.add_int_filho
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(169) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(171) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(172) Primitive hdr.int_pai.tamanho_filho = hdr.int_pai.tamanho_filho + 15
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(174) Primitive hdr.int_filho.push_front(1)
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(175) Primitive hdr.int_filho[0].setValid()
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(176) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(177) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(178) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(179) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(180) Primitive hdr.int_filho[0].padding = 0
[21:50:35.447] [bmv2] [T] [thread 2770] [28.0] [cxt 0] basic.p4(6) Primitive 0x1213; ...
[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.447] [bmv2] [D] [thread 2770] [28.0] [cxt 0] Egress port is 1
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Pipeline 'egress': start
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Pipeline 'egress': end
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparser 'deparser': start
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Updating checksum 'cksum'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparsing header 'int_filho[1]'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparsing header 'ipv4'
[21:50:35.448] [bmv2] [D] [thread 2772] [28.0] [cxt 0] Deparser 'deparser': end
[21:50:35.448] [bmv2] [D] [thread 2775] [28.0] [cxt 0] Transmitting packet of size 97 out of port 1
[21:50:35.770] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Processing packet received on port 1
[21:50:35.770] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Parser 'parser': start
[21:50:35.770] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:35.770] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Extracting header 'ethernet'
[21:50:35.771] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:35.771] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Bytes parsed: 14
[21:50:35.771] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Parser 'parser': end
[21:50:35.771] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Pipeline 'ingress': start
[21:50:35.771] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:35.772] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:35.772] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:35.772] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Looking up key:

[21:50:35.772] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:35.772] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Action entry is basic191 - 
[21:50:35.772] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Action basic191
[21:50:35.772] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:35.772] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:35.773] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:35.773] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:35.773] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:35.774] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Looking up key:

[21:50:35.774] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:35.774] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:35.774] [bmv2] [T] [thread 2770] [29.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:35.775] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Pipeline 'ingress': end
[21:50:35.775] [bmv2] [D] [thread 2770] [29.0] [cxt 0] Egress port is 0
[21:50:35.775] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Pipeline 'egress': start
[21:50:35.775] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Pipeline 'egress': end
[21:50:35.775] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Deparser 'deparser': start
[21:50:35.775] [bmv2] [T] [thread 2771] [29.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:35.775] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Deparsing header 'ethernet'
[21:50:35.776] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Deparsing header 'int_pai'
[21:50:35.776] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:35.776] [bmv2] [D] [thread 2771] [29.0] [cxt 0] Deparser 'deparser': end
[21:50:35.776] [bmv2] [D] [thread 2775] [29.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:37.884] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Processing packet received on port 3
[21:50:37.884] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Parser 'parser': start
[21:50:37.885] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:37.885] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Extracting header 'ethernet'
[21:50:37.885] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:37.886] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Bytes parsed: 14
[21:50:37.886] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Parser 'parser': end
[21:50:37.886] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Pipeline 'ingress': start
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:37.887] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Looking up key:

[21:50:37.887] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:37.887] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Action entry is basic191 - 
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Action basic191
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:37.887] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:37.888] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Looking up key:

[21:50:37.888] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:37.888] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:37.888] [bmv2] [T] [thread 2770] [30.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:37.888] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Pipeline 'ingress': end
[21:50:37.889] [bmv2] [D] [thread 2770] [30.0] [cxt 0] Egress port is 0
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Processing packet received on port 2
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Parser 'parser': start
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Parser 'parser' entering state 'start'
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Extracting header 'ethernet'
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Parser state 'start': key is 86dd
[21:50:37.889] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Bytes parsed: 14
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Parser 'parser': end
[21:50:37.889] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Pipeline 'ingress': start
[21:50:37.889] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:50:37.889] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:50:37.889] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Applying table 'tbl_basic191'
[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Looking up key:

[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Table 'tbl_basic191': miss
[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Action entry is basic191 - 
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Action basic191
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Looking up key:

[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:50:37.890] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:50:37.890] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:50:37.891] [bmv2] [T] [thread 2770] [31.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:50:37.891] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Pipeline 'ingress': end
[21:50:37.891] [bmv2] [D] [thread 2770] [31.0] [cxt 0] Egress port is 0
[21:50:37.889] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Pipeline 'egress': start
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Pipeline 'egress': end
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Deparser 'deparser': start
[21:50:37.891] [bmv2] [T] [thread 2771] [30.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Deparsing header 'ethernet'
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Deparsing header 'int_pai'
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:37.891] [bmv2] [D] [thread 2771] [30.0] [cxt 0] Deparser 'deparser': end
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Pipeline 'egress': start
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Pipeline 'egress': end
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Deparser 'deparser': start
[21:50:37.891] [bmv2] [T] [thread 2771] [31.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Deparsing header 'ethernet'
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Deparsing header 'int_pai'
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:50:37.891] [bmv2] [D] [thread 2771] [31.0] [cxt 0] Deparser 'deparser': end
[21:50:37.891] [bmv2] [D] [thread 2775] [30.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:50:37.891] [bmv2] [D] [thread 2775] [31.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:00.346] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Processing packet received on port 3
[21:51:00.346] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Parser 'parser': start
[21:51:00.347] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:00.347] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Extracting header 'ethernet'
[21:51:00.347] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:00.348] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Bytes parsed: 14
[21:51:00.348] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Parser 'parser': end
[21:51:00.348] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Pipeline 'ingress': start
[21:51:00.348] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:00.348] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:00.348] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:00.349] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Looking up key:

[21:51:00.349] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:00.349] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Action entry is basic191 - 
[21:51:00.349] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Action basic191
[21:51:00.349] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:00.349] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:00.349] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:00.350] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Looking up key:

[21:51:00.350] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:00.350] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:00.350] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:00.351] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:00.352] [bmv2] [T] [thread 2770] [32.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:00.352] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Pipeline 'ingress': end
[21:51:00.352] [bmv2] [D] [thread 2770] [32.0] [cxt 0] Egress port is 0
[21:51:00.352] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Pipeline 'egress': start
[21:51:00.352] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Pipeline 'egress': end
[21:51:00.352] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Deparser 'deparser': start
[21:51:00.352] [bmv2] [T] [thread 2771] [32.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:00.353] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Deparsing header 'ethernet'
[21:51:00.353] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Deparsing header 'int_pai'
[21:51:00.353] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:00.353] [bmv2] [D] [thread 2771] [32.0] [cxt 0] Deparser 'deparser': end
[21:51:00.353] [bmv2] [D] [thread 2775] [32.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:02.410] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Processing packet received on port 2
[21:51:02.411] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Parser 'parser': start
[21:51:02.411] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:02.411] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Extracting header 'ethernet'
[21:51:02.411] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:02.411] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Bytes parsed: 14
[21:51:02.411] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Parser 'parser': end
[21:51:02.412] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Pipeline 'ingress': start
[21:51:02.412] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:02.412] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:02.412] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:02.412] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Looking up key:

[21:51:02.413] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:02.413] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Action entry is basic191 - 
[21:51:02.413] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Action basic191
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:02.414] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Looking up key:

[21:51:02.414] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:02.414] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:02.414] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:02.415] [bmv2] [T] [thread 2770] [33.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:02.415] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Pipeline 'ingress': end
[21:51:02.415] [bmv2] [D] [thread 2770] [33.0] [cxt 0] Egress port is 0
[21:51:02.416] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Pipeline 'egress': start
[21:51:02.416] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Pipeline 'egress': end
[21:51:02.416] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Deparser 'deparser': start
[21:51:02.416] [bmv2] [T] [thread 2771] [33.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:02.416] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Deparsing header 'ethernet'
[21:51:02.416] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Deparsing header 'int_pai'
[21:51:02.417] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:02.417] [bmv2] [D] [thread 2771] [33.0] [cxt 0] Deparser 'deparser': end
[21:51:02.417] [bmv2] [D] [thread 2775] [33.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:10.590] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Processing packet received on port 1
[21:51:10.591] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Parser 'parser': start
[21:51:10.591] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:10.591] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Extracting header 'ethernet'
[21:51:10.591] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:10.592] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Bytes parsed: 14
[21:51:10.592] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Parser 'parser': end
[21:51:10.593] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Pipeline 'ingress': start
[21:51:10.593] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:10.593] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:10.593] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:10.593] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Looking up key:

[21:51:10.593] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:10.593] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Action entry is basic191 - 
[21:51:10.593] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Action basic191
[21:51:10.593] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:10.594] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Looking up key:

[21:51:10.594] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:10.594] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:10.594] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:10.595] [bmv2] [T] [thread 2770] [34.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:10.595] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:10.595] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:10.595] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:10.595] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:10.596] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:10.596] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:10.596] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:10.596] [bmv2] [T] [thread 2770] [34.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:10.596] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Pipeline 'ingress': end
[21:51:10.596] [bmv2] [D] [thread 2770] [34.0] [cxt 0] Egress port is 0
[21:51:10.596] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Pipeline 'egress': start
[21:51:10.596] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Pipeline 'egress': end
[21:51:10.597] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Deparser 'deparser': start
[21:51:10.597] [bmv2] [T] [thread 2771] [34.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:10.597] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Deparsing header 'ethernet'
[21:51:10.597] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Deparsing header 'int_pai'
[21:51:10.597] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:10.597] [bmv2] [D] [thread 2771] [34.0] [cxt 0] Deparser 'deparser': end
[21:51:10.597] [bmv2] [D] [thread 2775] [34.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:12.638] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Processing packet received on port 2
[21:51:12.638] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Parser 'parser': start
[21:51:12.638] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:12.639] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Extracting header 'ethernet'
[21:51:12.639] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:12.639] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Bytes parsed: 14
[21:51:12.639] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Parser 'parser': end
[21:51:12.639] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Pipeline 'ingress': start
[21:51:12.639] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:12.640] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:12.640] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:12.640] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Looking up key:

[21:51:12.640] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:12.640] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Action entry is basic191 - 
[21:51:12.640] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Action basic191
[21:51:12.640] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:12.640] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:12.641] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:12.641] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:12.641] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:12.641] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Looking up key:

[21:51:12.642] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:12.642] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:12.642] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:12.643] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:12.643] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:12.643] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:12.643] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:12.643] [bmv2] [T] [thread 2770] [35.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:12.643] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Pipeline 'ingress': end
[21:51:12.643] [bmv2] [D] [thread 2770] [35.0] [cxt 0] Egress port is 0
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Processing packet received on port 3
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Parser 'parser': start
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Extracting header 'ethernet'
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:12.643] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Bytes parsed: 14
[21:51:12.643] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Parser 'parser': end
[21:51:12.644] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Pipeline 'ingress': start
[21:51:12.644] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:12.644] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:12.644] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:12.644] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Looking up key:

[21:51:12.644] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:12.644] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Action entry is basic191 - 
[21:51:12.643] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Pipeline 'egress': start
[21:51:12.644] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Pipeline 'egress': end
[21:51:12.645] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Deparser 'deparser': start
[21:51:12.645] [bmv2] [T] [thread 2771] [35.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:12.645] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Deparsing header 'ethernet'
[21:51:12.645] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Deparsing header 'int_pai'
[21:51:12.645] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:12.645] [bmv2] [D] [thread 2771] [35.0] [cxt 0] Deparser 'deparser': end
[21:51:12.645] [bmv2] [D] [thread 2775] [35.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:12.644] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Action basic191
[21:51:12.645] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:12.645] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:12.645] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:12.645] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:12.645] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:12.645] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Looking up key:

[21:51:12.646] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:12.646] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:12.646] [bmv2] [T] [thread 2770] [36.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:12.646] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Pipeline 'ingress': end
[21:51:12.646] [bmv2] [D] [thread 2770] [36.0] [cxt 0] Egress port is 0
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Pipeline 'egress': start
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Pipeline 'egress': end
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Deparser 'deparser': start
[21:51:12.647] [bmv2] [T] [thread 2771] [36.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Deparsing header 'ethernet'
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Deparsing header 'int_pai'
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:12.647] [bmv2] [D] [thread 2771] [36.0] [cxt 0] Deparser 'deparser': end
[21:51:12.647] [bmv2] [D] [thread 2775] [36.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:51:57.690] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Processing packet received on port 3
[21:51:57.690] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Parser 'parser': start
[21:51:57.691] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Parser 'parser' entering state 'start'
[21:51:57.691] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Extracting header 'ethernet'
[21:51:57.691] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Parser state 'start': key is 86dd
[21:51:57.692] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Bytes parsed: 14
[21:51:57.692] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Parser 'parser': end
[21:51:57.693] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Pipeline 'ingress': start
[21:51:57.693] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:51:57.693] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:51:57.694] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Applying table 'tbl_basic191'
[21:51:57.694] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Looking up key:

[21:51:57.694] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Table 'tbl_basic191': miss
[21:51:57.694] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Action entry is basic191 - 
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Action basic191
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:51:57.695] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Looking up key:

[21:51:57.695] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:51:57.695] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:51:57.695] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:51:57.696] [bmv2] [T] [thread 2770] [37.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:51:57.696] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Pipeline 'ingress': end
[21:51:57.696] [bmv2] [D] [thread 2770] [37.0] [cxt 0] Egress port is 0
[21:51:57.696] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Pipeline 'egress': start
[21:51:57.696] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Pipeline 'egress': end
[21:51:57.696] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Deparser 'deparser': start
[21:51:57.696] [bmv2] [T] [thread 2771] [37.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:51:57.697] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Deparsing header 'ethernet'
[21:51:57.697] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Deparsing header 'int_pai'
[21:51:57.697] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:51:57.697] [bmv2] [D] [thread 2771] [37.0] [cxt 0] Deparser 'deparser': end
[21:51:57.697] [bmv2] [D] [thread 2775] [37.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:01.788] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Processing packet received on port 2
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Parser 'parser': start
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Extracting header 'ethernet'
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Bytes parsed: 14
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Parser 'parser': end
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Pipeline 'ingress': start
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Looking up key:

[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:01.789] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Action entry is basic191 - 
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Action basic191
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:01.789] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:01.790] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Looking up key:

[21:52:01.790] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:01.790] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:01.790] [bmv2] [T] [thread 2770] [38.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:01.790] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Pipeline 'ingress': end
[21:52:01.790] [bmv2] [D] [thread 2770] [38.0] [cxt 0] Egress port is 0
[21:52:01.790] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Pipeline 'egress': start
[21:52:01.790] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Pipeline 'egress': end
[21:52:01.790] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Deparser 'deparser': start
[21:52:01.791] [bmv2] [T] [thread 2771] [38.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:01.791] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Deparsing header 'ethernet'
[21:52:01.791] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Deparsing header 'int_pai'
[21:52:01.791] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:01.791] [bmv2] [D] [thread 2771] [38.0] [cxt 0] Deparser 'deparser': end
[21:52:01.791] [bmv2] [D] [thread 2775] [38.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:22.266] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Processing packet received on port 1
[21:52:22.266] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Parser 'parser': start
[21:52:22.267] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:22.267] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Extracting header 'ethernet'
[21:52:22.267] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Bytes parsed: 14
[21:52:22.268] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Parser 'parser': end
[21:52:22.268] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Pipeline 'ingress': start
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:22.268] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Looking up key:

[21:52:22.268] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:22.268] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Action entry is basic191 - 
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Action basic191
[21:52:22.268] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:22.269] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Looking up key:

[21:52:22.269] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:22.269] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:22.269] [bmv2] [T] [thread 2770] [39.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:22.269] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Pipeline 'ingress': end
[21:52:22.269] [bmv2] [D] [thread 2770] [39.0] [cxt 0] Egress port is 0
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Processing packet received on port 2
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Parser 'parser': start
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Extracting header 'ethernet'
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:22.270] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Bytes parsed: 14
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Parser 'parser': end
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Pipeline 'ingress': start
[21:52:22.270] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:22.270] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:22.270] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Looking up key:

[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:22.270] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Pipeline 'egress': start
[21:52:22.270] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Pipeline 'egress': end
[21:52:22.270] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Deparser 'deparser': start
[21:52:22.271] [bmv2] [T] [thread 2771] [39.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:22.271] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Deparsing header 'ethernet'
[21:52:22.271] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Deparsing header 'int_pai'
[21:52:22.271] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:22.271] [bmv2] [D] [thread 2771] [39.0] [cxt 0] Deparser 'deparser': end
[21:52:22.270] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Action entry is basic191 - 
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Action basic191
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:22.271] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:22.271] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Looking up key:

[21:52:22.271] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:22.272] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:22.272] [bmv2] [T] [thread 2770] [40.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:22.272] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Pipeline 'ingress': end
[21:52:22.272] [bmv2] [D] [thread 2770] [40.0] [cxt 0] Egress port is 0
[21:52:22.271] [bmv2] [D] [thread 2775] [39.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:22.272] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Pipeline 'egress': start
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Pipeline 'egress': end
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Deparser 'deparser': start
[21:52:22.273] [bmv2] [T] [thread 2771] [40.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Deparsing header 'ethernet'
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Deparsing header 'int_pai'
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:22.273] [bmv2] [D] [thread 2771] [40.0] [cxt 0] Deparser 'deparser': end
[21:52:22.273] [bmv2] [D] [thread 2775] [40.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:52:24.338] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Processing packet received on port 3
[21:52:24.338] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Parser 'parser': start
[21:52:24.338] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Parser 'parser' entering state 'start'
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Extracting header 'ethernet'
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Parser state 'start': key is 86dd
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Bytes parsed: 14
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Parser 'parser': end
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Pipeline 'ingress': start
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Applying table 'tbl_basic191'
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Looking up key:

[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Table 'tbl_basic191': miss
[21:52:24.339] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Action entry is basic191 - 
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Action basic191
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:52:24.339] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:52:24.340] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Looking up key:

[21:52:24.340] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:52:24.340] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:52:24.340] [bmv2] [T] [thread 2770] [41.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:52:24.340] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Pipeline 'ingress': end
[21:52:24.340] [bmv2] [D] [thread 2770] [41.0] [cxt 0] Egress port is 0
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Pipeline 'egress': start
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Pipeline 'egress': end
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Deparser 'deparser': start
[21:52:24.341] [bmv2] [T] [thread 2771] [41.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Deparsing header 'ethernet'
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Deparsing header 'int_pai'
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:52:24.341] [bmv2] [D] [thread 2771] [41.0] [cxt 0] Deparser 'deparser': end
[21:52:24.341] [bmv2] [D] [thread 2775] [41.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:53:50.330] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Processing packet received on port 3
[21:53:50.331] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Parser 'parser': start
[21:53:50.332] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Parser 'parser' entering state 'start'
[21:53:50.332] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Extracting header 'ethernet'
[21:53:50.333] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Parser state 'start': key is 86dd
[21:53:50.333] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Bytes parsed: 14
[21:53:50.334] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Parser 'parser': end
[21:53:50.335] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Pipeline 'ingress': start
[21:53:50.335] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:53:50.336] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:53:50.336] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Applying table 'tbl_basic191'
[21:53:50.336] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Looking up key:

[21:53:50.337] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Table 'tbl_basic191': miss
[21:53:50.337] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Action entry is basic191 - 
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Action basic191
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:53:50.337] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:53:50.338] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Looking up key:

[21:53:50.338] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:53:50.338] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:53:50.338] [bmv2] [T] [thread 2770] [42.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:53:50.338] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Pipeline 'ingress': end
[21:53:50.338] [bmv2] [D] [thread 2770] [42.0] [cxt 0] Egress port is 0
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Pipeline 'egress': start
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Pipeline 'egress': end
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Deparser 'deparser': start
[21:53:50.339] [bmv2] [T] [thread 2771] [42.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Deparsing header 'ethernet'
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Deparsing header 'int_pai'
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:53:50.339] [bmv2] [D] [thread 2771] [42.0] [cxt 0] Deparser 'deparser': end
[21:53:50.339] [bmv2] [D] [thread 2775] [42.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:00.570] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Processing packet received on port 2
[21:54:00.571] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Parser 'parser': start
[21:54:00.571] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:00.571] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Extracting header 'ethernet'
[21:54:00.572] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:00.572] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Bytes parsed: 14
[21:54:00.573] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Parser 'parser': end
[21:54:00.573] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Pipeline 'ingress': start
[21:54:00.573] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:00.574] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:00.574] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:00.574] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Looking up key:

[21:54:00.574] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:00.574] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Action entry is basic191 - 
[21:54:00.575] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Action basic191
[21:54:00.575] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:00.575] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:00.576] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Looking up key:

[21:54:00.576] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:00.576] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:00.576] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:00.577] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:00.577] [bmv2] [T] [thread 2770] [43.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:00.577] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Pipeline 'ingress': end
[21:54:00.577] [bmv2] [D] [thread 2770] [43.0] [cxt 0] Egress port is 0
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Pipeline 'egress': start
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Pipeline 'egress': end
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Deparser 'deparser': start
[21:54:00.577] [bmv2] [T] [thread 2771] [43.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Deparsing header 'ethernet'
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Deparsing header 'int_pai'
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:00.577] [bmv2] [D] [thread 2771] [43.0] [cxt 0] Deparser 'deparser': end
[21:54:00.577] [bmv2] [D] [thread 2775] [43.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Processing packet received on port 1
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Parser 'parser': start
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Extracting header 'ethernet'
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:51.770] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Bytes parsed: 14
[21:54:51.770] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Parser 'parser': end
[21:54:51.771] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Pipeline 'ingress': start
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:51.771] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Looking up key:

[21:54:51.771] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:51.771] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Action entry is basic191 - 
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Action basic191
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:51.771] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:51.772] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:51.772] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:51.772] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Looking up key:

[21:54:51.772] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:51.772] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:51.772] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:51.772] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:51.772] [bmv2] [T] [thread 2770] [44.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:51.773] [bmv2] [T] [thread 2770] [44.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:51.773] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Pipeline 'ingress': end
[21:54:51.774] [bmv2] [D] [thread 2770] [44.0] [cxt 0] Egress port is 0
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Processing packet received on port 2
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Parser 'parser': start
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Extracting header 'ethernet'
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:51.774] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Bytes parsed: 14
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Parser 'parser': end
[21:54:51.774] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Pipeline 'ingress': start
[21:54:51.774] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:51.776] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Looking up key:

[21:54:51.776] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:51.776] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Action entry is basic191 - 
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Action basic191
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:51.776] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:51.777] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Looking up key:

[21:54:51.777] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:51.777] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:51.777] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:51.778] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:51.778] [bmv2] [T] [thread 2770] [45.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:51.778] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Pipeline 'ingress': end
[21:54:51.778] [bmv2] [D] [thread 2770] [45.0] [cxt 0] Egress port is 0
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Processing packet received on port 3
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Parser 'parser': start
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Parser 'parser' entering state 'start'
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Extracting header 'ethernet'
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Parser state 'start': key is 86dd
[21:54:51.778] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Bytes parsed: 14
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Parser 'parser': end
[21:54:51.778] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Pipeline 'ingress': start
[21:54:51.779] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:54:51.774] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Pipeline 'egress': start
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Pipeline 'egress': end
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Deparser 'deparser': start
[21:54:51.779] [bmv2] [T] [thread 2771] [44.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Deparsing header 'ethernet'
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Deparsing header 'int_pai'
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:51.779] [bmv2] [D] [thread 2771] [44.0] [cxt 0] Deparser 'deparser': end
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Pipeline 'egress': start
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Pipeline 'egress': end
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Deparser 'deparser': start
[21:54:51.779] [bmv2] [T] [thread 2771] [45.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Deparsing header 'ethernet'
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Deparsing header 'int_pai'
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:51.779] [bmv2] [D] [thread 2771] [45.0] [cxt 0] Deparser 'deparser': end
[21:54:51.779] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:54:51.779] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Applying table 'tbl_basic191'
[21:54:51.779] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Looking up key:

[21:54:51.779] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Table 'tbl_basic191': miss
[21:54:51.779] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Action entry is basic191 - 
[21:54:51.779] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Action basic191
[21:54:51.779] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:54:51.780] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Looking up key:

[21:54:51.780] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:54:51.780] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:54:51.780] [bmv2] [T] [thread 2770] [46.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:54:51.780] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Pipeline 'ingress': end
[21:54:51.780] [bmv2] [D] [thread 2770] [46.0] [cxt 0] Egress port is 0
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Pipeline 'egress': start
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Pipeline 'egress': end
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Deparser 'deparser': start
[21:54:51.780] [bmv2] [T] [thread 2771] [46.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Deparsing header 'ethernet'
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Deparsing header 'int_pai'
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:54:51.780] [bmv2] [D] [thread 2771] [46.0] [cxt 0] Deparser 'deparser': end
[21:54:51.779] [bmv2] [D] [thread 2775] [44.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:51.780] [bmv2] [D] [thread 2775] [45.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:54:51.780] [bmv2] [D] [thread 2775] [46.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:57:51.994] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Processing packet received on port 3
[21:57:51.994] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Parser 'parser': start
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Parser 'parser' entering state 'start'
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Extracting header 'ethernet'
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Parser state 'start': key is 86dd
[21:57:51.995] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Bytes parsed: 14
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Parser 'parser': end
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Pipeline 'ingress': start
[21:57:51.995] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:57:51.995] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:57:51.995] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Applying table 'tbl_basic191'
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Looking up key:

[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Table 'tbl_basic191': miss
[21:57:51.995] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Action entry is basic191 - 
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Action basic191
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:57:51.996] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Looking up key:

[21:57:51.996] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:57:51.996] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:57:51.996] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:57:51.997] [bmv2] [T] [thread 2770] [47.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:57:51.997] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Pipeline 'ingress': end
[21:57:51.997] [bmv2] [D] [thread 2770] [47.0] [cxt 0] Egress port is 0
[21:57:51.997] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Pipeline 'egress': start
[21:57:51.997] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Pipeline 'egress': end
[21:57:51.997] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Deparser 'deparser': start
[21:57:51.997] [bmv2] [T] [thread 2771] [47.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:57:51.997] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Deparsing header 'ethernet'
[21:57:51.997] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Deparsing header 'int_pai'
[21:57:51.998] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:57:51.998] [bmv2] [D] [thread 2771] [47.0] [cxt 0] Deparser 'deparser': end
[21:57:51.998] [bmv2] [D] [thread 2775] [47.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:58:08.379] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Processing packet received on port 2
[21:58:08.379] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Parser 'parser': start
[21:58:08.380] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Parser 'parser' entering state 'start'
[21:58:08.380] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Extracting header 'ethernet'
[21:58:08.380] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Parser state 'start': key is 86dd
[21:58:08.381] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Bytes parsed: 14
[21:58:08.381] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Parser 'parser': end
[21:58:08.381] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Pipeline 'ingress': start
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Applying table 'tbl_basic191'
[21:58:08.382] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Looking up key:

[21:58:08.382] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Table 'tbl_basic191': miss
[21:58:08.382] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Action entry is basic191 - 
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Action basic191
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:58:08.382] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:58:08.382] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Looking up key:

[21:58:08.383] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:58:08.383] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:58:08.383] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:58:08.384] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:58:08.384] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:58:08.384] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:58:08.384] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:58:08.384] [bmv2] [T] [thread 2770] [48.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:58:08.384] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Pipeline 'ingress': end
[21:58:08.384] [bmv2] [D] [thread 2770] [48.0] [cxt 0] Egress port is 0
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Pipeline 'egress': start
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Pipeline 'egress': end
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Deparser 'deparser': start
[21:58:08.384] [bmv2] [T] [thread 2771] [48.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Deparsing header 'ethernet'
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Deparsing header 'int_pai'
[21:58:08.384] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:58:08.385] [bmv2] [D] [thread 2771] [48.0] [cxt 0] Deparser 'deparser': end
[21:58:08.385] [bmv2] [D] [thread 2775] [48.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:30.298] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Processing packet received on port 3
[21:59:30.299] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Parser 'parser': start
[21:59:30.299] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:30.300] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Extracting header 'ethernet'
[21:59:30.301] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:30.301] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Bytes parsed: 14
[21:59:30.301] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Parser 'parser': end
[21:59:30.301] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Pipeline 'ingress': start
[21:59:30.302] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:30.302] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:30.303] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:30.303] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Looking up key:

[21:59:30.304] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:30.304] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Action entry is basic191 - 
[21:59:30.305] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Action basic191
[21:59:30.305] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:30.305] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:30.305] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:30.305] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:30.306] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Looking up key:

[21:59:30.306] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:30.306] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:30.306] [bmv2] [T] [thread 2770] [49.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:30.306] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Pipeline 'ingress': end
[21:59:30.306] [bmv2] [D] [thread 2770] [49.0] [cxt 0] Egress port is 0
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Pipeline 'egress': start
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Pipeline 'egress': end
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Deparser 'deparser': start
[21:59:30.307] [bmv2] [T] [thread 2771] [49.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Deparsing header 'ethernet'
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Deparsing header 'int_pai'
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:30.307] [bmv2] [D] [thread 2771] [49.0] [cxt 0] Deparser 'deparser': end
[21:59:30.307] [bmv2] [D] [thread 2775] [49.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:46.686] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Processing packet received on port 1
[21:59:46.686] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Parser 'parser': start
[21:59:46.686] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:46.687] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Extracting header 'ethernet'
[21:59:46.687] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:46.688] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Bytes parsed: 14
[21:59:46.688] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Parser 'parser': end
[21:59:46.688] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Pipeline 'ingress': start
[21:59:46.688] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:46.689] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Looking up key:

[21:59:46.689] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:46.689] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Action entry is basic191 - 
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Action basic191
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:46.689] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:46.690] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Looking up key:

[21:59:46.690] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:46.690] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:46.690] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:46.691] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:46.691] [bmv2] [T] [thread 2770] [50.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:46.691] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Pipeline 'ingress': end
[21:59:46.691] [bmv2] [D] [thread 2770] [50.0] [cxt 0] Egress port is 0
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Processing packet received on port 2
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Parser 'parser': start
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Parser 'parser' entering state 'start'
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Extracting header 'ethernet'
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Parser state 'start': key is 86dd
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Bytes parsed: 14
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Parser 'parser': end
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Pipeline 'ingress': start
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Applying table 'tbl_basic191'
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Looking up key:

[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Table 'tbl_basic191': miss
[21:59:46.691] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Action entry is basic191 - 
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Action basic191
[21:59:46.691] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[21:59:46.692] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Looking up key:

[21:59:46.692] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[21:59:46.692] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[21:59:46.692] [bmv2] [T] [thread 2770] [51.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[21:59:46.692] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Pipeline 'ingress': end
[21:59:46.693] [bmv2] [D] [thread 2770] [51.0] [cxt 0] Egress port is 0
[21:59:46.692] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Pipeline 'egress': start
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Pipeline 'egress': end
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Deparser 'deparser': start
[21:59:46.693] [bmv2] [T] [thread 2771] [50.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Deparsing header 'ethernet'
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Deparsing header 'int_pai'
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:46.693] [bmv2] [D] [thread 2771] [50.0] [cxt 0] Deparser 'deparser': end
[21:59:46.693] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Pipeline 'egress': start
[21:59:46.693] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Pipeline 'egress': end
[21:59:46.693] [bmv2] [D] [thread 2775] [50.0] [cxt 0] Transmitting packet of size 93 out of port 0
[21:59:46.693] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Deparser 'deparser': start
[21:59:46.694] [bmv2] [T] [thread 2771] [51.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[21:59:46.694] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Deparsing header 'ethernet'
[21:59:46.694] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Deparsing header 'int_pai'
[21:59:46.694] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Deparsing header 'int_filho[0]'
[21:59:46.694] [bmv2] [D] [thread 2771] [51.0] [cxt 0] Deparser 'deparser': end
[21:59:46.694] [bmv2] [D] [thread 2775] [51.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:05:47.325] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Processing packet received on port 2
[22:05:47.325] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Parser 'parser': start
[22:05:47.326] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Parser 'parser' entering state 'start'
[22:05:47.326] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Extracting header 'ethernet'
[22:05:47.326] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Parser state 'start': key is 86dd
[22:05:47.326] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Bytes parsed: 14
[22:05:47.326] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Parser 'parser': end
[22:05:47.327] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Pipeline 'ingress': start
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Applying table 'tbl_basic191'
[22:05:47.327] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Looking up key:

[22:05:47.327] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Table 'tbl_basic191': miss
[22:05:47.327] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Action entry is basic191 - 
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Action basic191
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:05:47.327] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:05:47.328] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Looking up key:

[22:05:47.328] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:05:47.328] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:05:47.328] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:05:47.329] [bmv2] [T] [thread 2770] [52.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:05:47.329] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Pipeline 'ingress': end
[22:05:47.329] [bmv2] [D] [thread 2770] [52.0] [cxt 0] Egress port is 0
[22:05:47.329] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Pipeline 'egress': start
[22:05:47.329] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Pipeline 'egress': end
[22:05:47.329] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Deparser 'deparser': start
[22:05:47.329] [bmv2] [T] [thread 2771] [52.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:05:47.330] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Deparsing header 'ethernet'
[22:05:47.330] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Deparsing header 'int_pai'
[22:05:47.330] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:05:47.330] [bmv2] [D] [thread 2771] [52.0] [cxt 0] Deparser 'deparser': end
[22:05:47.330] [bmv2] [D] [thread 2775] [52.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:06:03.517] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Processing packet received on port 3
[22:06:03.517] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Parser 'parser': start
[22:06:03.517] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Parser 'parser' entering state 'start'
[22:06:03.517] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Extracting header 'ethernet'
[22:06:03.517] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Parser state 'start': key is 86dd
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Bytes parsed: 14
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Parser 'parser': end
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Pipeline 'ingress': start
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Applying table 'tbl_basic191'
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Looking up key:

[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Table 'tbl_basic191': miss
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Action entry is basic191 - 
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Action basic191
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Looking up key:

[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:06:03.518] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:06:03.518] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:06:03.519] [bmv2] [T] [thread 2770] [53.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:06:03.519] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Pipeline 'ingress': end
[22:06:03.519] [bmv2] [D] [thread 2770] [53.0] [cxt 0] Egress port is 0
[22:06:03.519] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Pipeline 'egress': start
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Pipeline 'egress': end
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Deparser 'deparser': start
[22:06:03.520] [bmv2] [T] [thread 2771] [53.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Deparsing header 'ethernet'
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Deparsing header 'int_pai'
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:06:03.520] [bmv2] [D] [thread 2771] [53.0] [cxt 0] Deparser 'deparser': end
[22:06:03.520] [bmv2] [D] [thread 2775] [53.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:08:14.585] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Processing packet received on port 3
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Parser 'parser': start
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Parser 'parser' entering state 'start'
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Extracting header 'ethernet'
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Parser state 'start': key is 86dd
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Bytes parsed: 14
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Parser 'parser': end
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Pipeline 'ingress': start
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Applying table 'tbl_basic191'
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Table 'tbl_basic191': miss
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Action entry is basic191 - 
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Action basic191
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Looking up key:

[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:08:14.586] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:08:14.586] [bmv2] [T] [thread 2770] [54.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:08:14.587] [bmv2] [T] [thread 2770] [54.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:08:14.587] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Pipeline 'ingress': end
[22:08:14.587] [bmv2] [D] [thread 2770] [54.0] [cxt 0] Egress port is 0
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Pipeline 'egress': start
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Pipeline 'egress': end
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Deparser 'deparser': start
[22:08:14.587] [bmv2] [T] [thread 2771] [54.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Deparsing header 'ethernet'
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Deparsing header 'int_pai'
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:08:14.587] [bmv2] [D] [thread 2771] [54.0] [cxt 0] Deparser 'deparser': end
[22:08:14.588] [bmv2] [D] [thread 2775] [54.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:09:03.737] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Processing packet received on port 1
[22:09:03.737] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Parser 'parser': start
[22:09:03.737] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Parser 'parser' entering state 'start'
[22:09:03.737] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Extracting header 'ethernet'
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Parser state 'start': key is 86dd
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Bytes parsed: 14
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Parser 'parser': end
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Pipeline 'ingress': start
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Applying table 'tbl_basic191'
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Looking up key:

[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Table 'tbl_basic191': miss
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Action entry is basic191 - 
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Action basic191
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Looking up key:

[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:09:03.738] [bmv2] [T] [thread 2770] [55.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Pipeline 'ingress': end
[22:09:03.738] [bmv2] [D] [thread 2770] [55.0] [cxt 0] Egress port is 0
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Processing packet received on port 2
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Parser 'parser': start
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Parser 'parser' entering state 'start'
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Extracting header 'ethernet'
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Parser state 'start': key is 86dd
[22:09:03.738] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Bytes parsed: 14
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Parser 'parser': end
[22:09:03.738] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Pipeline 'ingress': start
[22:09:03.738] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(186) Condition "hdr.ipv4.isValid()" (node_2) is false
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(190) Condition "hdr.int_pai.isValid()" (node_4) is false
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Applying table 'tbl_basic191'
[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Looking up key:

[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Table 'tbl_basic191': miss
[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Action entry is basic191 - 
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Action basic191
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(191) Primitive hdr.int_pai.setValid()
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(192) Primitive hdr.int_pai.tamanho_filho = 15
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(193) Primitive hdr.int_pai.quantidade_filhos = 0
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(5) Primitive 0x1212; ...
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Applying table 'tbl_add_int_primeiro_filho'
[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Looking up key:

[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Table 'tbl_add_int_primeiro_filho': miss
[22:09:03.739] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Action entry is MyIngress.add_int_primeiro_filho - 
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Action MyIngress.add_int_primeiro_filho
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(154) Primitive reg_switch_id.read(var_switch_id, 0)
[22:09:03.738] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Pipeline 'egress': start
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Pipeline 'egress': end
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Deparser 'deparser': start
[22:09:03.739] [bmv2] [T] [thread 2771] [55.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Deparsing header 'ethernet'
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Deparsing header 'int_pai'
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:09:03.739] [bmv2] [D] [thread 2771] [55.0] [cxt 0] Deparser 'deparser': end
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] Read register 'MyIngress.reg_switch_id' at index 0 read value 0
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(156) Primitive hdr.int_pai.quantidade_filhos = hdr.int_pai.quantidade_filhos + 1
[22:09:03.739] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(158) Primitive hdr.int_filho[0].setValid()
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(159) Primitive hdr.int_filho[0].id_switch = var_switch_id
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(160) Primitive hdr.int_filho[0].porta_entrada = standard_metadata.ingress_port
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(161) Primitive hdr.int_filho[0].porta_saida = standard_metadata.egress_spec
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(162) Primitive hdr.int_filho[0].timestamp = standard_metadata.ingress_global_timestamp
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(163) Primitive hdr.int_filho[0].padding = 0
[22:09:03.740] [bmv2] [T] [thread 2770] [56.0] [cxt 0] basic.p4(7) Primitive 0x800; ...
[22:09:03.740] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Pipeline 'ingress': end
[22:09:03.740] [bmv2] [D] [thread 2770] [56.0] [cxt 0] Egress port is 0
[22:09:03.739] [bmv2] [D] [thread 2775] [55.0] [cxt 0] Transmitting packet of size 93 out of port 0
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Pipeline 'egress': start
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Pipeline 'egress': end
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Deparser 'deparser': start
[22:09:03.740] [bmv2] [T] [thread 2771] [56.0] [cxt 0] Skipping checksum 'cksum' update because condition not met
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Deparsing header 'ethernet'
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Deparsing header 'int_pai'
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Deparsing header 'int_filho[0]'
[22:09:03.740] [bmv2] [D] [thread 2771] [56.0] [cxt 0] Deparser 'deparser': end
[22:09:03.740] [bmv2] [D] [thread 2775] [56.0] [cxt 0] Transmitting packet of size 93 out of port 0
