{"vcs1":{"timestamp_begin":1731831832.148939904, "rt":1.69, "ut":0.56, "st":0.23}}
{"vcselab":{"timestamp_begin":1731831833.909042218, "rt":1.41, "ut":0.30, "st":0.12}}
{"link":{"timestamp_begin":1731831835.389646829, "rt":0.34, "ut":0.09, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731831831.556070494}
{"VCS_COMP_START_TIME": 1731831831.556070494}
{"VCS_COMP_END_TIME": 1731832295.944846824}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331600}}
{"stitch_vcselab": {"peak_mem": 231552}}
