<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Multiplexor.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="NPC.vhi"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="alu.vhi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="conexion_procesador.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="conexion_procesador.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="conexion_procesador.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="conexion_procesador.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="conexion_procesador.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="conexion_procesador.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="conexion_procesador.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="conexion_procesador.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="conexion_procesador.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="conexion_procesador.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="conexion_procesador_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="conexion_procesador_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instructionMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="instructionMemory.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="instructionMemory.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="instructionMemory.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="registerFile.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="seu.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="seu.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="seu.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="seu.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="seu.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="seu.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="sumador.vhi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_Multiplexor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_Multiplexor_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_NPC_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_alu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_conexion_procesador_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_conexion_procesador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_conexion_procesador_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_conexion_procesador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_instructuinMemory_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_instructuinMemory_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_registerfile_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_registerfile_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_seu_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_seu_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_sumador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_sumador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_unidadControl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_unidadControl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="unidadControl.vhi"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1491949103" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1491949103">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492217188" xil_pn:in_ck="-7047251469513474227" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492217188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IMinstructionMemory.vhd"/>
      <outfile xil_pn:name="NPC.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="conexion_procesador.vhd"/>
      <outfile xil_pn:name="multiplexor.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Multiplexor.vhd"/>
      <outfile xil_pn:name="tb_NPC.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_conexion_procesador.vhd"/>
      <outfile xil_pn:name="tb_instructuinMemory.vhd"/>
      <outfile xil_pn:name="tb_registerfile.vhd"/>
      <outfile xil_pn:name="tb_seu.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
      <outfile xil_pn:name="tb_unidadControl.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492217227" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3498116904974792255" xil_pn:start_ts="1492217227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492217227" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2235975336209387009" xil_pn:start_ts="1492217227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216472" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1829195172150778332" xil_pn:start_ts="1492216472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492217227" xil_pn:in_ck="-7047251469513474227" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492217227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IMinstructionMemory.vhd"/>
      <outfile xil_pn:name="NPC.vhd"/>
      <outfile xil_pn:name="alu.vhd"/>
      <outfile xil_pn:name="conexion_procesador.vhd"/>
      <outfile xil_pn:name="multiplexor.vhd"/>
      <outfile xil_pn:name="registerFile.vhd"/>
      <outfile xil_pn:name="seu.vhd"/>
      <outfile xil_pn:name="sumador.vhd"/>
      <outfile xil_pn:name="tb_Multiplexor.vhd"/>
      <outfile xil_pn:name="tb_NPC.vhd"/>
      <outfile xil_pn:name="tb_alu.vhd"/>
      <outfile xil_pn:name="tb_conexion_procesador.vhd"/>
      <outfile xil_pn:name="tb_instructuinMemory.vhd"/>
      <outfile xil_pn:name="tb_registerfile.vhd"/>
      <outfile xil_pn:name="tb_seu.vhd"/>
      <outfile xil_pn:name="tb_sumador.vhd"/>
      <outfile xil_pn:name="tb_unidadControl.vhd"/>
      <outfile xil_pn:name="unidadControl.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1492217232" xil_pn:in_ck="-7047251469513474227" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7004895042042921088" xil_pn:start_ts="1492217227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_conexion_procesador_beh.prj"/>
      <outfile xil_pn:name="tb_conexion_procesador_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1492223668" xil_pn:in_ck="-3973493363100947388" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2442985539230507667" xil_pn:start_ts="1492223668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_conexion_procesador_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5129490550258903347" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1829195172150778332" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8511045180063522703" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216146" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="415909037135232614" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492216174" xil_pn:in_ck="-2385937450109969440" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="4666234121838914457" xil_pn:start_ts="1492216146">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="conexion_procesador.lso"/>
      <outfile xil_pn:name="conexion_procesador.ngc"/>
      <outfile xil_pn:name="conexion_procesador.ngr"/>
      <outfile xil_pn:name="conexion_procesador.prj"/>
      <outfile xil_pn:name="conexion_procesador.stx"/>
      <outfile xil_pn:name="conexion_procesador.syr"/>
      <outfile xil_pn:name="conexion_procesador.xst"/>
      <outfile xil_pn:name="conexion_procesador_vhdl.prj"/>
      <outfile xil_pn:name="conexion_procesador_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
