Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Feb 19 16:47:41 2025
| Host         : DEKTOP-MOV670 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file simple_io_control_sets_placed.rpt
| Design       : simple_io
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             235 |           73 |
| No           | No                    | Yes                    |             234 |           60 |
| No           | Yes                   | No                     |              44 |           17 |
| Yes          | No                    | No                     |              24 |            6 |
| Yes          | No                    | Yes                    |             106 |           23 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |                                       Enable Signal                                      |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  clock_wiz_0/inst/clk_out1 |                                                                                          |                                                        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                                                          | cic/differentiator_2/AR[0]                             |                1 |              1 |         1.00 |
|  clk                       |                                                                                          |                                                        |                1 |              1 |         1.00 |
| ~CLK100MHZ_IBUF_BUFG       |                                                                                          |                                                        |                3 |              3 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       |                                                                                          | btnC_IBUF                                              |                5 |              5 |         1.00 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo_wr_en                                                                        | cic/differentiator_2/AR[0]                             |                1 |              5 |         5.00 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo_wr_en                                                                        | btnC_IBUF                                              |                1 |              5 |         5.00 |
| ~clk                       |                                                                                          |                                                        |                2 |              8 |         4.00 |
|  clk0                      |                                                                                          | cic/differentiator_2/out_reg[23]_0                     |                5 |              9 |         1.80 |
| ~clk                       |                                                                                          | btnC_IBUF                                              |                3 |             10 |         3.33 |
|  JC_IBUF__0_BUFG[3]        |                                                                                          | btnC_IBUF                                              |                8 |             21 |         2.62 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0] | btnC_IBUF                                              |                4 |             24 |         6.00 |
|  CLK100MHZ_IBUF_BUFG       | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]   | btnC_IBUF                                              |                4 |             24 |         6.00 |
|  CLK100MHZ_IBUF_BUFG       | output_fifo_wr_en                                                                        |                                                        |                6 |             24 |         4.00 |
|  JC_IBUF__0_BUFG[3]        | output_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0] | btnC_IBUF                                              |                6 |             24 |         4.00 |
|  JC_IBUF__0_BUFG[3]        | dmic_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]   | btnC_IBUF                                              |                7 |             24 |         3.43 |
|  clk0                      |                                                                                          | i2s2/mux_shift_inst[1].u_mux_shift/rom_addr_reg_7_sn_1 |                9 |             25 |         2.78 |
|  clk0                      |                                                                                          |                                                        |               13 |             30 |         2.31 |
| ~clk0                      |                                                                                          |                                                        |               20 |             63 |         3.15 |
|  JC_IBUF__0_BUFG[3]        |                                                                                          |                                                        |               17 |             64 |         3.76 |
|  CLK100MHZ_IBUF_BUFG       |                                                                                          |                                                        |               16 |             65 |         4.06 |
|  clk0                      |                                                                                          | cic/differentiator_2/AR[0]                             |               18 |             69 |         3.83 |
|  data_reg[23]_i_1_n_0      |                                                                                          | cic/differentiator_2/AR[0]                             |               28 |            138 |         4.93 |
+----------------------------+------------------------------------------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


