$date
	Mon Feb  6 12:50:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 2 $ ns [1:0] $end
$var reg 1 ! out $end
$var reg 2 % stt [1:0] $end
$scope begin combi $end
$upscope $end
$scope begin opt $end
$upscope $end
$scope begin sequence $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
0#
0"
0!
$end
#5000
1"
#10000
0"
#15000
1"
#20000
b1 $
0"
1#
#25000
b1 %
1"
#30000
b10 $
0"
0#
#35000
b0 $
b10 %
1"
#40000
b11 $
0"
1#
#45000
b1 $
b11 %
1"
#50000
1!
b10 $
0"
0#
#55000
b0 $
b10 %
1"
#60000
0!
0"
#65000
b0 %
1"
#70000
b1 $
0"
1#
#75000
b1 %
1"
#80000
0"
