#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: D:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 7 6.1
#Hostname: PCLIP3

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys VHDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":24:7:24:19|Top entity is set to DACController.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

# Wed Apr 13 13:51:52 2016

###########################################################]
Synopsys Verilog Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\hypermods.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\umr_capim.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_objects.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_pipes.svh"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\component\work\TDR\TDR.v"
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

# Wed Apr 13 13:51:52 2016

###########################################################]
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\generic\smartfusion2.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\hypermods.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\umr_capim.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_objects.v"
@I::"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_pipes.svh"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v"
@I::"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\component\work\TDR\TDR.v"
Verilog syntax check successful!
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":31:7:31:11|Synthesizing module Adder

@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":59:28:59:31|No assignment to data
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":61:28:61:39|No assignment to edge_counter
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":67:28:67:39|No assignment to trigger_type
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":68:28:68:30|No assignment to LV1
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":69:28:69:29|No assignment to BX
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":70:28:70:33|No assignment to FEC_ID
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":71:28:71:30|No assignment to FOV
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":72:28:72:28|No assignment to H
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":73:28:73:28|No assignment to F
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":74:28:74:34|No assignment to TRB_FOV
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":75:28:75:30|No assignment to GR1
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":76:28:76:30|No assignment to GR2
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":78:28:78:38|No assignment to full_TDC_ID
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":80:28:80:35|No assignment to board_ID
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":83:28:83:36|No assignment to dead_time
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":84:28:84:39|No assignment to trigger_FIFO
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":85:28:85:45|No assignment to HPTDC_L1_occupancy
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":86:28:86:35|No assignment to run_type
@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":88:28:88:36|No assignment to FIFO_size
@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register TDC_ID[2:0] 

@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register event_ID[11:0] 

@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bunch_ID[11:0] 

@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register word_count[12:0] 

@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register error_flag[11:0] 

@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit read_enable is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[0] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[1] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[2] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[3] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[4] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[5] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[6] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[7] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[8] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[9] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[10] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[11] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[12] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[13] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[14] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[15] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[16] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[17] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[18] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[19] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[20] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[21] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[22] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[23] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[24] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[25] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[26] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[27] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[28] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[29] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[30] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[31] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[32] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[33] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[34] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[35] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[36] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[37] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[38] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[39] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[40] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[41] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[42] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[43] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[44] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[45] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[46] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[47] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[48] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[49] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[50] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[51] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[52] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[62] is always 0, optimizing ...
@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bit 62 of data_out[63:0] 

@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bits 52 to 0 of data_out[63:0] 

@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":19:7:19:18|Synthesizing module BunchCounter

@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":19:7:19:20|Synthesizing module ControlDecoder

@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":57:36:57:39|No assignment to data
@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Pruning register reset[7:0] 

@W: CL271 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Pruning bits 748 to 8 of lathed_data_from_hptdc[748:0] -- not in use ...

@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit jtag_instruction[2] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit jtag_instruction[3] is always 1, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit jtag_instruction[4] is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Pruning register bits 4 to 2 of jtag_instruction[4:0] 

@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":24:7:24:10|Synthesizing module FIFO

@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":89:4:89:9|Pruning register full 

@N: CL134 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":89:4:89:9|Found RAM fifo_ram, depth=32768, width=32
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":22:7:22:10|Synthesizing module JTAG

@W: CG133 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":96:24:96:37|No assignment to instruction_to
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_sent_to_hptdc is always 0, optimizing ...
@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":19:7:19:23|Synthesizing module SerialTransmitter

@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Register bit serial_transmit_complete is always 0, optimizing ...
@W: CL169 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Pruning register buffer[0][63:0] 

@N: CG364 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\component\work\TDR\TDR.v":9:7:9:9|Synthesizing module TDR

@N: CG794 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\component\work\TDR\TDR.v":876:14:876:28|Using module DACController from library work
@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Pruning register bit 63 of buffer[1][63:0] 

@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Pruning register bit 63 of buffer[2][63:0] 

@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Pruning register bit 63 of buffer[3][63:0] 

@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":49:4:49:9|Pruning register bit 63 of buffer[4][63:0] 

@W: CL247 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":21:28:21:34|Input port bit 63 of data_in[63:0] is unused

@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":27:28:27:37|*Output serial_clk has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\SerialTransmitter.v":23:28:23:30|Input rst is unused
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[3] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[4] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[5] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[6] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[7] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[8] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit loop_counter[9] is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Pruning register bits 9 to 3 of loop_counter[9:0] 

@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Pruning register bits 748 to 8 of data_to[748:0] 

@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[2] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[3] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[4] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[5] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[6] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[7] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[8] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[9] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[10] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[11] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[12] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[13] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[14] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[15] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[16] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[17] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[18] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[19] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[20] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[21] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[22] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[23] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[24] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[25] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[26] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[27] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[28] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[29] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[30] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[31] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[32] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[33] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[34] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[35] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[36] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[37] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[38] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[39] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[40] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[41] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[42] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[43] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[44] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[45] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[46] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[47] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[48] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[49] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[50] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[51] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[52] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[53] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[54] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[55] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[56] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[57] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[58] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[59] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[60] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[61] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[62] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[63] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[64] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[65] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[66] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[67] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[68] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[69] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[70] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[71] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[72] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[73] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[74] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[75] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[76] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[77] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[78] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[79] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[80] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[81] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[82] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[83] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[84] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[85] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[86] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[87] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[88] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[89] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[90] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[91] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[92] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[93] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[94] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[95] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[96] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[97] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[98] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[99] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[100] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[101] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[102] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[103] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[104] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[105] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[106] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[107] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[108] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[109] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[110] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[111] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[112] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[113] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[114] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[115] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[116] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[117] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[118] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[119] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[120] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[121] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[122] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[123] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[124] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[125] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[126] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[127] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[128] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[129] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[130] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[131] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[132] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[133] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[134] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[135] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[136] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[137] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[138] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[139] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[140] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[141] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[142] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[143] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[144] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[145] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[146] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[147] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[148] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[149] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[150] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[151] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[152] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[153] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[154] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[155] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[156] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[157] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[158] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[159] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[160] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[161] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[162] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[163] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[164] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[165] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[166] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[167] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[168] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[169] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[170] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[171] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[172] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[173] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[174] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[175] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[176] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[177] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[178] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[179] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[180] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[181] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[182] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[183] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[184] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[185] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[186] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[187] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[188] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[189] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[190] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[191] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[192] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[193] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[194] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[195] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[196] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[197] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[198] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[199] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[200] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[201] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[202] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[203] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[204] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[205] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[206] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[207] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[208] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[209] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[210] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[211] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[212] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[213] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[214] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[215] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[216] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[217] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[218] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[219] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[220] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[221] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[222] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[223] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[224] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[225] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[226] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[227] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[228] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[229] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[230] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[231] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[232] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[233] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[234] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[235] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[236] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[237] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[238] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[239] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[240] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[241] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[242] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[243] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[244] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[245] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[246] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[247] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[248] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[249] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[250] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[251] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[252] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[253] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[254] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[255] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[256] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[257] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[258] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[259] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[260] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[261] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[262] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[263] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[264] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[265] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[266] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[267] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[268] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[269] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[270] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[271] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[272] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[273] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[274] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[275] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[276] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[277] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[278] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[279] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[280] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[281] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[282] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[283] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[284] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[285] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[286] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[287] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[288] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[289] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[290] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[291] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[292] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[293] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[294] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[295] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[296] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[297] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[298] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[299] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[300] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[301] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[302] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[303] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[304] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[305] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[306] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[307] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[308] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[309] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[310] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[311] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[312] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[313] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[314] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[315] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[316] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[317] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[318] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[319] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[320] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[321] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[322] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[323] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[324] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[325] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[326] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[327] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[328] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[329] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[330] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[331] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[332] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[333] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[334] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[335] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[336] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[337] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[338] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[339] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[340] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[341] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[342] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[343] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[344] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[345] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[346] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[347] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[348] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[349] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[350] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[351] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[352] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[353] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[354] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[355] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[356] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[357] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[358] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[359] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[360] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[361] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[362] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[363] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[364] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[365] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[366] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[367] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[368] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[369] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[370] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[371] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[372] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[373] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[374] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[375] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[376] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[377] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[378] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[379] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[380] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[381] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[382] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[383] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[384] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[385] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[386] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[387] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[388] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[389] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[390] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[391] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[392] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[393] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[394] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[395] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[396] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[397] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[398] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[399] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[400] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[401] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[402] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[403] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[404] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[405] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[406] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[407] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[408] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[409] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[410] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[411] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[412] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[413] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[414] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[415] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[416] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[417] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[418] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[419] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[420] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[421] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[422] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[423] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[424] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[425] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[426] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[427] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[428] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[429] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[430] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[431] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[432] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[433] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[434] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[435] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[436] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[437] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[438] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[439] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[440] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[441] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[442] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[443] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[444] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[445] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[446] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[447] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[448] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[449] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[450] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[451] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[452] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[453] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[454] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[455] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[456] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[457] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[458] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[459] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[460] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[461] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[462] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[463] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[464] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[465] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[466] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[467] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[468] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[469] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[470] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[471] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[472] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[473] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[474] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[475] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[476] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[477] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[478] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[479] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[480] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[481] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[482] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[483] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[484] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[485] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[486] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[487] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[488] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[489] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[490] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[491] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[492] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[493] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[494] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[495] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[496] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[497] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[498] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[499] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[500] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[501] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[502] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[503] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[504] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[505] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[506] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[507] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[508] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[509] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[510] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[511] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[512] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[513] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[514] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[515] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[516] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[517] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[518] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[519] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[520] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[521] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[522] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[523] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[524] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[525] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[526] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[527] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[528] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[529] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[530] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[531] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[532] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[533] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[534] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[535] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[536] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[537] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[538] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[539] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[540] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[541] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[542] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[543] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[544] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[545] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[546] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[547] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[548] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[549] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[550] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[551] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[552] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[553] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[554] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[555] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[556] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[557] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[558] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[559] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[560] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[561] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[562] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[563] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[564] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[565] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[566] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[567] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[568] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[569] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[570] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[571] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[572] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[573] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[574] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[575] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[576] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[577] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[578] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[579] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[580] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[581] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[582] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[583] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[584] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[585] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[586] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[587] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[588] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[589] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[590] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[591] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[592] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[593] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[594] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[595] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[596] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[597] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[598] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[599] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[600] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[601] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[602] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[603] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[604] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[605] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[606] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[607] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[608] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[609] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[610] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[611] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[612] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[613] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[614] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[615] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[616] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[617] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[618] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[619] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[620] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[621] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[622] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[623] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[624] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[625] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[626] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[627] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[628] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[629] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[630] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[631] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[632] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[633] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[634] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[635] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[636] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[637] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[638] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[639] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[640] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[641] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[642] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[643] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[644] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[645] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[646] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[647] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[648] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[649] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[650] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[651] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[652] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[653] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[654] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[655] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[656] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[657] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[658] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[659] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[660] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[661] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[662] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[663] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[664] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[665] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[666] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[667] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[668] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[669] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[670] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[671] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[672] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[673] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[674] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[675] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[676] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[677] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[678] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[679] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[680] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[681] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[682] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[683] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[684] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[685] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[686] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[687] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[688] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[689] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[690] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[691] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[692] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[693] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[694] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[695] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[696] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[697] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[698] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[699] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[700] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[701] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[702] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[703] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[704] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[705] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[706] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[707] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[708] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[709] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[710] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[711] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[712] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[713] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[714] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[715] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[716] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[717] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[718] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[719] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[720] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[721] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[722] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[723] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[724] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[725] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[726] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[727] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[728] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[729] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[730] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[731] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[732] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[733] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[734] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[735] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[736] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[737] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[738] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[739] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[740] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[741] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[742] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[743] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[744] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[745] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[746] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[747] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Register bit data_from_hptdc[748] is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Pruning register bits 748 to 2 of data_from_hptdc[748:0] 

@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":123:4:123:9|Trying to extract state machine for register next_TAP_state
Extracted state machine for register next_TAP_state
State machine has 11 reachable states with original encodings of:
   0001
   0010
   0100
   0101
   0110
   0111
   1001
   1010
   1100
   1101
   1110
@W: CL246 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\JTAG.v":60:24:60:36|Input port bits 748 to 8 of data_to_hptdc[748:0] are unused

@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":61:36:61:56|*Output hptdc_token_bypass_in has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":62:36:62:50|*Output hptdc_serial_in has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":63:36:63:57|*Output hptdc_serial_bypass_in has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":65:36:65:48|*Output hptdc_trigger has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":67:36:67:52|*Output hptdc_event_reset has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":60:36:60:52|*Output hptdc_bunch_reset has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":59:36:59:55|*Output hptdc_encode_control has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":49:36:49:45|Input address_in is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":64:36:64:51|Input hptdc_serial_out is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\FIFO.v":57:36:57:46|Input hptdc_error is unused
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit counter[7] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit counter[8] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit counter[9] is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Pruning register bits 9 to 7 of counter[9:0] 

@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Trying to extract state machine for register instruction
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Register bit instruction[7] is always 0, optimizing ...
@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":80:4:80:9|Pruning register bit 7 of instruction[7:0] 

@W: CL246 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":40:36:40:50|Input port bits 748 to 8 of data_from_hptdc[748:0] are unused

@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":32:36:32:51|*Output transmit_request has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\ControlDecoder.v":43:36:43:53|Input data_sent_to_hptdc is unused
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":25:36:25:47|*Output bunch_number has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":26:36:26:47|*Output event_number has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":21:36:21:38|Input clk is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":22:36:22:38|Input rst is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":23:36:23:41|Input clk_40 is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\BunchCounter.v":24:36:24:37|Input t1 is unused
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[2] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[3] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[4] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[5] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[6] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[7] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit counter[8] is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bits 8 to 2 of counter[8:0] 

@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[63] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[53] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[54] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[55] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[56] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[57] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[58] is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Register bit data_out[61] is always 0, optimizing ...
@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bit 61 of data_out[61:53] 

@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":95:4:95:9|Pruning register bits 58 to 53 of data_out[61:53] 

@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":40:36:40:46|*Output address_out has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":47:36:47:52|*Output transmit_complete has undriven bits -- simulation mismatch possible.
@W: CL157 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":50:36:50:58|*Output data_ready_for_transmit has undriven bits -- simulation mismatch possible.
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":37:36:37:47|Input event_number is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":38:36:38:47|Input bunch_number is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":39:36:39:45|Input run_number is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":41:36:41:42|Input data_in is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":49:36:49:59|Input serial_transmit_complete is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":48:36:48:54|Input acquisition_counter is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":51:36:51:52|Input threshold_voltage is unused
@W: CL159 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\Adder.v":52:36:52:47|Input bias_voltage is unused

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 100MB peak: 144MB)

# Wed Apr 13 13:51:54 2016

###########################################################]
@N: CD720 :"D:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":24:7:24:19|Top entity is set to DACController.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":24:7:24:19|Synthesizing work.daccontroller.behavioral 
Post processing for work.daccontroller.behavioral
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit cache1(14) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit cache1(15) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit temp(0) is always 0, optimizing ...
@W: CL260 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Pruning register bit 0 of temp(15 downto 0)  
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Pruning register bits 15 to 14 of cache1(15 downto 0)  
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(15) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(14) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(13) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(12) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(11) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(10) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(9) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(8) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(7) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(6) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(5) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(4) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(3) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(2) is always 0, optimizing ...
@W: CL189 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Register bit sclock_counter(1) is always 0, optimizing ...
@W: CL279 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Pruning register bits 1 to 15 of sclock_counter(1 to 31)  
@N: CL201 :"D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\hdl\DACController.vhd":60:1:60:2|Trying to extract state machine for register sequence

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

# Wed Apr 13 13:51:54 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\synwork\TDR_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 13:51:54 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Apr 13 13:51:54 2016

###########################################################]
Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015
@N|Running in 64-bit mode
File D:\Microsemi\Libero_SoC_v11.7\Synplify\bin64\syn_nfilter.exe changed - recompiling
File D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\Final2\synthesis\synwork\TDR_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 13:51:56 2016

###########################################################]
Pre-mapping Report

Synopsys Generic Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR_scck.rpt 
Printing clock  summary report in "D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 112MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: BN115 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\component\work\tdr\tdr.v":760:13:760:26|Removing instance BunchCounter_0 of view:work.BunchCounter(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance threshold_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance threshold_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_0(verilog) because there are no references to its outputs 
syn_allowed_resources : blockrams=236  set on top level netlist TDR

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 150MB)



@S |Clock Summary
*****************

Start       Requested     Requested     Clock        Clock              
Clock       Frequency     Period        Type         Group              
------------------------------------------------------------------------
TDR|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
========================================================================

@W: MT530 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Found inferred clock TDR|clk which controls 5138 sequential elements including Adder_0.data_out_1[60:59]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@W: MO111 :|Tristate driver Adder_0_address_out_t[0] on net Adder_0_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[1] on net Adder_0_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[2] on net Adder_0_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[3] on net Adder_0_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[4] on net Adder_0_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[5] on net Adder_0_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[6] on net Adder_0_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[7] on net Adder_0_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[8] on net Adder_0_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[9] on net Adder_0_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[10] on net Adder_0_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[11] on net Adder_0_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[12] on net Adder_0_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[13] on net Adder_0_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[14] on net Adder_0_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_transmit_complete_t on net Adder_0_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_data_ready_for_transmit_t on net Adder_0_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[0] on net Adder_1_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[1] on net Adder_1_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[2] on net Adder_1_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[3] on net Adder_1_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[4] on net Adder_1_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[5] on net Adder_1_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[6] on net Adder_1_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[7] on net Adder_1_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[8] on net Adder_1_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[9] on net Adder_1_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[10] on net Adder_1_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[11] on net Adder_1_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[12] on net Adder_1_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[13] on net Adder_1_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[14] on net Adder_1_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_transmit_complete_t on net Adder_1_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_data_ready_for_transmit_t on net Adder_1_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[0] on net Adder_2_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[1] on net Adder_2_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[2] on net Adder_2_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[3] on net Adder_2_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[4] on net Adder_2_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[5] on net Adder_2_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[6] on net Adder_2_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[7] on net Adder_2_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[8] on net Adder_2_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[9] on net Adder_2_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[10] on net Adder_2_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[11] on net Adder_2_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[12] on net Adder_2_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[13] on net Adder_2_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[14] on net Adder_2_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_transmit_complete_t on net Adder_2_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_data_ready_for_transmit_t on net Adder_2_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[0] on net Adder_3_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[1] on net Adder_3_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[2] on net Adder_3_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[3] on net Adder_3_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[4] on net Adder_3_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[5] on net Adder_3_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[6] on net Adder_3_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[7] on net Adder_3_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[8] on net Adder_3_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[9] on net Adder_3_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[10] on net Adder_3_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[11] on net Adder_3_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[12] on net Adder_3_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[13] on net Adder_3_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[14] on net Adder_3_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_transmit_complete_t on net Adder_3_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_data_ready_for_transmit_t on net Adder_3_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[0] on net BunchCounter_0_bunch_number_1[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[1] on net BunchCounter_0_bunch_number_1[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[2] on net BunchCounter_0_bunch_number_1[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[3] on net BunchCounter_0_bunch_number_1[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[4] on net BunchCounter_0_bunch_number_1[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[5] on net BunchCounter_0_bunch_number_1[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[6] on net BunchCounter_0_bunch_number_1[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[7] on net BunchCounter_0_bunch_number_1[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[8] on net BunchCounter_0_bunch_number_1[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[9] on net BunchCounter_0_bunch_number_1[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[10] on net BunchCounter_0_bunch_number_1[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[11] on net BunchCounter_0_bunch_number_1[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[12] on net BunchCounter_0_bunch_number_1[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[13] on net BunchCounter_0_bunch_number_1[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[14] on net BunchCounter_0_bunch_number_1[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[15] on net BunchCounter_0_bunch_number_1[15] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[0] on net BunchCounter_0_event_number_0[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[1] on net BunchCounter_0_event_number_0[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[2] on net BunchCounter_0_event_number_0[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[3] on net BunchCounter_0_event_number_0[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[4] on net BunchCounter_0_event_number_0[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[5] on net BunchCounter_0_event_number_0[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[6] on net BunchCounter_0_event_number_0[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[7] on net BunchCounter_0_event_number_0[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[8] on net BunchCounter_0_event_number_0[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[9] on net BunchCounter_0_event_number_0[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[10] on net BunchCounter_0_event_number_0[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[11] on net BunchCounter_0_event_number_0[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[12] on net BunchCounter_0_event_number_0[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[13] on net BunchCounter_0_event_number_0[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[14] on net BunchCounter_0_event_number_0[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[15] on net BunchCounter_0_event_number_0[15] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[16] on net BunchCounter_0_event_number_0[16] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[17] on net BunchCounter_0_event_number_0[17] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[18] on net BunchCounter_0_event_number_0[18] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[19] on net BunchCounter_0_event_number_0[19] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[20] on net BunchCounter_0_event_number_0[20] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[21] on net BunchCounter_0_event_number_0[21] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[22] on net BunchCounter_0_event_number_0[22] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[23] on net BunchCounter_0_event_number_0[23] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_0_transmit_request_t on net ControlDecoder_0_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_1_transmit_request_t on net ControlDecoder_1_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_2_transmit_request_t on net ControlDecoder_2_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_3_transmit_request_t on net ControlDecoder_3_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_0_t on net hptdc_token_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_0_t on net hptdc_serial_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_0_t on net hptdc_serial_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_0_t on net hptdc_trigger_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_0_t on net hptdc_event_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_0_t on net hptdc_bunch_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_0_t on net hptdc_encode_control_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_1_t on net hptdc_token_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_1_t on net hptdc_serial_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_1_t on net hptdc_serial_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_1_t on net hptdc_trigger_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_1_t on net hptdc_event_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_1_t on net hptdc_bunch_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_1_t on net hptdc_encode_control_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_2_t on net hptdc_token_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_2_t on net hptdc_serial_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_2_t on net hptdc_serial_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_2_t on net hptdc_trigger_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_2_t on net hptdc_event_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_2_t on net hptdc_bunch_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_2_t on net hptdc_encode_control_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_3_t on net hptdc_token_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_3_t on net hptdc_serial_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_3_t on net hptdc_serial_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_3_t on net hptdc_trigger_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_3_t on net hptdc_event_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_3_t on net hptdc_bunch_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_3_t on net hptdc_encode_control_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_0_t on net poh_clk_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_1_t on net poh_clk_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_2_t on net poh_clk_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_3_t on net poh_clk_3 has its enable tied to GND (module TDR) 
@N: BN225 |Writing default property annotation file D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 150MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Apr 13 13:51:57 2016

###########################################################]
Map & Optimize Report

Synopsys Generic Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:44:42
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":50:36:50:58|Tristate driver data_ready_for_transmit on net data_ready_for_transmit has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":47:36:47:52|Tristate driver transmit_complete on net transmit_complete has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_1 on net address_out_1 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_2 on net address_out_2 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_3 on net address_out_3 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_4 on net address_out_4 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_5 on net address_out_5 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_6 on net address_out_6 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_7 on net address_out_7 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_8 on net address_out_8 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_9 on net address_out_9 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_10 on net address_out_10 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_11 on net address_out_11 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_12 on net address_out_12 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_13 on net address_out_13 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_14 on net address_out_14 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":40:36:40:46|Tristate driver address_out_15 on net address_out_15 has its enable tied to GND (module Adder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":59:36:59:55|Tristate driver hptdc_encode_control on net hptdc_encode_control has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":60:36:60:52|Tristate driver hptdc_bunch_reset on net hptdc_bunch_reset has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":67:36:67:52|Tristate driver hptdc_event_reset on net hptdc_event_reset has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":65:36:65:48|Tristate driver hptdc_trigger on net hptdc_trigger has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":63:36:63:57|Tristate driver hptdc_serial_bypass_in on net hptdc_serial_bypass_in has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":62:36:62:50|Tristate driver hptdc_serial_in on net hptdc_serial_in has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":61:36:61:56|Tristate driver hptdc_token_bypass_in on net hptdc_token_bypass_in has its enable tied to GND (module FIFO) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":27:28:27:37|Tristate driver serial_clk on net serial_clk has its enable tied to GND (module SerialTransmitter) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":32:36:32:51|Tristate driver transmit_request on net transmit_request has its enable tied to GND (module ControlDecoder) 
@W: MO111 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":32:36:32:51|Tristate driver transmit_request on net transmit_request has its enable tied to GND (module ControlDecoder_0) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[0] on net Adder_0_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[1] on net Adder_0_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[2] on net Adder_0_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[3] on net Adder_0_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[4] on net Adder_0_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[5] on net Adder_0_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[6] on net Adder_0_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[7] on net Adder_0_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[8] on net Adder_0_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[9] on net Adder_0_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[10] on net Adder_0_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[11] on net Adder_0_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[12] on net Adder_0_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[13] on net Adder_0_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_address_out_t[14] on net Adder_0_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_transmit_complete_t on net Adder_0_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_0_data_ready_for_transmit_t on net Adder_0_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[0] on net Adder_1_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[1] on net Adder_1_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[2] on net Adder_1_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[3] on net Adder_1_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[4] on net Adder_1_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[5] on net Adder_1_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[6] on net Adder_1_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[7] on net Adder_1_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[8] on net Adder_1_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[9] on net Adder_1_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[10] on net Adder_1_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[11] on net Adder_1_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[12] on net Adder_1_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[13] on net Adder_1_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_address_out_t[14] on net Adder_1_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_transmit_complete_t on net Adder_1_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_1_data_ready_for_transmit_t on net Adder_1_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[0] on net Adder_2_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[1] on net Adder_2_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[2] on net Adder_2_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[3] on net Adder_2_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[4] on net Adder_2_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[5] on net Adder_2_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[6] on net Adder_2_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[7] on net Adder_2_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[8] on net Adder_2_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[9] on net Adder_2_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[10] on net Adder_2_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[11] on net Adder_2_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[12] on net Adder_2_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[13] on net Adder_2_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_address_out_t[14] on net Adder_2_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_transmit_complete_t on net Adder_2_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_2_data_ready_for_transmit_t on net Adder_2_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[0] on net Adder_3_address_out[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[1] on net Adder_3_address_out[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[2] on net Adder_3_address_out[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[3] on net Adder_3_address_out[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[4] on net Adder_3_address_out[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[5] on net Adder_3_address_out[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[6] on net Adder_3_address_out[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[7] on net Adder_3_address_out[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[8] on net Adder_3_address_out[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[9] on net Adder_3_address_out[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[10] on net Adder_3_address_out[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[11] on net Adder_3_address_out[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[12] on net Adder_3_address_out[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[13] on net Adder_3_address_out[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_address_out_t[14] on net Adder_3_address_out[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_transmit_complete_t on net Adder_3_transmit_complete has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver Adder_3_data_ready_for_transmit_t on net Adder_3_data_ready_for_transmit has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[0] on net BunchCounter_0_bunch_number_1[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[1] on net BunchCounter_0_bunch_number_1[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[2] on net BunchCounter_0_bunch_number_1[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[3] on net BunchCounter_0_bunch_number_1[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[4] on net BunchCounter_0_bunch_number_1[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[5] on net BunchCounter_0_bunch_number_1[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[6] on net BunchCounter_0_bunch_number_1[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[7] on net BunchCounter_0_bunch_number_1[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[8] on net BunchCounter_0_bunch_number_1[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[9] on net BunchCounter_0_bunch_number_1[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[10] on net BunchCounter_0_bunch_number_1[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[11] on net BunchCounter_0_bunch_number_1[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[12] on net BunchCounter_0_bunch_number_1[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[13] on net BunchCounter_0_bunch_number_1[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[14] on net BunchCounter_0_bunch_number_1[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_bunch_number_1_t[15] on net BunchCounter_0_bunch_number_1[15] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[0] on net BunchCounter_0_event_number_0[0] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[1] on net BunchCounter_0_event_number_0[1] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[2] on net BunchCounter_0_event_number_0[2] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[3] on net BunchCounter_0_event_number_0[3] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[4] on net BunchCounter_0_event_number_0[4] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[5] on net BunchCounter_0_event_number_0[5] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[6] on net BunchCounter_0_event_number_0[6] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[7] on net BunchCounter_0_event_number_0[7] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[8] on net BunchCounter_0_event_number_0[8] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[9] on net BunchCounter_0_event_number_0[9] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[10] on net BunchCounter_0_event_number_0[10] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[11] on net BunchCounter_0_event_number_0[11] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[12] on net BunchCounter_0_event_number_0[12] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[13] on net BunchCounter_0_event_number_0[13] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[14] on net BunchCounter_0_event_number_0[14] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[15] on net BunchCounter_0_event_number_0[15] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[16] on net BunchCounter_0_event_number_0[16] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[17] on net BunchCounter_0_event_number_0[17] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[18] on net BunchCounter_0_event_number_0[18] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[19] on net BunchCounter_0_event_number_0[19] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[20] on net BunchCounter_0_event_number_0[20] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[21] on net BunchCounter_0_event_number_0[21] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[22] on net BunchCounter_0_event_number_0[22] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver BunchCounter_0_event_number_0_t[23] on net BunchCounter_0_event_number_0[23] has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_0_transmit_request_t on net ControlDecoder_0_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_1_transmit_request_t on net ControlDecoder_1_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_2_transmit_request_t on net ControlDecoder_2_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver ControlDecoder_3_transmit_request_t on net ControlDecoder_3_transmit_request has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_0_t on net hptdc_token_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_0_t on net hptdc_serial_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_0_t on net hptdc_serial_bypass_in_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_0_t on net hptdc_trigger_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_0_t on net hptdc_event_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_0_t on net hptdc_bunch_reset_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_0_t on net hptdc_encode_control_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_1_t on net hptdc_token_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_1_t on net hptdc_serial_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_1_t on net hptdc_serial_bypass_in_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_1_t on net hptdc_trigger_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_1_t on net hptdc_event_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_1_t on net hptdc_bunch_reset_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_1_t on net hptdc_encode_control_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_2_t on net hptdc_token_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_2_t on net hptdc_serial_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_2_t on net hptdc_serial_bypass_in_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_2_t on net hptdc_trigger_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_2_t on net hptdc_event_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_2_t on net hptdc_bunch_reset_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_2_t on net hptdc_encode_control_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_token_bypass_in_3_t on net hptdc_token_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_in_3_t on net hptdc_serial_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_serial_bypass_in_3_t on net hptdc_serial_bypass_in_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_trigger_3_t on net hptdc_trigger_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_event_reset_3_t on net hptdc_event_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_bunch_reset_3_t on net hptdc_bunch_reset_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver hptdc_encode_control_3_t on net hptdc_encode_control_3 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_0_t on net poh_clk_0 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_1_t on net poh_clk_1 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_2_t on net poh_clk_2 has its enable tied to GND (module TDR) 
@W: MO111 :|Tristate driver poh_clk_3_t on net poh_clk_3 has its enable tied to GND (module TDR) 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.acquisition_counter[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.threshold_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.bias_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.acquisition_buffer[31:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.acquisition_counter[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.threshold_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.bias_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.acquisition_buffer[31:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.acquisition_counter[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.bias_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.acquisition_buffer[31:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.acquisition_counter[31:0] of view:PrimLib.sdffr(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.bias_buffer[13:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.acquisition_buffer[31:0] of view:PrimLib.sdffre(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\jtag.v":123:4:123:9|Removing sequential instance JTAG_3.trstn_pad_o,  because it is equivalent to instance JTAG_2.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\jtag.v":123:4:123:9|Removing sequential instance JTAG_2.trstn_pad_o,  because it is equivalent to instance JTAG_1.trstn_pad_o
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\jtag.v":123:4:123:9|Removing sequential instance JTAG_1.trstn_pad_o,  because it is equivalent to instance JTAG_0.trstn_pad_o

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)

Encoding state machine JTAG_3.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_2.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_1.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
Encoding state machine JTAG_0.next_TAP_state[10:0] (view:work.TDR(verilog))
original code -> new code
   0001 -> 00000000000
   0010 -> 00000000011
   0100 -> 00000000101
   0101 -> 00000001001
   0110 -> 00000010001
   0111 -> 00000100001
   1001 -> 00001000001
   1010 -> 00010000001
   1100 -> 00100000001
   1101 -> 01000000001
   1110 -> 10000000001
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[8] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[9] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[10] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[11] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[12] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[13] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[14] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[15] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[16] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[17] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[18] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[19] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[20] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[21] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[22] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number[23] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[8] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[9] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[10] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[11] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[12] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[13] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[14] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[15] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[16] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[17] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[18] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[19] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[20] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[21] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[22] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number[23] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[8] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[9] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[10] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[11] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[12] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[13] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[14] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[15] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[16] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[17] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[18] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[19] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[20] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[21] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[22] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number[23] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[8] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[9] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[10] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[11] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[12] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[13] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[14] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[15] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[16] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[17] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[18] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[19] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[20] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[21] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[22] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number[23] of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_0.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_1.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_2.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_3.counter[1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_3.lathed_data_from_hptdc[6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_3.lathed_data_from_hptdc[5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_3.lathed_data_from_hptdc[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_3.lathed_data_from_hptdc[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_3.lathed_data_from_hptdc[2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_1.lathed_data_from_hptdc[6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_1.lathed_data_from_hptdc[5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_1.lathed_data_from_hptdc[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_1.lathed_data_from_hptdc[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_1.lathed_data_from_hptdc[2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_2.lathed_data_from_hptdc[6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_2.lathed_data_from_hptdc[5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_2.lathed_data_from_hptdc[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_2.lathed_data_from_hptdc[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_2.lathed_data_from_hptdc[2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_0.lathed_data_from_hptdc[6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_0.lathed_data_from_hptdc[5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_0.lathed_data_from_hptdc[4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_0.lathed_data_from_hptdc[3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Register bit ControlDecoder_0.lathed_data_from_hptdc[2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_0.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_1.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_2.counter[0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\adder.v":95:4:95:9|Register bit Adder_3.counter[0] is always 0, optimizing ...
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.empty packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.empty packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.empty packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.empty of view:PrimLib.dff(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.empty packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N:"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Found counter in view:work.SerialTransmitter(verilog) inst send_counter[5:0]
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[1\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[2\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[3\][0] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][62] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][61] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][58] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][57] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][56] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][55] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][54] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][53] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][52] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][51] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][50] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][49] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][48] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][47] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][46] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][45] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][44] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][43] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][42] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][41] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][40] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][39] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][38] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][37] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][36] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][35] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][34] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][33] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][32] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][31] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][30] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][29] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][28] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][27] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][26] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][25] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][24] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][23] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][22] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][21] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][20] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][19] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][18] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][17] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][16] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][15] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][14] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][13] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][12] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][11] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][10] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][9] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][8] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][7] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][6] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][5] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][4] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][3] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][2] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][1] is always 0, optimizing ...
@W: MO160 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Register bit buffer\[4\][0] is always 0, optimizing ...
@N:"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\daccontroller.vhd":60:1:60:2|Found counter in view:work.DACController(behavioral) inst sclock_counter[16:31]
@N: FX404 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\daccontroller.vhd":71:6:71:7|Found addmux in view:work.DACController(behavioral) inst temp_7[11:0] from un2_data_value[21:32] 
@N: MF179 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\daccontroller.vhd":66:7:66:33|Found 14 bit by 14 bit '==' comparator, 'un3_sclockv'
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[3][60],  because it is equivalent to instance SerialTransmitter_3.buffer[2][59]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[3][59],  because it is equivalent to instance SerialTransmitter_3.buffer[2][59]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[4][60],  because it is equivalent to instance SerialTransmitter_3.buffer[2][59]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[4][59],  because it is equivalent to instance SerialTransmitter_3.buffer[2][59]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[2][59],  because it is equivalent to instance SerialTransmitter_3.buffer[1][60]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[1][60],  because it is equivalent to instance SerialTransmitter_3.buffer[1][59]
@W: BN132 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing instance SerialTransmitter_3.buffer[2][60],  because it is equivalent to instance SerialTransmitter_3.buffer[1][59]
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer\[1\][59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)

@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[742] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[742] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[743] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[743] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[744] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[744] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[745] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[745] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[746] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[746] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[747] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[747] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[748] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[748] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[742] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[742] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[743] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[743] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[744] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[744] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[745] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[745] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[746] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[746] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[747] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[747] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[748] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[748] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[742] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[742] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[743] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[743] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[744] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[744] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[745] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[745] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[746] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[746] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[747] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[747] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[748] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[748] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[742] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[742] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[743] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[743] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[744] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[744] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[745] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[745] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[746] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[746] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[747] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[747] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[748] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[748] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[735] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[735] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[736] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[736] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[737] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[737] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[738] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[738] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[739] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[739] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[740] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[740] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[741] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[741] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[735] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[735] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[736] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[736] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[737] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[737] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[738] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[738] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[739] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[739] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[740] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[740] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[741] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[741] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[735] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[735] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[736] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[736] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[737] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[737] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[738] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[738] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[739] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[739] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[740] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[740] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[741] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[741] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[735] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[735] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[736] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[736] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[737] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[737] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[738] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[738] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[739] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[739] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[740] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[740] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[741] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[741] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.run_number_buffer[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.run_number_buffer[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[728] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[728] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[729] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[729] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[730] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[730] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[731] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[731] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[732] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[732] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[733] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[733] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[734] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[734] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.run_number_buffer[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.run_number_buffer[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[728] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[728] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[729] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[729] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[730] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[730] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[731] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[731] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[732] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[732] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[733] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[733] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[734] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[734] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.run_number_buffer[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.run_number_buffer[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[728] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[728] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[729] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[729] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[730] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[730] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[731] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[731] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[732] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[732] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[733] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[733] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[734] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[734] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.run_number_buffer[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.run_number_buffer[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[728] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[728] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[729] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[729] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[730] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[730] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[731] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[731] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[732] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[732] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[733] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[733] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[734] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[734] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[721] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[721] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[722] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[722] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[723] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[723] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[724] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[724] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[725] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[725] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[726] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[726] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[727] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[727] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[721] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[721] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[722] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[722] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[723] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[723] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[724] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[724] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[725] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[725] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[726] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[726] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[727] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[727] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[721] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[721] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[722] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[722] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[723] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[723] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[724] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[724] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[725] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[725] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[726] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[726] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[727] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[727] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[721] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[721] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[722] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[722] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[723] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[723] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[724] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[724] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[725] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[725] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[726] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[726] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[727] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[727] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[714] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[714] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[715] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[715] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[716] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[716] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[717] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[717] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[718] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[718] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[719] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[719] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[720] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[720] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[714] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[714] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[715] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[715] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[716] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[716] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[717] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[717] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[718] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[718] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[719] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[719] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[720] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[720] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[714] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[714] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[715] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[715] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[716] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[716] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[717] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[717] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[718] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[718] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[719] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[719] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[720] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[720] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[714] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[714] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[715] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[715] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[716] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[716] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[717] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[717] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[718] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[718] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[719] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[719] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[720] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[720] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[707] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[707] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[708] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[708] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[709] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[709] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[710] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[710] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[711] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[711] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[712] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[712] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[713] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[713] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[707] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[707] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[708] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[708] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[709] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[709] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[710] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[710] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[711] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[711] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[712] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[712] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[713] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[713] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[707] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[707] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[708] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[708] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[709] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[709] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[710] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[710] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[711] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[711] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[712] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[712] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[713] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[713] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[707] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[707] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[708] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[708] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[709] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[709] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[710] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[710] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[711] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[711] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[712] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[712] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[713] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[713] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[700] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[700] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[701] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[701] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[702] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[702] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[703] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[703] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[704] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[704] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[705] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[705] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[706] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[706] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[700] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[700] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[701] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[701] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[702] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[702] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[703] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[703] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[704] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[704] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[705] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[705] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[706] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[706] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[700] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[700] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[701] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[701] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[702] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[702] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[703] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[703] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[704] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[704] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[705] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[705] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[706] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[706] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[700] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[700] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[701] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[701] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[702] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[702] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[703] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[703] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[704] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[704] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[705] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[705] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[706] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[706] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[693] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[693] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[694] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[694] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[695] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[695] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[696] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[696] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[697] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[697] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[698] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[698] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[699] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[699] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[693] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[693] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[694] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[694] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[695] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[695] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[696] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[696] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[697] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[697] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[698] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[698] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[699] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[699] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[693] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[693] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[694] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[694] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[695] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[695] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[696] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[696] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[697] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[697] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[698] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[698] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[699] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[699] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[693] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[693] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[694] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[694] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[695] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[695] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[696] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[696] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[697] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[697] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[698] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[698] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[699] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[699] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[686] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[686] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[687] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[687] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[688] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[688] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[689] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[689] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[690] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[690] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[691] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[691] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[692] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[692] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[686] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[686] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[687] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[687] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[688] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[688] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[689] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[689] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[690] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[690] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[691] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[691] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[692] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[692] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[686] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[686] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[687] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[687] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[688] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[688] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[689] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[689] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[690] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[690] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[691] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[691] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[692] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[692] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[686] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[686] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[687] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[687] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[688] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[688] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[689] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[689] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[690] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[690] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[691] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[691] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[692] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[692] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[679] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[679] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[680] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[680] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[681] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[681] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[682] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[682] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[683] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[683] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[684] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[684] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[685] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[685] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[679] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[679] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[680] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[680] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[681] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[681] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[682] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[682] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[683] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[683] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[684] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[684] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[685] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[685] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[679] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[679] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[680] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[680] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[681] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[681] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[682] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[682] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[683] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[683] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[684] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[684] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[685] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[685] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[679] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[679] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[680] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[680] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[681] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[681] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[682] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[682] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[683] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[683] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[684] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[684] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[685] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[685] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[672] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[672] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[673] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[673] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[674] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[674] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[675] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[675] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[676] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[676] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[677] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[677] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[678] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[678] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[672] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[672] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[673] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[673] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[674] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[674] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[675] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[675] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[676] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[676] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[677] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[677] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[678] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[678] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[672] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[672] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[673] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[673] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[674] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[674] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[675] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[675] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[676] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[676] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[677] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[677] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[678] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[678] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[672] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[672] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[673] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[673] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[674] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[674] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[675] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[675] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[676] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[676] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[677] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[677] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[678] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[678] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[665] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[665] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[666] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[666] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[667] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[667] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[668] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[668] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[669] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[669] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[670] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[670] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[671] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[671] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[665] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[665] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[666] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[666] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[667] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[667] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[668] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[668] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[669] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[669] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[670] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[670] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[671] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[671] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[665] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[665] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[666] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[666] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[667] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[667] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[668] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[668] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[669] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[669] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[670] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[670] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[671] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[671] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[665] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[665] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[666] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[666] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[667] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[667] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[668] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[668] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[669] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[669] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[670] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[670] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[671] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[671] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[658] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[658] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[659] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[659] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[660] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[660] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[661] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[661] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[662] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[662] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[663] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[663] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[664] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[664] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[658] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[658] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[659] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[659] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[660] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[660] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[661] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[661] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[662] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[662] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[663] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[663] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[664] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[664] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[658] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[658] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[659] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[659] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[660] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[660] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[661] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[661] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[662] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[662] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[663] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[663] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[664] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[664] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[658] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[658] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[659] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[659] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[660] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[660] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[661] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[661] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[662] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[662] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[663] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[663] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[664] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[664] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[651] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[651] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[652] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[652] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[653] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[653] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[654] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[654] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[655] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[655] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[656] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[656] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[657] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[657] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[651] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[651] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[652] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[652] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[653] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[653] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[654] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[654] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[655] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[655] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[656] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[656] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[657] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[657] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[651] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[651] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[652] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[652] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[653] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[653] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[654] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[654] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[655] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[655] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[656] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[656] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[657] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[657] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[651] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[651] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[652] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[652] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[653] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[653] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[654] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[654] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[655] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[655] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[656] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[656] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[657] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[657] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[644] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[644] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[645] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[645] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[646] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[646] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[647] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[647] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[648] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[648] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[649] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[649] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[650] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[650] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[644] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[644] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[645] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[645] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[646] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[646] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[647] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[647] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[648] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[648] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[649] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[649] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[650] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[650] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[644] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[644] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[645] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[645] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[646] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[646] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[647] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[647] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[648] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[648] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[649] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[649] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[650] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[650] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[644] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[644] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[645] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[645] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[646] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[646] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[647] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[647] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[648] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[648] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[649] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[649] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[650] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[650] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[637] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[637] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[638] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[638] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[639] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[639] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[640] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[640] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[641] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[641] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[642] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[642] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[643] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[643] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[637] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[637] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[638] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[638] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[639] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[639] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[640] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[640] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[641] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[641] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[642] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[642] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[643] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[643] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[637] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[637] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[638] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[638] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[639] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[639] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[640] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[640] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[641] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[641] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[642] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[642] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[643] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[643] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[637] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[637] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[638] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[638] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[639] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[639] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[640] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[640] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[641] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[641] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[642] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[642] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[643] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[643] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[630] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[630] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[631] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[631] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[632] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[632] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[633] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[633] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[634] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[634] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[635] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[635] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[636] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[636] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[630] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[630] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[631] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[631] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[632] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[632] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[633] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[633] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[634] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[634] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[635] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[635] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[636] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[636] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[630] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[630] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[631] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[631] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[632] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[632] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[633] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[633] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[634] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[634] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[635] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[635] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[636] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[636] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[630] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[630] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[631] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[631] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[632] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[632] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[633] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[633] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[634] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[634] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[635] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[635] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[636] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[636] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[623] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[623] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[624] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[624] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[625] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[625] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[626] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[626] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[627] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[627] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[628] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[628] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[629] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[629] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[623] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[623] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[624] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[624] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[625] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[625] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[626] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[626] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[627] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[627] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[628] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[628] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[629] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[629] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[623] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[623] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[624] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[624] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[625] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[625] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[626] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[626] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[627] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[627] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[628] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[628] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[629] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[629] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[623] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[623] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[624] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[624] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[625] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[625] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[626] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[626] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[627] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[627] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[628] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[628] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[629] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[629] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[616] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[616] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[617] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[617] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[618] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[618] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[619] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[619] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[620] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[620] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[621] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[621] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[622] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[622] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[616] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[616] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[617] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[617] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[618] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[618] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[619] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[619] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[620] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[620] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[621] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[621] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[622] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[622] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[616] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[616] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[617] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[617] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[618] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[618] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[619] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[619] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[620] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[620] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[621] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[621] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[622] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[622] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[616] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[616] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[617] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[617] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[618] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[618] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[619] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[619] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[620] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[620] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[621] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[621] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[622] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[622] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[609] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[609] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[610] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[610] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[611] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[611] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[612] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[612] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[613] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[613] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[614] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[614] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[615] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[615] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[609] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[609] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[610] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[610] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[611] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[611] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[612] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[612] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[613] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[613] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[614] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[614] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[615] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[615] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[609] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[609] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[610] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[610] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[611] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[611] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[612] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[612] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[613] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[613] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[614] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[614] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[615] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[615] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[609] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[609] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[610] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[610] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[611] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[611] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[612] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[612] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[613] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[613] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[614] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[614] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[615] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[615] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[602] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[602] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[603] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[603] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[604] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[604] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[605] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[605] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[606] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[606] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[607] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[607] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[608] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[608] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[602] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[602] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[603] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[603] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[604] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[604] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[605] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[605] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[606] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[606] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[607] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[607] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[608] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[608] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[602] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[602] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[603] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[603] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[604] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[604] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[605] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[605] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[606] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[606] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[607] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[607] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[608] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[608] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[602] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[602] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[603] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[603] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[604] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[604] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[605] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[605] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[606] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[606] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[607] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[607] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[608] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[608] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[595] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[595] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[596] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[596] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[597] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[597] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[598] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[598] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[599] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[599] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[600] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[600] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[601] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[601] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[595] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[595] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[596] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[596] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[597] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[597] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[598] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[598] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[599] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[599] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[600] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[600] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[601] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[601] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[595] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[595] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[596] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[596] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[597] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[597] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[598] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[598] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[599] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[599] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[600] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[600] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[601] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[601] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[595] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[595] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[596] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[596] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[597] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[597] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[598] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[598] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[599] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[599] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[600] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[600] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[601] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[601] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[588] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[588] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[589] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[589] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[590] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[590] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[591] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[591] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[592] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[592] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[593] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[593] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[594] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[594] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[588] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[588] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[589] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[589] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[590] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[590] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[591] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[591] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[592] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[592] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[593] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[593] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[594] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[594] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[588] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[588] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[589] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[589] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[590] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[590] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[591] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[591] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[592] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[592] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[593] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[593] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[594] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[594] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[588] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[588] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[589] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[589] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[590] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[590] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[591] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[591] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[592] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[592] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[593] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[593] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[594] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[594] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[581] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[581] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[582] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[582] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[583] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[583] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[584] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[584] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[585] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[585] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[586] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[586] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[587] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[587] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[581] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[581] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[582] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[582] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[583] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[583] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[584] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[584] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[585] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[585] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[586] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[586] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[587] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[587] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[581] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[581] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[582] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[582] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[583] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[583] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[584] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[584] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[585] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[585] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[586] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[586] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[587] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[587] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[581] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[581] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[582] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[582] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[583] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[583] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[584] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[584] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[585] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[585] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[586] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[586] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[587] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[587] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[574] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[574] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[575] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[575] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[576] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[576] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[577] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[577] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[578] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[578] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[579] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[579] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[580] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[580] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[574] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[574] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[575] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[575] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[576] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[576] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[577] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[577] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[578] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[578] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[579] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[579] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[580] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[580] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[574] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[574] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[575] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[575] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[576] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[576] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[577] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[577] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[578] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[578] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[579] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[579] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[580] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[580] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[574] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[574] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[575] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[575] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[576] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[576] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[577] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[577] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[578] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[578] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[579] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[579] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[580] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[580] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[567] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[567] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[568] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[568] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[569] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[569] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[570] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[570] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[571] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[571] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[572] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[572] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[573] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[573] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[567] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[567] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[568] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[568] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[569] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[569] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[570] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[570] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[571] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[571] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[572] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[572] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[573] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[573] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[567] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[567] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[568] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[568] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[569] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[569] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[570] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[570] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[571] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[571] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[572] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[572] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[573] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[573] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[567] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[567] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[568] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[568] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[569] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[569] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[570] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[570] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[571] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[571] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[572] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[572] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[573] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[573] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[560] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[560] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[561] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[561] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[562] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[562] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[563] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[563] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[564] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[564] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[565] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[565] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[566] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[566] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[560] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[560] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[561] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[561] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[562] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[562] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[563] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[563] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[564] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[564] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[565] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[565] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[566] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[566] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[560] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[560] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[561] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[561] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[562] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[562] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[563] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[563] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[564] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[564] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[565] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[565] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[566] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[566] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[560] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[560] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[561] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[561] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[562] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[562] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[563] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[563] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[564] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[564] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[565] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[565] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[566] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[566] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[553] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[553] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[554] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[554] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[555] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[555] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[556] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[556] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[557] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[557] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[558] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[558] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[559] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[559] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[553] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[553] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[554] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[554] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[555] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[555] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[556] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[556] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[557] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[557] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[558] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[558] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[559] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[559] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[553] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[553] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[554] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[554] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[555] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[555] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[556] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[556] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[557] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[557] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[558] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[558] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[559] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[559] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[553] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[553] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[554] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[554] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[555] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[555] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[556] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[556] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[557] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[557] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[558] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[558] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[559] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[559] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[546] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[546] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[547] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[547] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[548] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[548] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[549] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[549] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[550] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[550] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[551] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[551] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[552] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[552] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[546] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[546] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[547] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[547] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[548] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[548] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[549] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[549] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[550] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[550] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[551] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[551] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[552] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[552] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[546] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[546] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[547] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[547] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[548] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[548] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[549] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[549] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[550] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[550] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[551] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[551] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[552] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[552] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[546] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[546] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[547] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[547] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[548] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[548] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[549] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[549] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[550] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[550] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[551] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[551] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[552] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[552] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[539] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[539] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[540] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[540] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[541] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[541] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[542] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[542] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[543] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[543] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[544] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[544] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[545] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[545] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[539] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[539] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[540] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[540] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[541] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[541] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[542] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[542] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[543] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[543] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[544] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[544] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[545] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[545] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[539] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[539] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[540] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[540] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[541] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[541] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[542] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[542] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[543] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[543] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[544] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[544] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[545] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[545] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[539] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[539] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[540] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[540] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[541] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[541] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[542] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[542] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[543] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[543] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[544] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[544] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[545] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[545] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[532] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[532] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[533] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[533] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[534] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[534] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[535] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[535] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[536] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[536] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[537] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[537] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[538] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[538] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[532] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[532] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[533] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[533] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[534] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[534] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[535] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[535] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[536] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[536] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[537] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[537] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[538] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[538] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[532] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[532] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[533] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[533] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[534] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[534] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[535] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[535] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[536] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[536] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[537] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[537] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[538] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[538] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[532] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[532] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[533] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[533] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[534] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[534] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[535] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[535] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[536] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[536] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[537] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[537] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[538] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[538] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[525] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[525] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[526] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[526] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[527] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[527] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[528] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[528] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[529] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[529] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[530] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[530] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[531] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[531] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[525] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[525] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[526] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[526] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[527] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[527] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[528] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[528] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[529] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[529] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[530] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[530] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[531] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[531] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[525] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[525] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[526] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[526] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[527] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[527] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[528] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[528] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[529] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[529] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[530] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[530] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[531] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[531] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[525] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[525] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[526] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[526] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[527] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[527] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[528] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[528] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[529] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[529] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[530] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[530] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[531] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[531] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[518] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[518] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[519] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[519] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[520] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[520] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[521] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[521] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[522] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[522] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[523] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[523] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[524] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[524] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[518] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[518] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[519] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[519] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[520] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[520] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[521] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[521] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[522] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[522] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[523] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[523] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[524] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[524] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[518] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[518] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[519] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[519] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[520] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[520] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[521] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[521] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[522] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[522] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[523] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[523] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[524] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[524] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[518] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[518] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[519] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[519] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[520] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[520] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[521] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[521] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[522] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[522] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[523] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[523] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[524] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[524] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[511] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[511] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[512] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[512] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[513] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[513] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[514] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[514] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[515] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[515] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[516] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[516] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[517] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[517] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[511] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[511] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[512] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[512] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[513] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[513] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[514] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[514] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[515] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[515] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[516] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[516] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[517] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[517] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[511] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[511] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[512] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[512] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[513] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[513] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[514] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[514] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[515] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[515] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[516] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[516] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[517] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[517] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[511] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[511] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[512] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[512] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[513] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[513] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[514] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[514] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[515] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[515] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[516] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[516] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[517] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[517] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[504] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[504] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[505] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[505] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[506] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[506] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[507] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[507] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[508] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[508] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[509] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[509] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[510] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[510] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[504] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[504] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[505] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[505] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[506] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[506] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[507] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[507] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[508] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[508] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[509] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[509] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[510] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[510] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[504] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[504] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[505] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[505] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[506] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[506] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[507] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[507] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[508] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[508] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[509] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[509] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[510] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[510] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[504] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[504] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[505] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[505] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[506] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[506] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[507] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[507] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[508] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[508] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[509] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[509] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[510] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[510] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[497] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[497] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[498] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[498] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[499] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[499] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[500] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[500] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[501] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[501] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[502] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[502] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[503] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[503] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[497] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[497] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[498] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[498] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[499] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[499] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[500] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[500] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[501] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[501] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[502] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[502] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[503] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[503] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[497] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[497] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[498] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[498] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[499] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[499] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[500] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[500] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[501] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[501] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[502] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[502] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[503] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[503] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[497] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[497] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[498] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[498] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[499] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[499] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[500] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[500] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[501] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[501] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[502] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[502] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[503] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[503] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[490] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[490] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[491] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[491] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[492] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[492] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[493] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[493] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[494] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[494] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[495] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[495] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[496] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[496] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[490] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[490] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[491] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[491] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[492] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[492] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[493] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[493] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[494] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[494] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[495] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[495] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[496] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[496] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[490] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[490] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[491] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[491] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[492] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[492] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[493] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[493] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[494] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[494] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[495] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[495] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[496] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[496] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[490] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[490] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[491] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[491] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[492] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[492] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[493] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[493] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[494] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[494] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[495] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[495] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[496] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[496] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[483] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[483] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[484] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[484] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[485] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[485] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[486] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[486] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[487] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[487] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[488] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[488] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[489] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[489] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[483] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[483] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[484] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[484] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[485] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[485] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[486] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[486] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[487] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[487] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[488] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[488] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[489] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[489] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[483] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[483] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[484] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[484] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[485] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[485] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[486] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[486] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[487] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[487] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[488] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[488] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[489] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[489] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[483] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[483] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[484] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[484] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[485] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[485] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[486] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[486] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[487] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[487] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[488] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[488] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[489] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[489] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[476] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[476] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[477] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[477] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[478] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[478] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[479] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[479] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[480] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[480] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[481] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[481] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[482] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[482] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[476] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[476] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[477] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[477] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[478] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[478] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[479] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[479] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[480] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[480] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[481] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[481] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[482] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[482] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[476] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[476] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[477] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[477] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[478] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[478] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[479] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[479] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[480] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[480] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[481] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[481] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[482] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[482] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[476] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[476] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[477] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[477] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[478] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[478] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[479] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[479] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[480] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[480] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[481] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[481] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[482] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[482] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[469] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[469] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[470] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[470] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[471] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[471] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[472] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[472] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[473] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[473] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[474] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[474] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[475] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[475] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[469] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[469] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[470] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[470] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[471] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[471] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[472] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[472] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[473] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[473] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[474] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[474] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[475] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[475] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[469] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[469] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[470] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[470] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[471] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[471] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[472] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[472] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[473] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[473] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[474] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[474] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[475] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[475] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[469] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[469] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[470] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[470] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[471] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[471] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[472] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[472] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[473] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[473] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[474] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[474] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[475] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[475] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[462] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[462] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[463] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[463] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[464] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[464] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[465] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[465] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[466] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[466] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[467] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[467] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[468] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[468] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[462] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[462] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[463] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[463] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[464] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[464] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[465] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[465] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[466] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[466] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[467] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[467] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[468] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[468] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[462] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[462] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[463] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[463] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[464] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[464] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[465] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[465] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[466] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[466] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[467] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[467] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[468] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[468] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[462] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[462] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[463] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[463] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[464] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[464] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[465] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[465] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[466] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[466] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[467] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[467] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[468] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[468] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[455] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[455] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[456] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[456] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[457] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[457] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[458] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[458] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[459] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[459] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[460] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[460] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[461] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[461] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[455] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[455] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[456] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[456] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[457] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[457] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[458] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[458] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[459] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[459] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[460] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[460] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[461] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[461] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[455] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[455] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[456] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[456] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[457] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[457] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[458] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[458] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[459] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[459] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[460] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[460] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[461] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[461] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[455] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[455] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[456] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[456] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[457] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[457] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[458] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[458] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[459] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[459] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[460] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[460] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[461] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[461] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[448] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[448] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[449] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[449] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[450] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[450] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[451] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[451] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[452] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[452] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[453] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[453] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[454] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[454] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[448] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[448] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[449] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[449] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[450] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[450] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[451] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[451] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[452] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[452] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[453] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[453] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[454] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[454] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[448] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[448] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[449] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[449] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[450] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[450] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[451] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[451] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[452] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[452] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[453] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[453] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[454] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[454] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[448] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[448] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[449] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[449] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[450] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[450] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[451] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[451] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[452] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[452] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[453] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[453] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[454] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[454] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[441] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[441] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[442] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[442] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[443] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[443] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[444] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[444] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[445] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[445] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[446] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[446] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[447] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[447] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[441] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[441] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[442] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[442] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[443] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[443] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[444] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[444] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[445] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[445] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[446] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[446] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[447] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[447] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[441] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[441] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[442] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[442] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[443] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[443] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[444] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[444] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[445] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[445] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[446] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[446] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[447] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[447] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[441] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[441] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[442] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[442] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[443] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[443] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[444] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[444] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[445] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[445] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[446] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[446] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[447] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[447] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[434] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[434] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[435] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[435] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[436] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[436] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[437] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[437] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[438] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[438] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[439] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[439] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[440] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[440] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[434] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[434] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[435] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[435] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[436] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[436] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[437] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[437] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[438] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[438] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[439] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[439] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[440] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[440] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[434] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[434] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[435] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[435] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[436] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[436] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[437] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[437] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[438] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[438] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[439] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[439] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[440] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[440] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[434] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[434] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[435] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[435] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[436] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[436] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[437] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[437] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[438] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[438] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[439] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[439] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[440] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[440] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[427] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[427] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[428] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[428] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[429] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[429] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[430] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[430] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[431] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[431] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[432] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[432] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[433] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[433] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[427] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[427] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[428] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[428] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[429] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[429] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[430] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[430] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[431] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[431] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[432] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[432] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[433] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[433] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[427] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[427] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[428] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[428] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[429] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[429] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[430] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[430] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[431] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[431] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[432] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[432] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[433] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[433] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[427] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[427] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[428] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[428] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[429] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[429] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[430] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[430] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[431] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[431] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[432] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[432] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[433] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[433] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[420] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[420] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[421] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[421] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[422] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[422] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[423] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[423] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[424] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[424] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[425] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[425] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[426] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[426] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[420] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[420] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[421] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[421] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[422] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[422] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[423] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[423] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[424] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[424] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[425] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[425] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[426] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[426] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[420] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[420] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[421] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[421] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[422] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[422] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[423] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[423] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[424] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[424] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[425] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[425] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[426] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[426] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[420] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[420] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[421] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[421] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[422] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[422] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[423] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[423] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[424] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[424] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[425] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[425] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[426] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[426] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[413] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[413] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[414] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[414] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[415] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[415] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[416] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[416] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[417] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[417] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[418] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[418] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[419] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[419] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[413] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[413] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[414] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[414] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[415] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[415] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[416] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[416] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[417] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[417] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[418] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[418] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[419] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[419] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[413] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[413] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[414] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[414] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[415] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[415] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[416] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[416] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[417] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[417] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[418] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[418] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[419] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[419] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[413] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[413] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[414] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[414] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[415] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[415] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[416] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[416] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[417] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[417] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[418] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[418] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[419] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[419] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[406] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[406] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[407] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[407] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[408] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[408] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[409] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[409] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[410] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[410] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[411] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[411] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[412] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[412] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[406] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[406] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[407] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[407] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[408] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[408] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[409] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[409] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[410] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[410] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[411] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[411] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[412] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[412] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[406] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[406] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[407] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[407] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[408] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[408] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[409] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[409] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[410] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[410] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[411] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[411] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[412] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[412] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[406] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[406] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[407] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[407] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[408] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[408] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[409] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[409] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[410] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[410] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[411] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[411] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[412] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[412] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[399] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[399] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[400] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[400] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[401] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[401] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[402] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[402] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[403] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[403] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[404] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[404] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[405] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[405] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[399] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[399] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[400] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[400] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[401] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[401] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[402] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[402] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[403] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[403] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[404] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[404] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[405] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[405] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[399] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[399] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[400] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[400] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[401] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[401] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[402] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[402] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[403] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[403] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[404] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[404] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[405] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[405] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[399] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[399] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[400] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[400] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[401] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[401] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[402] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[402] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[403] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[403] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[404] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[404] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[405] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[405] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[392] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[392] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[393] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[393] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[394] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[394] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[395] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[395] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[396] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[396] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[397] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[397] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[398] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[398] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[392] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[392] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[393] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[393] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[394] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[394] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[395] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[395] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[396] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[396] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[397] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[397] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[398] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[398] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[392] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[392] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[393] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[393] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[394] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[394] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[395] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[395] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[396] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[396] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[397] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[397] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[398] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[398] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[392] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[392] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[393] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[393] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[394] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[394] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[395] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[395] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[396] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[396] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[397] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[397] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[398] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[398] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[385] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[385] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[386] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[386] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[387] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[387] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[388] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[388] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[389] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[389] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[390] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[390] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[391] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[391] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[385] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[385] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[386] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[386] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[387] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[387] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[388] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[388] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[389] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[389] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[390] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[390] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[391] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[391] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[385] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[385] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[386] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[386] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[387] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[387] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[388] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[388] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[389] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[389] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[390] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[390] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[391] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[391] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[385] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[385] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[386] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[386] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[387] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[387] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[388] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[388] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[389] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[389] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[390] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[390] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[391] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[391] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[378] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[378] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[379] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[379] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[380] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[380] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[381] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[381] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[382] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[382] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[383] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[383] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[384] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[384] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[378] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[378] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[379] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[379] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[380] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[380] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[381] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[381] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[382] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[382] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[383] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[383] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[384] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[384] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[378] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[378] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[379] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[379] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[380] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[380] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[381] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[381] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[382] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[382] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[383] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[383] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[384] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[384] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[378] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[378] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[379] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[379] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[380] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[380] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[381] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[381] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[382] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[382] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[383] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[383] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[384] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[384] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[371] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[371] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[372] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[372] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[373] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[373] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[374] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[374] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[375] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[375] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[376] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[376] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[377] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[377] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[371] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[371] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[372] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[372] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[373] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[373] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[374] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[374] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[375] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[375] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[376] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[376] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[377] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[377] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[371] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[371] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[372] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[372] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[373] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[373] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[374] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[374] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[375] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[375] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[376] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[376] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[377] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[377] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[371] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[371] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[372] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[372] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[373] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[373] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[374] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[374] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[375] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[375] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[376] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[376] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[377] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[377] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[364] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[364] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[365] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[365] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[366] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[366] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[367] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[367] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[368] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[368] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[369] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[369] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[370] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[370] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[364] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[364] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[365] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[365] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[366] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[366] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[367] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[367] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[368] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[368] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[369] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[369] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[370] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[370] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[364] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[364] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[365] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[365] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[366] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[366] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[367] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[367] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[368] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[368] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[369] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[369] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[370] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[370] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[364] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[364] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[365] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[365] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[366] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[366] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[367] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[367] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[368] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[368] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[369] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[369] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[370] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[370] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[357] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[357] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[358] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[358] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[359] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[359] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[360] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[360] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[361] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[361] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[362] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[362] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[363] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[363] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[357] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[357] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[358] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[358] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[359] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[359] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[360] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[360] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[361] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[361] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[362] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[362] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[363] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[363] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[357] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[357] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[358] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[358] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[359] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[359] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[360] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[360] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[361] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[361] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[362] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[362] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[363] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[363] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[357] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[357] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[358] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[358] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[359] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[359] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[360] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[360] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[361] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[361] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[362] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[362] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[363] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[363] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[350] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[350] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[351] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[351] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[352] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[352] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[353] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[353] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[354] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[354] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[355] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[355] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[356] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[356] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[350] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[350] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[351] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[351] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[352] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[352] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[353] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[353] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[354] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[354] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[355] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[355] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[356] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[356] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[350] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[350] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[351] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[351] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[352] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[352] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[353] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[353] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[354] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[354] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[355] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[355] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[356] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[356] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[350] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[350] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[351] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[351] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[352] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[352] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[353] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[353] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[354] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[354] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[355] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[355] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[356] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[356] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[343] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[343] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[344] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[344] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[345] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[345] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[346] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[346] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[347] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[347] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[348] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[348] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[349] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[349] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[343] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[343] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[344] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[344] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[345] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[345] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[346] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[346] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[347] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[347] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[348] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[348] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[349] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[349] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[343] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[343] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[344] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[344] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[345] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[345] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[346] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[346] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[347] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[347] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[348] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[348] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[349] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[349] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[343] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[343] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[344] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[344] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[345] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[345] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[346] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[346] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[347] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[347] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[348] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[348] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[349] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[349] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[336] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[336] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[337] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[337] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[338] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[338] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[339] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[339] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[340] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[340] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[341] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[341] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[342] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[342] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[336] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[336] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[337] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[337] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[338] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[338] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[339] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[339] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[340] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[340] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[341] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[341] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[342] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[342] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[336] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[336] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[337] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[337] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[338] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[338] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[339] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[339] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[340] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[340] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[341] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[341] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[342] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[342] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[336] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[336] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[337] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[337] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[338] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[338] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[339] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[339] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[340] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[340] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[341] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[341] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[342] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[342] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[329] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[329] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[330] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[330] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[331] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[331] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[332] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[332] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[333] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[333] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[334] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[334] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[335] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[335] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[329] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[329] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[330] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[330] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[331] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[331] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[332] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[332] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[333] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[333] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[334] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[334] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[335] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[335] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[329] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[329] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[330] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[330] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[331] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[331] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[332] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[332] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[333] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[333] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[334] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[334] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[335] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[335] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[329] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[329] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[330] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[330] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[331] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[331] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[332] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[332] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[333] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[333] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[334] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[334] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[335] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[335] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[322] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[322] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[323] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[323] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[324] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[324] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[325] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[325] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[326] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[326] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[327] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[327] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[328] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[328] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[322] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[322] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[323] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[323] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[324] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[324] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[325] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[325] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[326] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[326] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[327] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[327] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[328] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[328] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[322] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[322] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[323] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[323] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[324] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[324] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[325] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[325] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[326] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[326] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[327] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[327] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[328] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[328] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[322] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[322] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[323] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[323] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[324] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[324] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[325] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[325] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[326] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[326] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[327] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[327] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[328] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[328] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[315] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[315] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[316] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[316] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[317] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[317] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[318] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[318] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[319] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[319] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[320] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[320] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[321] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[321] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[315] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[315] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[316] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[316] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[317] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[317] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[318] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[318] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[319] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[319] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[320] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[320] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[321] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[321] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[315] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[315] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[316] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[316] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[317] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[317] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[318] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[318] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[319] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[319] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[320] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[320] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[321] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[321] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[315] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[315] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[316] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[316] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[317] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[317] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[318] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[318] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[319] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[319] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[320] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[320] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[321] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[321] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[308] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[308] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[309] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[309] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[310] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[310] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[311] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[311] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[312] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[312] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[313] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[313] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[314] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[314] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[308] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[308] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[309] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[309] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[310] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[310] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[311] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[311] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[312] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[312] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[313] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[313] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[314] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[314] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[308] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[308] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[309] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[309] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[310] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[310] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[311] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[311] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[312] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[312] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[313] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[313] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[314] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[314] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[308] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[308] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[309] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[309] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[310] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[310] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[311] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[311] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[312] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[312] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[313] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[313] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[314] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[314] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[301] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[301] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[302] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[302] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[303] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[303] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[304] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[304] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[305] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[305] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[306] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[306] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[307] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[307] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[301] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[301] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[302] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[302] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[303] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[303] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[304] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[304] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[305] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[305] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[306] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[306] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[307] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[307] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[301] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[301] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[302] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[302] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[303] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[303] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[304] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[304] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[305] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[305] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[306] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[306] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[307] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[307] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[301] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[301] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[302] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[302] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[303] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[303] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[304] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[304] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[305] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[305] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[306] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[306] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[307] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[307] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[294] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[294] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[295] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[295] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[296] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[296] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[297] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[297] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[298] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[298] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[299] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[299] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[300] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[300] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[294] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[294] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[295] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[295] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[296] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[296] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[297] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[297] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[298] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[298] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[299] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[299] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[300] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[300] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[294] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[294] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[295] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[295] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[296] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[296] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[297] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[297] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[298] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[298] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[299] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[299] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[300] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[300] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[294] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[294] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[295] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[295] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[296] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[296] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[297] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[297] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[298] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[298] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[299] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[299] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[300] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[300] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[287] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[287] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[288] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[288] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[289] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[289] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[290] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[290] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[291] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[291] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[292] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[292] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[293] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[293] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[287] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[287] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[288] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[288] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[289] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[289] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[290] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[290] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[291] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[291] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[292] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[292] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[293] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[293] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[287] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[287] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[288] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[288] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[289] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[289] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[290] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[290] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[291] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[291] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[292] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[292] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[293] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[293] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[287] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[287] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[288] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[288] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[289] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[289] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[290] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[290] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[291] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[291] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[292] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[292] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[293] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[293] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[280] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[280] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[281] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[281] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[282] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[282] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[283] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[283] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[284] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[284] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[285] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[285] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[286] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[286] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[280] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[280] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[281] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[281] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[282] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[282] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[283] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[283] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[284] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[284] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[285] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[285] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[286] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[286] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[280] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[280] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[281] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[281] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[282] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[282] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[283] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[283] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[284] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[284] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[285] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[285] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[286] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[286] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[280] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[280] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[281] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[281] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[282] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[282] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[283] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[283] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[284] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[284] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[285] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[285] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[286] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[286] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[273] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[273] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[274] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[274] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[275] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[275] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[276] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[276] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[277] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[277] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[278] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[278] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[279] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[279] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[273] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[273] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[274] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[274] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[275] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[275] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[276] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[276] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[277] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[277] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[278] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[278] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[279] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[279] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[273] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[273] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[274] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[274] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[275] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[275] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[276] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[276] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[277] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[277] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[278] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[278] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[279] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[279] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[273] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[273] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[274] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[274] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[275] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[275] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[276] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[276] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[277] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[277] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[278] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[278] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[279] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[279] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[266] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[266] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[267] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[267] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[268] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[268] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[269] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[269] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[270] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[270] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[271] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[271] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[272] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[272] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[266] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[266] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[267] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[267] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[268] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[268] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[269] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[269] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[270] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[270] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[271] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[271] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[272] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[272] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[266] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[266] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[267] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[267] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[268] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[268] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[269] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[269] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[270] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[270] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[271] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[271] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[272] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[272] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[266] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[266] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[267] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[267] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[268] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[268] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[269] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[269] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[270] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[270] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[271] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[271] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[272] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[272] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[259] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[259] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[260] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[260] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[261] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[261] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[262] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[262] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[263] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[263] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[264] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[264] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[265] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[265] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[259] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[259] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[260] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[260] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[261] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[261] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[262] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[262] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[263] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[263] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[264] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[264] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[265] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[265] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[259] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[259] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[260] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[260] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[261] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[261] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[262] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[262] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[263] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[263] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[264] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[264] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[265] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[265] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[259] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[259] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[260] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[260] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[261] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[261] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[262] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[262] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[263] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[263] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[264] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[264] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[265] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[265] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[252] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[252] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[253] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[253] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[254] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[254] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[255] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[255] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[256] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[256] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[257] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[257] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[258] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[258] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[252] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[252] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[253] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[253] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[254] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[254] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[255] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[255] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[256] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[256] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[257] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[257] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[258] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[258] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[252] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[252] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[253] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[253] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[254] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[254] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[255] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[255] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[256] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[256] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[257] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[257] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[258] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[258] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[252] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[252] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[253] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[253] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[254] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[254] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[255] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[255] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[256] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[256] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[257] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[257] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[258] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[258] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[245] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[245] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[246] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[246] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[247] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[247] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[248] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[248] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[249] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[249] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[250] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[250] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[251] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[251] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[245] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[245] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[246] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[246] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[247] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[247] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[248] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[248] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[249] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[249] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[250] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[250] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[251] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[251] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[245] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[245] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[246] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[246] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[247] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[247] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[248] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[248] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[249] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[249] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[250] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[250] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[251] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[251] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[245] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[245] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[246] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[246] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[247] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[247] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[248] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[248] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[249] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[249] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[250] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[250] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[251] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[251] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[238] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[238] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[239] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[239] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[240] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[240] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[241] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[241] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[242] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[242] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[243] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[243] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[244] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[244] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[238] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[238] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[239] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[239] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[240] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[240] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[241] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[241] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[242] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[242] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[243] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[243] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[244] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[244] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[238] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[238] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[239] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[239] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[240] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[240] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[241] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[241] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[242] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[242] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[243] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[243] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[244] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[244] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[238] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[238] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[239] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[239] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[240] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[240] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[241] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[241] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[242] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[242] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[243] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[243] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[244] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[244] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[231] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[231] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[232] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[232] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[233] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[233] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[234] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[234] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[235] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[235] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[236] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[236] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[237] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[237] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[231] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[231] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[232] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[232] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[233] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[233] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[234] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[234] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[235] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[235] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[236] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[236] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[237] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[237] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[231] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[231] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[232] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[232] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[233] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[233] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[234] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[234] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[235] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[235] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[236] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[236] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[237] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[237] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[231] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[231] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[232] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[232] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[233] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[233] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[234] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[234] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[235] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[235] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[236] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[236] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[237] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[237] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[224] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[224] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[225] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[225] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[226] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[226] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[227] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[227] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[228] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[228] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[229] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[229] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[230] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[230] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[224] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[224] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[225] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[225] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[226] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[226] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[227] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[227] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[228] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[228] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[229] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[229] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[230] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[230] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[224] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[224] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[225] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[225] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[226] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[226] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[227] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[227] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[228] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[228] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[229] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[229] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[230] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[230] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[224] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[224] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[225] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[225] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[226] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[226] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[227] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[227] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[228] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[228] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[229] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[229] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[230] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[230] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[217] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[217] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[218] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[218] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[219] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[219] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[220] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[220] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[221] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[221] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[222] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[222] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[223] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[223] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[217] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[217] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[218] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[218] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[219] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[219] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[220] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[220] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[221] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[221] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[222] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[222] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[223] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[223] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[217] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[217] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[218] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[218] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[219] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[219] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[220] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[220] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[221] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[221] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[222] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[222] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[223] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[223] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[217] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[217] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[218] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[218] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[219] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[219] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[220] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[220] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[221] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[221] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[222] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[222] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[223] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[223] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[210] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[210] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[211] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[211] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[212] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[212] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[213] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[213] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[214] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[214] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[215] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[215] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[216] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[216] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[210] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[210] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[211] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[211] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[212] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[212] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[213] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[213] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[214] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[214] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[215] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[215] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[216] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[216] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[210] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[210] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[211] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[211] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[212] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[212] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[213] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[213] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[214] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[214] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[215] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[215] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[216] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[216] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[210] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[210] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[211] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[211] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[212] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[212] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[213] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[213] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[214] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[214] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[215] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[215] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[216] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[216] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[203] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[203] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[204] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[204] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[205] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[205] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[206] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[206] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[207] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[207] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[208] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[208] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[209] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[209] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[203] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[203] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[204] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[204] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[205] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[205] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[206] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[206] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[207] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[207] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[208] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[208] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[209] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[209] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[203] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[203] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[204] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[204] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[205] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[205] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[206] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[206] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[207] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[207] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[208] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[208] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[209] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[209] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[203] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[203] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[204] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[204] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[205] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[205] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[206] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[206] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[207] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[207] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[208] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[208] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[209] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[209] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[196] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[196] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[197] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[197] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[198] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[198] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[199] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[199] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[200] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[200] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[201] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[201] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[202] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[202] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[196] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[196] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[197] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[197] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[198] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[198] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[199] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[199] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[200] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[200] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[201] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[201] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[202] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[202] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[196] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[196] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[197] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[197] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[198] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[198] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[199] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[199] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[200] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[200] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[201] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[201] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[202] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[202] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[196] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[196] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[197] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[197] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[198] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[198] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[199] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[199] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[200] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[200] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[201] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[201] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[202] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[202] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[189] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[189] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[190] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[190] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[191] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[191] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[192] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[192] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[193] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[193] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[194] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[194] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[195] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[195] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[189] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[189] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[190] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[190] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[191] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[191] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[192] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[192] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[193] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[193] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[194] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[194] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[195] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[195] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[189] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[189] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[190] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[190] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[191] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[191] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[192] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[192] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[193] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[193] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[194] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[194] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[195] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[195] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[189] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[189] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[190] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[190] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[191] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[191] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[192] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[192] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[193] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[193] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[194] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[194] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[195] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[195] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[182] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[182] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[183] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[183] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[184] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[184] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[185] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[185] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[186] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[186] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[187] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[187] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[188] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[188] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[182] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[182] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[183] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[183] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[184] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[184] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[185] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[185] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[186] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[186] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[187] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[187] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[188] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[188] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[182] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[182] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[183] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[183] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[184] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[184] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[185] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[185] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[186] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[186] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[187] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[187] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[188] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[188] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[182] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[182] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[183] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[183] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[184] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[184] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[185] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[185] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[186] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[186] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[187] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[187] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[188] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[188] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[175] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[175] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[176] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[176] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[177] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[177] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[178] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[178] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[179] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[179] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[180] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[180] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[181] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[181] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[175] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[175] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[176] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[176] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[177] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[177] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[178] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[178] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[179] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[179] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[180] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[180] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[181] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[181] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[175] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[175] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[176] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[176] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[177] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[177] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[178] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[178] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[179] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[179] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[180] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[180] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[181] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[181] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[175] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[175] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[176] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[176] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[177] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[177] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[178] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[178] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[179] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[179] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[180] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[180] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[181] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[181] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[168] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[168] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[169] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[169] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[170] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[170] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[171] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[171] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[172] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[172] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[173] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[173] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[174] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[174] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[168] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[168] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[169] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[169] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[170] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[170] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[171] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[171] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[172] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[172] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[173] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[173] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[174] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[174] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[168] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[168] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[169] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[169] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[170] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[170] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[171] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[171] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[172] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[172] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[173] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[173] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[174] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[174] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[168] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[168] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[169] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[169] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[170] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[170] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[171] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[171] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[172] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[172] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[173] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[173] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[174] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[174] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[161] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[161] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[162] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[162] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[163] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[163] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[164] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[164] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[165] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[165] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[166] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[166] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[167] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[167] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[161] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[161] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[162] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[162] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[163] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[163] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[164] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[164] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[165] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[165] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[166] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[166] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[167] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[167] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[161] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[161] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[162] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[162] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[163] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[163] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[164] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[164] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[165] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[165] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[166] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[166] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[167] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[167] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[161] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[161] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[162] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[162] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[163] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[163] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[164] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[164] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[165] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[165] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[166] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[166] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[167] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[167] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[154] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[155] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[155] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[156] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[156] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[157] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[157] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[158] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[158] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[159] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[159] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[160] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[160] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[154] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[155] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[155] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[156] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[156] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[157] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[157] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[158] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[158] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[159] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[159] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[160] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[160] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[154] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[155] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[155] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[156] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[156] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[157] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[157] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[158] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[158] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[159] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[159] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[160] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[160] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[154] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[154] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[155] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[155] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[156] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[156] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[157] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[157] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[158] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[158] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[159] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[159] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[160] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[160] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[147] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[148] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[149] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[150] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[151] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[152] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[153] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[147] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[148] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[149] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[150] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[151] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[152] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[153] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[147] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[148] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[149] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[150] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[151] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[152] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[153] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[147] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[147] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[148] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[148] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[149] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[149] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[150] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[150] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[151] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[151] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[152] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[152] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[153] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[153] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[140] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[141] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[142] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[143] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[144] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[145] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[146] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[140] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[141] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[142] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[143] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[144] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[145] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[146] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[140] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[141] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[142] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[143] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[144] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[145] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[146] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[140] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[140] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[141] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[141] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[142] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[142] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[143] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[143] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[144] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[144] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[145] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[145] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[146] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[146] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[133] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[134] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[135] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[136] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[137] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[138] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[139] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[133] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[134] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[135] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[136] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[137] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[138] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[139] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[133] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[134] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[135] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[136] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[137] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[138] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[139] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[133] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[133] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[134] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[134] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[135] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[135] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[136] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[136] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[137] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[137] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[138] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[138] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[139] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[139] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[126] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[127] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[128] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[129] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[130] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[131] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[132] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[126] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[127] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[128] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[129] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[130] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[131] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[132] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[126] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[127] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[128] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[129] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[130] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[131] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[132] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[126] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[126] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[127] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[127] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[128] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[128] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[129] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[129] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[130] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[130] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[131] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[131] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[132] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[132] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[119] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[120] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[121] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[122] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[123] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[124] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[125] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[119] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[120] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[121] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[122] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[123] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[124] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[125] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[119] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[120] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[121] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[122] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[123] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[124] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[125] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[119] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[119] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[120] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[120] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[121] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[121] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[122] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[122] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[123] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[123] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[124] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[124] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[125] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[125] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[112] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[113] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[114] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[115] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[116] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[117] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[118] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[112] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[113] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[114] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[115] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[116] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[117] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[118] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[112] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[113] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[114] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[115] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[116] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[117] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[118] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[112] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[112] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[113] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[113] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[114] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[114] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[115] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[115] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[116] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[116] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[117] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[117] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[118] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[118] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[105] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[106] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[107] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[108] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[109] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[110] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[111] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[105] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[106] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[107] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[108] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[109] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[110] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[111] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[105] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[106] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[107] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[108] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[109] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[110] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[111] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[105] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[105] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[106] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[106] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[107] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[107] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[108] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[108] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[109] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[109] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[110] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[110] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[111] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[111] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[98] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[99] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[100] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[101] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[102] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[103] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[104] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[98] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[99] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[100] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[101] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[102] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[103] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[104] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[98] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[99] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[100] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[101] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[102] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[103] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[104] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[98] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[98] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[99] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[99] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[100] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[100] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[101] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[101] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[102] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[102] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[103] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[103] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[104] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[104] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[91] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[92] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[93] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[94] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[95] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[96] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[97] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[91] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[92] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[93] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[94] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[95] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[96] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[97] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[91] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[92] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[93] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[94] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[95] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[96] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[97] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[91] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[91] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[92] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[92] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[93] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[93] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[94] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[94] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[95] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[95] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[96] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[96] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[97] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[97] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[84] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[85] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[86] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[87] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[88] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[89] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[90] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[84] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[85] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[86] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[87] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[88] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[89] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[90] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[84] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[85] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[86] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[87] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[88] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[89] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[90] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[84] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[84] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[85] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[85] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[86] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[86] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[87] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[87] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[88] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[88] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[89] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[89] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[90] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[90] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[77] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[78] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[79] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[80] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[81] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[82] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[83] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[77] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[78] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[79] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[80] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[81] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[82] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[83] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[77] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[78] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[79] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[80] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[81] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[82] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[83] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[77] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[77] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[78] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[78] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[79] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[79] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[80] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[80] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[81] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[81] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[82] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[82] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[83] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[83] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[70] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[71] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[72] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[73] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[74] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[75] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[76] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[70] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[71] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[72] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[73] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[74] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[75] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[76] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[70] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[71] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[72] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[73] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[74] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[75] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[76] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[70] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[70] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[71] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[71] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[72] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[72] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[73] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[73] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[74] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[74] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[75] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[75] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[76] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[76] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[63] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[64] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[65] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[66] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[67] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[68] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[69] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[63] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[64] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[65] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[66] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[67] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[68] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[69] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[63] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[64] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[65] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[66] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[67] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[68] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[69] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[63] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[63] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[64] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[64] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[65] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[65] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[66] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[66] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[67] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[67] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[68] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[68] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[69] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[69] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[56] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[57] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[58] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[61] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[62] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[56] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[57] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[58] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[61] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[62] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[56] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[57] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[58] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[61] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[62] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[56] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[56] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[57] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[57] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[58] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[58] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[59] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[59] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[60] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[60] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[61] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[61] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[62] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[62] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[49] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[50] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[51] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[52] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[53] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[54] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[55] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[49] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[50] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[51] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[52] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[53] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[54] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[55] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[49] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[50] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[51] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[52] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[53] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[54] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[55] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[49] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[49] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[50] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[50] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[51] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[51] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[52] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[52] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[53] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[53] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[54] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[54] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[55] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[55] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[42] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[43] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[44] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[45] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[46] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[47] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[48] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[42] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[43] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[44] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[45] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[46] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[47] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[48] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[42] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[43] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[44] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[45] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[46] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[47] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[48] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[42] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[42] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[43] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[43] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[44] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[44] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[45] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[45] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[46] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[46] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[47] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[47] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[48] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[48] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[35] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[36] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[37] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[38] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[39] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[40] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[41] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[35] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[36] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[37] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[38] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[39] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[40] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[41] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[35] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[36] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[37] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[38] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[39] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[40] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[41] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[35] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[35] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[36] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[36] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[37] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[37] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[38] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[38] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[39] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[39] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[40] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[40] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[41] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[41] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[28] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[29] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[30] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[31] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[32] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[33] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[34] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[28] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[29] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[30] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[31] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[32] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[33] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[34] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[28] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[29] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[30] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[31] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[32] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[33] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[34] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[28] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[28] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[29] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[29] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[30] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[30] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[31] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[31] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[32] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[32] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[33] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[33] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[34] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[34] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[24] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[25] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[26] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[27] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[24] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[25] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[26] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[27] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[24] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[25] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[26] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[27] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[21] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[22] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[23] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[24] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[24] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[25] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[25] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[26] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[26] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[27] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[27] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[16] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[17] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[18] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[19] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[20] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_3.data_to_hptdc[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_3.data_to_hptdc[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_2.data_to_hptdc[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_2.data_to_hptdc[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_1.data_to_hptdc[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_1.data_to_hptdc[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance ControlDecoder_0.data_to_hptdc[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Boundary register ControlDecoder_0.data_to_hptdc[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.send_counter[5:0] of view:PrimLib.counter(prim) in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_0.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_0.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_1.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_1.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_2.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_2.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.buffer_counter[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Removing sequential instance SerialTransmitter_3.latched in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\serialtransmitter.v":49:4:49:9|Boundary register SerialTransmitter_3.latched packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 152MB)

@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.status_cnt[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.status_cnt[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.status_cnt[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.status_cnt[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[9] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[9] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[8] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[8] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[7] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[7] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[6] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[5] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[4] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[3] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[2] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[1] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[0] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.status_cnt[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.status_cnt[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[15] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[14] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[13] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[12] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[11] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[11] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.status_cnt[10] in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.status_cnt[10] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_0.old_write_enable in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_0.old_write_enable packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_1.old_write_enable in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_1.old_write_enable packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_2.old_write_enable in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_2.old_write_enable packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance FIFO_3.old_write_enable in hierarchy view:work.TDR(verilog) because there are no references to its outputs 
@A: BN291 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Boundary register FIFO_3.old_write_enable packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 156MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 149MB peak: 156MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 177MB peak: 177MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 178MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 176MB peak: 178MB)


Finished technology mapping (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 181MB peak: 226MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:06s		    -5.93ns		1007 /       539
   2		0h:00m:06s		    -5.93ns		 959 /       539
   3		0h:00m:06s		    -5.28ns		 959 /       539
   4		0h:00m:06s		    -5.28ns		 960 /       539
@N: FX271 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":89:8:89:9|Instance "ControlDecoder_1.counter_0_sqmuxa_1_1_a3" with 35 loads replicated 1 times to improve timing 
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



   5		0h:00m:07s		    -5.04ns		 980 /       539


   6		0h:00m:07s		    -5.04ns		 980 /       539
@N: FP130 |Promoting Net clk_c on CLKINT  I_1597 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 226MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 181MB peak: 226MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 539 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                  
---------------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   539        ControlDecoder_3.data_to_hptdc[0]
=========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 149MB peak: 226MB)

Writing Analyst data base D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\synwork\TDR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:08s; Memory used current: 178MB peak: 226MB)

Writing EDIF Netlist and constraint files
@N: BW103 |Synopsys Constraint File time units using default value of 1ns 
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 179MB peak: 226MB)


Start final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 176MB peak: 226MB)

@W: MT420 |Found inferred clock TDR|clk with period 10.00ns. Please declare a user-defined clock on object "p:clk"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed Apr 13 13:52:07 2016
#


Top view:               TDR
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: 1.038

                   Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------
TDR|clk            100.0 MHz     126.2 MHz     10.000        7.925         1.038     inferred     Inferred_clkgroup_0
=====================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
TDR|clk   TDR|clk  |  10.000      3.077  |  10.000      5.582  |  5.000       1.781  |  5.000       1.038
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TDR|clk
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                Arrival          
Instance                                 Reference     Type     Pin     Net                                      Time        Slack
                                         Clock                                                                                    
----------------------------------------------------------------------------------------------------------------------------------
JTAG_3.data_received_from_hptdc          TDR|clk       SLE      Q       JTAG_3_data_received_from_hptdc          0.087       1.038
JTAG_2.data_received_from_hptdc          TDR|clk       SLE      Q       JTAG_2_data_received_from_hptdc          0.087       1.138
ControlDecoder_3.get_data_from_hptdc     TDR|clk       SLE      Q       ControlDecoder_3_get_data_from_hptdc     0.087       1.781
ControlDecoder_0.get_data_from_hptdc     TDR|clk       SLE      Q       ControlDecoder_0_get_data_from_hptdc     0.087       1.781
ControlDecoder_0.send_data_to_hptdc      TDR|clk       SLE      Q       ControlDecoder_0_send_data_to_hptdc      0.087       1.824
ControlDecoder_3.send_data_to_hptdc      TDR|clk       SLE      Q       ControlDecoder_3_send_data_to_hptdc      0.087       1.824
JTAG_1.data_received_from_hptdc          TDR|clk       SLE      Q       JTAG_1_data_received_from_hptdc          0.087       1.832
JTAG_0.jtag_bus_in_use                   TDR|clk       SLE      Q       JTAG_0_jtag_bus_in_use                   0.108       1.841
JTAG_2.jtag_bus_in_use                   TDR|clk       SLE      Q       JTAG_2_jtag_bus_in_use                   0.108       1.926
ControlDecoder_1.get_data_from_hptdc     TDR|clk       SLE      Q       ControlDecoder_1_get_data_from_hptdc     0.108       1.930
==================================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                Required          
Instance                                              Reference     Type     Pin     Net                      Time         Slack
                                                      Clock                                                                     
--------------------------------------------------------------------------------------------------------------------------------
ControlDecoder_3.latched_data_received_from_hptdc     TDR|clk       SLE      D       N_8392_i_0               4.745        1.038
ControlDecoder_2.latched_data_received_from_hptdc     TDR|clk       SLE      D       N_8339_i_0               4.745        1.138
JTAG_3.tms_pad_o                                      TDR|clk       SLE      D       N_6601_i_0               4.745        1.781
JTAG_0.tms_pad_o                                      TDR|clk       SLE      D       N_6622_i_0               4.745        1.781
ControlDecoder_1.latched_data_received_from_hptdc     TDR|clk       SLE      D       N_72_i_0                 4.745        1.832
ControlDecoder_0.instruction[2]                       TDR|clk       SLE      D       N_8820_i_0               4.745        1.841
ControlDecoder_2.instruction[2]                       TDR|clk       SLE      D       N_9138_i_0               4.745        1.926
JTAG_1.data_length                                    TDR|clk       SLE      D       data_length_4_iv_i_0     4.745        1.930
ControlDecoder_1.instruction[2]                       TDR|clk       SLE      D       instruction_8[2]         4.745        1.934
ControlDecoder_3.instruction[2]                       TDR|clk       SLE      D       N_8705_i_0               4.745        1.979
================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.745

    - Propagation time:                      3.707
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.038

    Number of logic level(s):                4
    Starting point:                          JTAG_3.data_received_from_hptdc / Q
    Ending point:                            ControlDecoder_3.latched_data_received_from_hptdc / D
    The start point is clocked by            TDR|clk [falling] on pin CLK
    The end   point is clocked by            TDR|clk [rising] on pin CLK

Instance / Net                                                            Pin      Pin               Arrival     No. of    
Name                                                             Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
JTAG_3.data_received_from_hptdc                                  SLE      Q        Out     0.087     0.087       -         
JTAG_3_data_received_from_hptdc                                  Net      -        -       0.789     -           2         
ControlDecoder_3.lathed_data_from_hptdc24                        CFG2     A        In      -         0.876       -         
ControlDecoder_3.lathed_data_from_hptdc24                        CFG2     Y        Out     0.077     0.954       -         
lathed_data_from_hptdc24                                         Net      -        -       0.770     -           6         
ControlDecoder_3.latched_data_received_from_hptdc_1_i_0_a2_1     CFG4     D        In      -         1.724       -         
ControlDecoder_3.latched_data_received_from_hptdc_1_i_0_a2_1     CFG4     Y        Out     0.326     2.050       -         
latched_data_received_from_hptdc_1_i_0_a2_1                      Net      -        -       0.556     -           1         
ControlDecoder_3.latched_data_received_from_hptdc_1_i_0_a2       CFG4     B        In      -         2.606       -         
ControlDecoder_3.latched_data_received_from_hptdc_1_i_0_a2       CFG4     Y        Out     0.164     2.770       -         
N_8787                                                           Net      -        -       0.556     -           1         
ControlDecoder_3.latched_data_received_from_hptdc_RNO            CFG3     C        In      -         3.326       -         
ControlDecoder_3.latched_data_received_from_hptdc_RNO            CFG3     Y        Out     0.223     3.549       -         
N_8392_i_0                                                       Net      -        -       0.159     -           1         
ControlDecoder_3.latched_data_received_from_hptdc                SLE      D        In      -         3.707       -         
===========================================================================================================================
Total path delay (propagation time + setup) of 3.962 is 1.134(28.6%) logic and 2.829(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 176MB peak: 226MB)


Finished timing report (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 176MB peak: 226MB)

---------------------------------------
Resource Usage Report for TDR 

Mapping to part: m2s150fc1152std
Cell usage:
CLKINT          1 use
CFG1           18 uses
CFG2           190 uses
CFG3           257 uses
CFG4           466 uses

Carry primitives used for arithmetic functions:
ARI1           75 uses


Sequential Cells: 
SLE            539 uses

DSP Blocks:    0

I/O ports: 260
I/O primitives: 122
BIBUF          32 uses
INBUF          18 uses
OUTBUF         40 uses
TRIBUFF        32 uses


Global Clock Buffers: 1


Total LUTs:    1006

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  539 + 0 + 0 + 0 = 539;
Total number of LUTs after P&R:  1006 + 0 + 0 + 0 = 1006;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 56MB peak: 226MB)

Process took 0h:00m:10s realtime, 0h:00m:09s cputime
# Wed Apr 13 13:52:07 2016

###########################################################]
