Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Jun 28 21:51:54 2025
| Host         : DESKTOP-00GQMPA running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 1 -file D:/VivadoProject/Multlane_RENTT/Multlane_RENTT.srcs/sources_1/Resource_table/Zq_resource_P4L7.xlsx
| Design       : polytop_RE
| Device       : xczu15eg-ffvb1156-3-e
| Speed File   : -3
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|              Instance             |        Module        | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| polytop_RE                        |                (top) |       2431 |       2293 |       0 |  138 | 1338 |      0 |      9 |    0 |          4 |
|   (polytop_RE)                    |                (top) |          0 |          0 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|   dmux                            |      network_RBFU_in |        427 |        427 |       0 |    0 |   24 |      0 |      0 |    0 |          0 |
|   fsm_inst                        |                  fsm |         26 |         24 |       0 |    2 |   31 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].addr_gen_inst   |          addr_gen__1 |         39 |         39 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[0].memory_map_inst |        memory_map__1 |          9 |          9 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].addr_gen_inst   |             addr_gen |         38 |         38 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|   gen_addr_gen[1].memory_map_inst |           memory_map |          9 |          9 |       0 |    0 |   34 |      0 |      0 |    0 |          0 |
|   gen_dff[0].bank_inst            |              bank__1 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[0].dff_n0               |                shift |         12 |          4 |       0 |    8 |   18 |      0 |      0 |    0 |          0 |
|   gen_dff[1].bank_inst            |              bank__2 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[1].dff_n0               |              shift_0 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[2].bank_inst            |              bank__3 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[2].dff_n0               |              shift_1 |         12 |          4 |       0 |    8 |   19 |      0 |      0 |    0 |          0 |
|   gen_dff[3].bank_inst            |              bank__4 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[3].dff_n0               |              shift_2 |         12 |          4 |       0 |    8 |   16 |      0 |      0 |    0 |          0 |
|   gen_dff[4].bank_inst            |              bank__5 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[4].dff_n0               |              shift_3 |         12 |          4 |       0 |    8 |   21 |      0 |      0 |    0 |          0 |
|   gen_dff[5].bank_inst            |              bank__6 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[5].dff_n0               |              shift_4 |         12 |          4 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|   gen_dff[6].bank_inst            |              bank__7 |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[6].dff_n0               |              shift_5 |         12 |          4 |       0 |    8 |   20 |      0 |      0 |    0 |          0 |
|   gen_dff[7].bank_inst            |                 bank |          1 |          1 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
|   gen_dff[7].dff_n0               |              shift_6 |         12 |          4 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|   gen_rbfu[0].u_RBFU              |              RBFU__1 |        670 |        646 |       0 |   24 |  464 |      0 |      0 |    0 |          2 |
|   gen_rbfu[1].u_RBFU              |                 RBFU |        673 |        649 |       0 |   24 |  470 |      0 |      0 |    0 |          2 |
|   m3                              |              arbiter |         88 |         88 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   m6                              | tf_address_generator |          5 |          5 |       0 |    0 |   27 |      0 |      0 |    0 |          0 |
|   mux1                            |      network_bank_in |        128 |        128 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|   mux3                            |     network_RBFU_out |        232 |        208 |       0 |   24 |   55 |      0 |      0 |    0 |          0 |
|   rom0                            |               tf_ROM |          0 |          0 |       0 |    0 |    0 |      0 |      1 |    0 |          0 |
+-----------------------------------+----------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


