{
  "fileIDs": {
      "1": "/nfs_eda_sw/softwares/Raptor/instl_dir/12_11_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/blackbox_models/cell_sim_blackbox.v",
      "2": "/nfs_scratch/scratch/CGA/repo/2023-12-12-05-00-48_T7474R108/ArchBench/Testcases/dec/dec_golden/../rtl/eh2_dec.sv"
  },
  "hierTree": [
      {
          "file": "2",
          "internalSignals": [
              {
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_fence_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_wdata_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_csr_nmideleg_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_csr_stall_int_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_debug_fence_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_div_active",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_div_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_force_favor_flip_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_any_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_global_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_is_mcpc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_legal_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_rdaddr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_wen_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_wraddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_debug_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_icaf_second_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_icaf_type_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_wdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_wdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_ib0_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_ib1_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_illegal_inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_nonblock_load_waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_nonblock_load_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pmu_decode_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pmu_instr_decoded",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pmu_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pmu_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_thread_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_debug_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_dec_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_dual_issue_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_exc_cause_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_flush_extint",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_flush_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i0_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i0_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i0_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i1_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i1_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_i1_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_int_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_mtval_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_packet_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_pipelining_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_postsync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_presync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_trace_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_wr_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_i0rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_i0rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_i1rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_i1rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bp_index",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_p",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_icaf_second_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_icaf_type_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_only_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_predecode_p",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_sel_i0_t1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bp_index",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_p",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_predecode_p",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_sel_i0_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_sel_i1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_i0_only_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_lsu_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_mul_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_valid_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib1_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib2_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib3_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mul_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ready_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 27,
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "activeclk",
                   "line": 685,
                   "module":  "rvoclkhdr",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "arf[0].arf",
                   "line": 770,
                   "module":  "eh2_dec_gpr_ctl",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "dec_trigger",
                   "line": 992,
                   "module":  "eh2_dec_trigger",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "decode",
                   "line": 984,
                   "module":  "eh2_dec_decode_ctl",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "ib[0].instbuff",
                   "line": 691,
                   "module":  "eh2_dec_ib_ctl",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "tlu",
                   "line": 987,
                   "module":  "eh2_dec_tlu_top",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_thread_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc4_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc4_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_core_empty",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_div_cancel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_cancel_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_extint_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fastint_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_rs1_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pause_state_cg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mhartstart",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_debug_mode_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "core_id",
                  "range": {
                      "lsb": 4,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_reset_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "debug_brkpt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_valid_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_tag_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_load_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_store_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_misaligned_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_misaligned",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_instr_aligned",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_align_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_fetch_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_miss",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_hit",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_trigger_match_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_type",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_wrdata",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf_type",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf_second",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_dbecc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_idle_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_load_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_store_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_amo_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_index",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_index",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_single_ecc_error_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_store_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_load_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_addr_any",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_div_wren",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_div_result",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_mul_result_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_csr_rs1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_result_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_result_corr_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_sc_success_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_dccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_iccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_addr",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_error",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "iccm_dma_sb_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_instr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_instr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_pc",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_pc",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "timer_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "soft_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mexintpend",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_claimid",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_pl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mhwakeup",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meicurpl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meipt",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meihap",
                  "range": {
                      "lsb": 2,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data",
                  "range": {
                      "lsb": 0,
                      "msb": 70
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_resume_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_miss_state_idle",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_error_start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_iccm_rd_ecc_single_err",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dbg_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_debug_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_resume_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mpc_halted_only",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_debug_wdata_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_rddata",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_fail",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_index_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_hist_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_middle_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_fghr_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_index_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_hist_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_middle_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_fghr_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_way_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_way_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "gpr_i0_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "gpr_i0_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "gpr_i1_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "gpr_i1_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_br_immed_d",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_br_immed_d",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_alu_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_alu_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_select_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_select_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_ib3_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_ib2_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_lsu_offset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_lsu_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_lsu_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "flush_final_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_flush_final_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_ren_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_mul_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_mul_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_div_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_valid_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "pred_correct_npc_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_sec_decode_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_sec_decode_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_fghr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_index_wb",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_fghr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_index_wb",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_fa_error_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt0",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt1",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt2",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt3",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_fghr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_index_d",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_btag_d",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_toffset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_fghr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_index_d",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_btag_d",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_toffset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_result_e4_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_result_e4_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_result_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mrac_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_data_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_ctl_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_data_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_ctl_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_lr_reset_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_cinst",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_cinst",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_external_ldfwd_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_sideeffect_posted_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_core_ecc_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_bpred_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_wb_coalescing_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dma_qos_prty",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_commit_cmt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_misc_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_exu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_ifu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_lsu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_bus_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_pic_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_picio_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dccm_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_icm_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_tid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_tid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_path_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_mp_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_noredir_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_leak_one_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_err_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_fence_i_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_btb_write_kill",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "lsu_p",
                  "range": {
                      "lsb": 0,
                      "msb": 32
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mul_p",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "div_p",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_p_d",
                  "range": {
                      "lsb": 0,
                      "msb": 44
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_p_d",
                  "range": {
                      "lsb": 0,
                      "msb": 44
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_error_pkt_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_ic_diag_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 89
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i0_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "trigger_pkt_any",
                  "range": {
                      "lsb": 0,
                      "msb": 151
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_wb_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_wb_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "trace_rv_trace_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 170
                  },
                  "type": "LOGIC"
              }
          ],
          "topModule": "eh2_dec"
      }
  ],
  "modules": {
      "$paramod$030fea21fda7c09a92cb92d309bf858abc329615\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$030fea21fda7c09a92cb92d309bf858abc329615\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$0b9b7f5072114d9933e5c1032eb55aecd82d974e\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$0b9b7f5072114d9933e5c1032eb55aecd82d974e\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$0f4d2df8aa0eafb30974472fa3be918c65a76913\\rvdffdpie": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 401,
          "module": "$paramod$0f4d2df8aa0eafb30974472fa3be918c65a76913\\rvdffdpie",
          "parameters": [
              {
                  "name": "LEFT",
                  "value": 0 
              },
              {
                  "name": "LEFTMOST",
                  "value": 0 
              },
              {
                  "name": "RIGHT",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$128c10a86e4dee4d818b2387cce092c1db2ea65a\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$128c10a86e4dee4d818b2387cce092c1db2ea65a\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$128c10a86e4dee4d818b2387cce092c1db2ea65a\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$128c10a86e4dee4d818b2387cce092c1db2ea65a\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$1e16bd703288f43bbfd9e876f3b1e6ba522168ca\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$1e16bd703288f43bbfd9e876f3b1e6ba522168ca\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$3020efed151fabb2e91f8d008201d36a10a664d2\\rvdffibie": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 349,
          "module": "$paramod$3020efed151fabb2e91f8d008201d36a10a664d2\\rvdffibie",
          "parameters": [
              {
                  "name": "LEFT",
                  "value": 0 
              },
              {
                  "name": "MIDDLE",
                  "value": 0 
              },
              {
                  "name": "PADLEFT",
                  "value": 0 
              },
              {
                  "name": "PADRIGHT",
                  "value": 0 
              },
              {
                  "name": "RIGHT",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$33c6867ba39dbbf8a4ff864f981ebbd0d9c8d602\\rvdfflie": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 306,
          "module": "$paramod$33c6867ba39dbbf8a4ff864f981ebbd0d9c8d602\\rvdfflie",
          "parameters": [
              {
                  "name": "LEFT",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$3c7e4aaa6f858bb2f9f22a45fb58907a1cc0fd92\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$51e2120a495b5813a8d94b94d4bd9974f4fcbdb7\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$51e2120a495b5813a8d94b94d4bd9974f4fcbdb7\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$5e4f38f458b8bfb5a72077371165a34661b108de\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$5e4f38f458b8bfb5a72077371165a34661b108de\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$5f749e76d11846f50296e2fc9f8338f76c7ad566\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$5f749e76d11846f50296e2fc9f8338f76c7ad566\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$7380ad66b50df688bc2c4f33dbf0c44e86e0b308\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$7380ad66b50df688bc2c4f33dbf0c44e86e0b308\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$7711cbe40ba4170aaa19b031889afb9803be45f4\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$7711cbe40ba4170aaa19b031889afb9803be45f4\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$8e0d99e228505beea5e20bef3c63e340c14662b7\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$8e0d99e228505beea5e20bef3c63e340c14662b7\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$8f396e03d16da0bc3c623d9eea6cc2d580416604\\rvdfflie": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 306,
          "module": "$paramod$8f396e03d16da0bc3c623d9eea6cc2d580416604\\rvdfflie",
          "parameters": [
              {
                  "name": "LEFT",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$986a90d72900af82e1a60d14174809932a3e302c\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$986a90d72900af82e1a60d14174809932a3e302c\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$9c645bba9e0afaabe48d2863c23d895dffa1f85d\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$9c645bba9e0afaabe48d2863c23d895dffa1f85d\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$a3df435a76976d1c91cd5e1076df068b74a097c5\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$a3df435a76976d1c91cd5e1076df068b74a097c5\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$a3df435a76976d1c91cd5e1076df068b74a097c5\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$a3df435a76976d1c91cd5e1076df068b74a097c5\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$a7f4792348b9e45a3521b72a710acf7ee0dfb0da\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$a7f4792348b9e45a3521b72a710acf7ee0dfb0da\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$adac766db46167a307fdbdcf40741d823bfc3c29\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$adac766db46167a307fdbdcf40741d823bfc3c29\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$adac766db46167a307fdbdcf40741d823bfc3c29\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$adac766db46167a307fdbdcf40741d823bfc3c29\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$b7752c5b98adbfd30262cf93ee65ae82966d2bf1\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$b7752c5b98adbfd30262cf93ee65ae82966d2bf1\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$bc858545f2b7dd0be54fa0a9e148950212b8a3b7\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$bc858545f2b7dd0be54fa0a9e148950212b8a3b7\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$c9593ee16d6c2200d9625a8654e99b4b29cc7b48\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$c9593ee16d6c2200d9625a8654e99b4b29cc7b48\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$c9593ee16d6c2200d9625a8654e99b4b29cc7b48\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$c9593ee16d6c2200d9625a8654e99b4b29cc7b48\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$cd65c1635f5239abe8c0d06b95f15c74cbb0bc67\\rvdffe": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 243,
          "module": "$paramod$cd65c1635f5239abe8c0d06b95f15c74cbb0bc67\\rvdffe",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod$cd65c1635f5239abe8c0d06b95f15c74cbb0bc67\\rvdffie": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 499,
          "module": "$paramod$cd65c1635f5239abe8c0d06b95f15c74cbb0bc67\\rvdffie",
          "parameters": [
              {
                  "name": "OVERRIDE",
                  "value": 0 
              },
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000010": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000010",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000100": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000100",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000101": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000101",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000000111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001010": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001010",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001100": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001100",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000001111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010100": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010100",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000010111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000011000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000011000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000011111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000011111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100101": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100101",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000100110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 37
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000101001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000000101001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000001001000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000001001000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdff\\WIDTH=32'00000000000000000000000010000011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 21,
          "module": "$paramod\\rvdff\\WIDTH=32'00000000000000000000000010000011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffpcie\\WIDTH=32'00000000000000000000000000011111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 274,
          "module": "$paramod\\rvdffpcie\\WIDTH=32'00000000000000000000000000011111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000101": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000101",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000000111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001010": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001010",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 10
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001100": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001100",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 13
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000001111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010100": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010100",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010110": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000010111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 22
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000011000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000011000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 23
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000011111": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000011111",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000100000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000100101": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000100101",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 36
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000101001": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000000101001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000001001000": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000001001000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000010000011": {
          "file": "2",
          "language": "SystemVerilog",
          "line": 47,
          "module": "$paramod\\rvdffs\\WIDTH=32'00000000000000000000000010000011",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvmaskandmatch\\WIDTH=32'00000000000000000000000000100000": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "masken_or_fullmask",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "matchvec",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1040,
          "module": "$paramod\\rvmaskandmatch\\WIDTH=32'00000000000000000000000000100000",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "mask",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "data",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "masken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "match",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvsyncss\\WIDTH=32'00000000000000000000000000000001": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "din_ff1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 658,
          "module": "$paramod\\rvsyncss\\WIDTH=32'00000000000000000000000000000001",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "$paramod\\rvsyncss\\WIDTH=32'00000000000000000000000000000110": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "din_ff1",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 658,
          "module": "$paramod\\rvsyncss\\WIDTH=32'00000000000000000000000000000110",
          "parameters": [
              {
                  "name": "WIDTH",
                  "value": 0 
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "din",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_cam": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "cam",
                  "range": {
                      "lsb": 0,
                      "msb": 87
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_data_reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_data_reset_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_data_reset_val",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_in",
                  "range": {
                      "lsb": 0,
                      "msb": 87
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc2_reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc2_reset_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc2_reset_val",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc5_reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc5_reset_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_inv_dc5_reset_val",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 87
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_reset_same_dest_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_write_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "found",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_nonblock_boundary_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_nonblock_load_match",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_nonblock_boundary_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "load_data_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_cancel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_valid_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_valid_dc2_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_valid_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_valid_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_write",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 3193,
          "module": "eh2_dec_cam",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "flush",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_valid_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_tag_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nonblock_load_rd",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nonblock_load_tid_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nonblock_load_tid_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nonblock_load_tid_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i0_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "nonblock_load_waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "nonblock_load_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_load_kill_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_load_kill_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i0r",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1r",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dd",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wbd",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_csr": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "conditionally_illegal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dcsr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dicad0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dicad0h",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dicad1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dicago",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dicawics",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dmst",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_dpc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_marchid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcause",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcgc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcountinhibit",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcpc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcycleh",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mcyclel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mdccmect",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mdeau",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mdseac",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meicidpl",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meicpct",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meicurpl",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meihap",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meipt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_meivt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mepc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mfdc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mfdhs",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mfdht",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhartid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhartnum",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhartstart",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc3h",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc4h",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc5h",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc6",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpmc6h",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpme3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpme4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpme5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mhpme6",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_miccmect",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_micect",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mie",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mimpid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_minstreth",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_minstretl",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mip",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_misa",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitb0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitcnt0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitcnt1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitctl0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mitctl1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mnmipdel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mpmc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mrac",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mscause",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mscratch",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mstatus",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mtdata1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mtdata2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mtsel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mtval",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mtvec",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_mvendorid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfva",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvd",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfve",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvh",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_perfvi",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "glob",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "postsync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "presync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "valid_csr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "valid_only",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 25,
          "module": "eh2_dec_csr",
          "ports": [
              {
                  "direction": "Input",
                  "name": "dec_csr_rdaddr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_csr_any_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_csr_wen_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_dbg_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_csr_legal_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_presync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_postsync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_csr_pkt_d",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_dec_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 3488,
          "module": "eh2_dec_dec_ctl",
          "ports": [
              {
                  "direction": "Input",
                  "name": "inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "out",
                  "range": {
                      "lsb": 0,
                      "msb": 99
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_decode_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "base_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "base_postsync_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_i0_load_kill_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_i0_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_i1_load_kill_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_i1_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_nonblock_load_waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cam_nonblock_load_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "clear_pause",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_data_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_update_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dd",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_fence",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_fence_i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_fence_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_active",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_active_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_e1_to_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_flush",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_rd",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "div_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dt",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e1d",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e1d_in",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e1t",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e1t_in",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e2d",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e2d_in",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e2t",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e2t_in",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e3d",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e3d_in",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e3t",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e3t_in",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4d",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4d_in",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4t",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4t_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_all",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_extint",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_final_lower",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_final_upper_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk2.dec_i0_fa_error_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk2.i0_btb_error_found",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk2.i0_btb_error_found_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk2.i0_fa_error_index_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_amo_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_any_csr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_ap_pc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_ap_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_atomic_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zba_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbb_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbb_zbp_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbb_zbp_zbe_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbc_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbe_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbp_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbp_zbe_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbr_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_bitmanip_zbs_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_error_all",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_error_fast",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_offset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_toffset_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_br_unpred",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_brp_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_clr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_clr_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_imm_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_legal_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_mask_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_rddata_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_read_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_set_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_set_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_update_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_write_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_write_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csr_write_only_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_csrimm_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_dc",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_debug_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_div_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_div_prior_div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_dp",
                  "range": {
                      "lsb": 0,
                      "msb": 99
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_dp_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 99
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e1_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e1_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e1c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e2_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e2_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e2c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e3_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e3_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e3c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e4_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e4_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e4c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_e4c_in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_flush_final_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_instr_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_itype",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_jal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_jalimm20",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_legal_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_legal_except_csr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_load_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_load_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_mul_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_mul_block_thread_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_nonblock_div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_not_alu_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_notbr_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc4_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc4_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc4_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_e2",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pcall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pcall_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pcall_imm",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pcall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pipe_en",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pja",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pja_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pja_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_postsync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_predict_br",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_predict_nt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_predict_t",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_presync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pret",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pret_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_pret_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rd_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_e3_final",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_e4_final",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_wb_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_result_wb_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_ret_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_class_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i0_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i0_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i0_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i0_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i1_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depend_i1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_depth_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_match_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_match_e1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_match_e1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_match_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_match_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1_nonblock_load_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs1bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_class_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i0_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i0_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i0_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i0_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i1_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depend_i1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_depth_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_match_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_match_e1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_match_e1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_match_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_match_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2_nonblock_load_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_rs2bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_block_thread_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_block_thread_2cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_stall_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_stall_2cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_stall_thread_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_secondary_stall_thread_2cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_store_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_uiimm20",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wb1_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wb_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wb_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wbc",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_write_csr_data_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0blockp",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0r",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_amo_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_ap_pc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_ap_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_atomic_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zba_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbb_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbb_zbp_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbb_zbp_zbe_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbc_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbe_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbp_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbp_zbe_zbf_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbr_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_bitmanip_zbs_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_block_same_thread_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_error_all",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_error_fast",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_offset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_toffset_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_br_unpred",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_cancel_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_cancel_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_dc",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_depend_i0_case_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_depend_i0_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_dp",
                  "range": {
                      "lsb": 0,
                      "msb": 99
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_dp_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 99
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e1_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e1_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e1c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e2_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e2_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e2c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e3_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e3_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e3c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e4_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e4_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e4c",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_e4c_in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_flush_final_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_itype",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_jal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_jalimm20",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_legal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_legal_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_load2_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_load_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_load_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_mul2_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_mul_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_mul_block_thread_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_nonblock_div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_not_alu_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_notbr_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc4_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc4_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc4_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_e2",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pcall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pcall_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pcall_imm",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pcall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pipe_en",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pja",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pja_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pja_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_predict_br",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_predict_nt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_predict_t",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pret",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pret_case",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_pret_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rd_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e3_final",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_e4_final",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_wb_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_result_wb_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_ret_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_class_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i1_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depend_i1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_depth_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_intra_bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_match_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_match_e1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_match_e1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_match_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_match_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1_nonblock_load_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs1bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_class_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i1_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depend_i1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_depth_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_intra_bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_match_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_match_e1_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_match_e1_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_match_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_match_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2_nonblock_load_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_rs2bypass",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_secondary_block_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_secondary_block_thread_1cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_secondary_block_thread_2cycle_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_store_stall_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_uiimm20",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wb1_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wb_ctl_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wb_data_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wbc",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1blockp",
                  "range": {
                      "lsb": 0,
                      "msb": 21
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1r",
                  "range": {
                      "lsb": 0,
                      "msb": 14
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1rs1_intra",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1rs2_intra",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_inst_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_lockout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_lockout_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "jal_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "jal_postsync_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "last_br_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "last_br_immed_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "last_br_immed_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "last_pc_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leak1_i0_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leak1_i0_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leak1_i1_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leak1_i1_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "leak1_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "load_ldst_bypass_c1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "load_mul_rs1_bypass_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "load_mul_rs2_bypass_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_idle",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_tid_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mul_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "non_block_case_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_div_cancel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_rd",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_tid_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_tid_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nonblock_load_tid_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pause_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pause_state_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "postsync_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_any_csr_write_any_thread",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_any_csr_write_any_thread_e1e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_csr_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_csr_write_e1e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_inflight",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_inflight_e1e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_inflight_e1e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "prior_inflight_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_smt_atomic_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_smt_csr_write_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_smt_div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_smt_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_smt_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_illegal",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_atomic_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_atomic_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_atomic_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_csr_write_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_csr_write_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_csr_write_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_div_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_div_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_div_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_nonblock_load_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_nonblock_load_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_nonblock_load_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_presync_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_presync_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_secondary_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_secondary_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "smt_secondary_stall_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_c1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_c2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_e4_c1",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_e4_c2",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_e4_c3",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "store_data_bypass_i0_e2_c2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_wr_pause_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_wr_pause_wb2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trace_enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wbd",
                  "range": {
                      "lsb": 0,
                      "msb": 71
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_csr_data",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_csr_data_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_csr_data_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_csr_data_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 17,
          "module": "eh2_dec_decode_ctl",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "cam[0].cam",
                   "line": 1114,
                   "module":  "eh2_dec_cam",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "genblk50[0].ibradder_correct",
                   "line": 3068,
                   "module":  "rvbradder",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "i0_dec",
                   "line": 1200,
                   "module":  "eh2_dec_dec_ctl",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "i1_dec",
                   "line": 1202,
                   "module":  "eh2_dec_dec_ctl",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "active_thread_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_global_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_debug_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_flush_extint",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc4_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc4_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_debug_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_secondary_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_secondary_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_branch_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_branch_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_div_cancel",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_extint_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_inst_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc_wb1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_cancel_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_rs1_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_valid_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_tag_dc1",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc2",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_inv_tag_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tag",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_nonblock_load_data",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_wr_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_pipelining_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_dual_issue_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_trace_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_trigger_match_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_misaligned_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_flush_leak_one_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_debug_fence_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_wrdata",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_icaf_second_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_icaf_type_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_idle_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_load_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_store_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_amo_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_dccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_div_wren",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_flush_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_presync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_postsync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_mul_result_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_result_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_result_corr_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_sc_success_dc5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_pc_e1",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_ib0_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_ib1_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_result_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_result_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_tid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_tid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_immed_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_br_immed_d",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_br_immed_d",
                  "range": {
                      "lsb": 1,
                      "msb": 20
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_alu_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_alu_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_wdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_wdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_select_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_select_pc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "div_tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "div_waddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_lsu_offset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_lsu_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_lsu_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_mul_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_mul_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_div_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "flush_final_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_flush_final_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_legal_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_csr_rs1_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_ren_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_wen_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_any_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_rdaddr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_wraddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_is_mcpc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_csr_stall_int_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_csr_nmideleg_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_illegal_inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_valid_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "pred_correct_npc_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_sec_decode_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_sec_decode_e3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_pc_e3",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs1_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_rs2_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs1_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_rs2_bypass_en_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs1_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_rs2_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs1_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_rs2_bypass_data_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_fghr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_index_d",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_btag_d",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_toffset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_fghr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_index_d",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_btag_d",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_toffset_d",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_fa_error_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_result_e4_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_result_e4_eff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_result_e2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_data_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_ctl_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_data_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_ctl_en",
                  "range": {
                      "lsb": 1,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pmu_instr_decoded",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pmu_decode_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pmu_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pmu_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_nonblock_load_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_nonblock_load_waddr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_pause_state_cg",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_thread_stall_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_div_active",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_div_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_force_favor_flip_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "lsu_p",
                  "range": {
                      "lsb": 0,
                      "msb": 32
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mul_p",
                  "range": {
                      "lsb": 0,
                      "msb": 24
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "div_p",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_packet_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predict_p_d",
                  "range": {
                      "lsb": 0,
                      "msb": 44
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predict_p_d",
                  "range": {
                      "lsb": 0,
                      "msb": 44
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_gpr_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "gpr_in",
                  "range": {
                      "lsb": 0,
                      "msb": 991
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_out",
                  "range": {
                      "lsb": 0,
                      "msb": 991
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "gpr_wr_en",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "j",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w0v",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w1v",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w2v",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "w3v",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 16,
          "module": "eh2_dec_gpr_ctl",
          "ports": [
              {
                  "direction": "Input",
                  "name": "tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr0",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr2",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "raddr3",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rtid0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rtid1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rtid2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rtid3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rden0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rden1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rden2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rden3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr0",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr2",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "waddr3",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wtid0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wtid1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wtid2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wtid3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wen3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "wd3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rd0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rd1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rd2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "rd3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_ib_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "align_val",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp0",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp0_final",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp0_in",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp1",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp1_final",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp1_in",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp2",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp2_final",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp2_in",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp3",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp3_final",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp3_in",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bpsave",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_fence_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_read_csr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_read_gpr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_write_csr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_write_gpr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dreg",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk3.i1_bp_fa_index_unused",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_only_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_wen",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_cancel_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_wen",
                  "range": {
                      "lsb": 1,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_debug_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_final",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_final_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib0_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib1",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib1_final",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib1_final_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib1_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib2",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib2_final",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib2_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib3",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib3_final",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ib3_in",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ibsave",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ibval",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ibval_in",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ibvalid",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ibwrite",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i0_brdata",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i0_ibp",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i0_val",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i1_brdata",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i1_ibp",
                  "range": {
                      "lsb": 0,
                      "msb": 130
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_i1_val",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mul_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ib1_ib0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ib2_ib0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ib2_ib1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ib3_ib1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ib3_ib2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "shift_ibval",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i0_ib0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i0_ib1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i0_ib2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i0_ib3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i1_ib1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i1_ib2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "write_i1_ib3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 16,
          "module": "eh2_dec_ib_ctl",
          "ports": [
              {
                  "direction": "Input",
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_type",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_cmd_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_flush_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_cancel_e1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf_type",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_icaf_second",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_dbecc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_instr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_instr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_pc",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_pc",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib3_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib2_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib1_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib0_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib0_valid_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib0_lsu_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib0_mul_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ib0_i0_only_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_instr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_pc4_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_bp_index",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_bp_fghr",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_bp_btag",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_bp_toffset",
                  "range": {
                      "lsb": 0,
                      "msb": 19
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_bp_fa_index",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_icaf_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_icaf_second_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_dbecc_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "debug_wdata_rs1_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "debug_fence_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_debug_valid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_cinst",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_cinst",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_cinst_d",
                  "range": {
                      "lsb": 0,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_icaf_type_d",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i0_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1_brp",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i0_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_i1_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_br_p",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_br_p",
                  "range": {
                      "lsb": 0,
                      "msb": 38
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i0_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "i1_predecode",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_timer_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "mit0_match_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mit0_match_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mit1_match_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitb0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitb0_b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitb1_b",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt0_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt0_inc_cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt0_inc_ok",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt0_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt1_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt1_inc_cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt1_inc_ok",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitcnt1_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl0",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl0_0_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl0_0_b_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl0_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl1",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl1_0_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl1_0_b_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mitctl1_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitb0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitb1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitcnt0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitcnt1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitctl0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mitctl1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 2352,
          "module": "eh2_dec_timer_ctl",
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "csr_wr_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wen_wb_mod",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wraddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_pmu_fw_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "internal_dbg_halt_timers",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_timer_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_timer_read_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_timer_t0_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_timer_t1_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "csr_rd",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_tlu_ctl": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "block_interrupts",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ce_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ce_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "core_empty",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cpu_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cpu_halt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "cpu_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_rd",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_wr_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_cmd_done_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_req_final",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_req_held",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_req_held_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_req_no_start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_req_no_start_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_state_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_halt_state_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_run_state_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_run_state_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_tlu_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dbg_tlu_halted_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr",
                  "range": {
                      "lsb": 2,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_cause",
                  "range": {
                      "lsb": 6,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_cause_upgradeable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_ns",
                  "range": {
                      "lsb": 2,
                      "msb": 15
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_single_step_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_single_step_done_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_single_step_running",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dcsr_single_step_running_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_brkpt_status_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_brkpt_status_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_brkpt_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_halt_req_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_halt_req_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_halt_req_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_mode_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_resume_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_resume_req_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_resume_req_f_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_pause_state_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_timer_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_timer_read_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_timer_t0_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_timer_t1_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_mpc_halted_only_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_pmu_fw_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad0_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad0h",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad0h_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad1_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicad1_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicawics",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dicawics_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 16
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dpc",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dpc_capture_npc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dpc_capture_pc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dpc_ns",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4e5_int_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e4e5_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "e5_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ebreak_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ebreak_to_debug_mode_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ebreak_to_debug_mode_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ebreak_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ecall_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ecall_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enter_debug_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enter_debug_halt_req_le",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "enter_pmu_fw_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "event_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "exc_cause_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "exc_cause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "exc_or_int_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "exc_or_int_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ext_halt_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ext_int_freeze",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ext_int_freeze_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ext_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "fence_i_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "fence_i_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "force_halt_ctr",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "force_halt_ctr_f",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "fw_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk1.dicad1_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "genblk1.dicad1_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "halt_taken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "halt_taken_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_exception_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_exception_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_iside_trigger_has_pri_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_lsu_trigger_has_pri_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_problem_kills_i1_trigger",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_action_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_chain_masked_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_hit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_hit_raw_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_hit_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_trigger_set_hit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_valid_no_ebreak_ecall_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_iside_trigger_has_pri_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_lsu_trigger_has_pri_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_action_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_chain_masked_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_hit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_hit_raw_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_trigger_set_hit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_halt_req_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_halt_req_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_halt_req_sync_qual",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_run_req_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_run_req_d1_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_run_req_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i_cpu_run_req_sync_qual",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ic_perr_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "icache_rd_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "icache_rd_valid_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "icache_wr_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "icache_wr_valid_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "icaf_type_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_repair_state_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_repair_state_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_repair_state_rfnpc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_sbecc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_ic_error_start_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_iccm_rd_ecc_single_err_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_miss_state_idle_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ifu_mscause",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ignore_ext_int_due_to_lsu_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_e4_qual",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_raw_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "illegal_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inst_acc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inst_acc_e4_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inst_acc_second_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inst_acc_second_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "inst_acc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer0_int_hold",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer0_int_hold_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer0_int_possible",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer0_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer1_int_hold",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer1_int_hold_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer1_int_possible",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer1_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "int_timer_stalled",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_dbg_halt_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_dbg_halt_mode_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_dbg_halt_mode_f2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_dbg_halt_mode_f3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_dbg_halt_timers",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_pmu_fw_halt_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "internal_pmu_fw_halt_mode_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "interrupt_path",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "interrupt_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "interrupt_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iside_oop_rfpc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "kill_ebreak_count_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_e3_e4_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_e4_e5_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_error_mscause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_error_pkt_addr_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_error_pkt_addr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_error_pkt_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_error_pkt_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_acc_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_ma_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_st_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_valid_e4_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_exc_valid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_fir_error_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i0_exc_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i0_exc_dc4_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i0_exc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i0_rfnpc_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i1_exc_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i1_exc_dc4_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_i1_rfnpc_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_idle_any_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_pmu_load_external_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_pmu_store_external_dc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause_fir_error_type",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause_sel_nmi_ext",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause_sel_nmi_load",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcause_sel_nmi_store",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcountinhibit",
                  "range": {
                      "lsb": 0,
                      "msb": 6
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcycleh",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcycleh_cout_nc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcycleh_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcycleh_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel_cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel_cout_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel_cout_in",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclel_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcyclela_cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdseac",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdseac_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdseac_locked_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdseac_locked_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meicidpl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meicidpl_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meicurpl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meicurpl_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meihap",
                  "range": {
                      "lsb": 2,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meipt",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meipt_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "meivt",
                  "range": {
                      "lsb": 10,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mepc",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mepc_ns",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mepc_trigger_hit_sel_pc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mepc_trigger_hit_sel_pc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdhs",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdhs_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3_wr_en1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3h",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3h_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3h_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc3h_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4_wr_en1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4h",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4h_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4h_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc4h_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5_wr_en1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5h",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5h_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5h_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc5h_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 63
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6_wr_en1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6h",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6h_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6h_wr_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc6h_wr_en0",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc_inc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpmc_inc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpme3",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpme4",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpme5",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpme6",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhpme_vec",
                  "range": {
                      "lsb": 0,
                      "msb": 39
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhwakeup_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mie",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mie_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstret_enable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstret_enable_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstreth",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstreth_cout_nc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstreth_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstreth_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstreth_read",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_cout_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_cout_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_couta",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "minstretl_read",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mip",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mip_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_ack_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_ack_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_req_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_req_sync_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_req_sync_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_req_sync_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_ack_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_ack_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_req_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_req_sync_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_req_sync_pulse",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_halt_state_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_halt_state_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_run_state_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_run_state_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpmc",
                  "range": {
                      "lsb": 1,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpmc_b",
                  "range": {
                      "lsb": 1,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpmc_b_ns",
                  "range": {
                      "lsb": 1,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mret_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mret_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mscause",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mscause_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mscause_type",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mscratch",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mstatus",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mstatus_mie_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mstatus_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t0",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t0_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t1",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t1_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t2",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t2_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t3",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_t3_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata1_tsel_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata2_t0",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata2_t1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata2_t2",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata2_t3",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtdata2_tsel_out",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtsel",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtsel_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_capture_inst_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_capture_lsu_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_capture_pc_plus2_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_capture_pc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_clear_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtval_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtvec",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mtvec_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_fir_type",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_fir_type_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_in_debug_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_int_delayed",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_int_detected",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_int_detected_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_lsu_detected",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_lsu_load_type",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_lsu_load_type_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_lsu_store_type",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_lsu_store_type_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "npc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "npc_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pause_expired_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pause_expired_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "perfcnt_during_sleep",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "perfcnt_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_fw_halt_req_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_fw_halt_req_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_fw_tlu_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_fw_tlu_halted_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i0_itype_qual",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i1_itype_qual",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "request_debug_mode_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "request_debug_mode_done_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "request_debug_mode_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "request_debug_mode_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_allowed",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_delayed",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_delayed_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_detect",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "reset_detected",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "resume_ack_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rfpc_i0_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "rfpc_i1_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_exu_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_fir_addr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_flush_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_hold_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_i0_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sel_npc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "set_mie_pmu_fw_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "soft_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "soft_int_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "synchronous_flush_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ce_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d5",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_ext_int_start_d6",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_halt_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_int_timer0_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_int_timer1_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_nmi",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_nmi_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_reset",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_soft_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "take_timer_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_action",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_chain",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_kill_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_load",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_opcode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tdata_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "timer_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "timer_int_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_btb_write_kill_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_commit_lsu_op_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_dcsr_ss",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_exc_cause_wb1_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_exc_cause_wb2",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_lower_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_flush_path_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_kill_writeb_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_commit_cmt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_kill_writeb_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_int_valid_wb1_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_int_valid_wb2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_packet_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_wr_pause_wb_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tracef_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_action",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_chain",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_data",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_enabled",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_execute",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_hit_dmode_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_hit_dmode_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_hit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_hit_for_dscr_cause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_hit_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "trigger_store",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "update_hit_bit_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "update_hit_bit_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "vectored_cause",
                  "range": {
                      "lsb": 1,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "vectored_path",
                  "range": {
                      "lsb": 2,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dcsr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dicad0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dicad0h_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dicad1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dicawics_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_dpc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mcause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mcountinhibit_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mcycleh_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mcyclel_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mdeau_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meicidpl_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meicpct_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meicurpl_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meihap_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meipt_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_meivt_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mepc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mfdhs_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mhpme3_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mhpme4_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mhpme5_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mhpme6_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mie_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_minstreth_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_minstretl_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mpmc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mscause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mscratch_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mstatus_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata1_t0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata1_t1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata1_t2_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata1_t3_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata2_t0_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata2_t1_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata2_t2_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtdata2_t3_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtsel_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtval_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mtvec_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "zero_event_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 26,
          "module": "eh2_dec_tlu_ctl",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "csrwr_wb_cgc",
                   "line": 495,
                   "module":  "rvoclkhdr",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "e4e5_int_cgc",
                   "line": 503,
                   "module":  "rvoclkhdr",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "int_timers",
                   "line": 439,
                   "module":  "eh2_dec_timer_ctl",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "lsu_e3_e4_cgc",
                   "line": 496,
                   "module":  "rvoclkhdr",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "lsu_e4_e5_cgc",
                   "line": 498,
                   "module":  "rvoclkhdr",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mytid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "tlu_select_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_dec_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_int_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mhartstart_csr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fastint_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_instr_aligned",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_align_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_fetch_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_miss",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_hit",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_instr_decoded",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_decode_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_store_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_dccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_iccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_misaligned",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_load_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_store_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_br0_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_br0_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_br1_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_br1_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_addr",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_error",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mice_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "miccme_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mdccme_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_trace_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mfdht",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_store_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_load_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_addr_any",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wen_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_any_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_rdaddr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wraddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_is_mcpc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_csr_stall_int_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_npc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_illegal_inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_resume_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_miss_state_idle",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_idle_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_div_active",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_error_start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_iccm_rd_ecc_single_err",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data",
                  "range": {
                      "lsb": 0,
                      "msb": 70
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_claimid",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_pl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mhwakeup",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mexintpend",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "timer_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "soft_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "core_id",
                  "range": {
                      "lsb": 4,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_reset_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_fail",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_noredir_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dbg_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_debug_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_resume_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_debug_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_leak_one_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_err_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_mpc_halted_only",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_fast_ext_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_core_empty",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_extint",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meihap",
                  "range": {
                      "lsb": 2,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_debug_mode_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "debug_brkpt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_meicurpl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_meipt",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "csr_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i0_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i1_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_mp_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_path_wb",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_fence_i_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i0_commit_cmt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_wr_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_flush_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_lr_reset_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i0_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i1_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i0_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_i1_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_int_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_exc_cause_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_mtval_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_perfcnt0",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_perfcnt1",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_perfcnt2",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_perfcnt3",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_btb_write_kill",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "ic_perr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "iccm_sbecc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "allow_dbg_halt_csr_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_wen_wb_mod",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_packet_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_error_pkt_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "tlu_i0_csr_pkt_d",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "tlu_trigger_pkt_any",
                  "range": {
                      "lsb": 0,
                      "msb": 151
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_ic_diag_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 89
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_tlu_top": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "allow_dbg_halt_csr_write_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp_i0_e4_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "bp_i1_e4_en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br0_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br0_mp_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br0_start_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br1_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "br1_start_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "csr_sat",
                  "range": {
                      "lsb": 27,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "debug_brkpt_status_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_dbg_cmd_done_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_dbg_cmd_fail_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_tid_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_csr_wen_wb_mod_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_tid_d_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_addr_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_start_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br0_v_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_addr_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_start_error_e4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_br1_v_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_core_empty_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_dbg_halted_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_debug_mode_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_ic_diag_pkt_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 89
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_meihap_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 29
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_tlu_resume_ack_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i0tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i1tid_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ic_perr_wb_all",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ic_perr_wb_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_sbecc_wb_all",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "iccm_sbecc_wb_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "ignore_mnmipdel_wr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_single_ecc_error_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "lsu_single_ecc_error_wb_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcgc",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcgc_int",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mcgc_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 9
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdccme_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdccmect",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdccmect_cout_nc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdccmect_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 26
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mdccmect_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdc",
                  "range": {
                      "lsb": 0,
                      "msb": 18
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdc_int",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdc_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdht",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mfdht_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhartnums",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhartstart",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mhartstart_ns",
                  "range": {
                      "lsb": 1,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "miccme_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "miccmect",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "miccmect_cout_nc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "miccmect_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 26
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "miccmect_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mice_ce_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "micect",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "micect_cout_nc",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "micect_inc",
                  "range": {
                      "lsb": 0,
                      "msb": 26
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "micect_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mnmipdel",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mnmipdel0_b",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mnmipdel_ns",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_halt_ack_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mpc_debug_run_ack_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mrac",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "mrac_in",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_int_sync",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "nmi_int_sync_raw",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "o_cpu_halt_ack_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "o_cpu_run_ack_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "o_debug_mode_status_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i0_br_ataken_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i0_br_misp_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i0_pc4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i1_br_ataken_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i1_br_misp_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pmu_i1_pc4_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "thread_csr_data_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_debug_stall_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_exc_cause_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_fast_ext_int_ready",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_commit_cmt_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_csr_pkt_d",
                  "range": {
                      "lsb": 0,
                      "msb": 73
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_kill_writeb_wb_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_postsync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_presync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i0_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_kill_writeb_wb_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_i1_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_int_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_mpc_halted_only_thr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_mtval_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_select_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_select_tid_f",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "tlu_select_tid_f2",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mcgc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mdccmect_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mfdc_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mfdht_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mhartstart_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_miccmect_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_micect_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mnmipdel_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "wr_mrac_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 26,
          "module": "eh2_dec_tlu_top",
          "moduleInsts": [
              {
                   "file": "2",
                   "instName": "i0_csr_decoder",
                   "line": 338,
                   "module":  "eh2_dec_csr",
                   "parameters": []
              },
              {
                   "file": "2",
                   "instName": "tlumt[0].tlu",
                   "line": 432,
                   "module":  "eh2_dec_tlu_ctl",
                   "parameters": []
              }
          ],
          "ports": [
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "free_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "active_thread_l2clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_l",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "rst_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "nmi_vec",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i_cpu_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fastint_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_core_empty",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_instr_decoded",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_decode_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_presync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pmu_postsync_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_instr_aligned",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_align_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_load_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_store_external_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_misaligned",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_miss",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_ic_hit",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_busy",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_bus_trxn",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_pmu_fetch_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i0_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_misp",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_br_ataken",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_pmu_i1_pc4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_store_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_dccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_iccm_stall_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_dccm_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_read",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dma_pmu_any_write",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_addr",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_fir_error",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "iccm_dma_sb_error",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_single_ecc_error_incr",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_pause_state",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_store_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_load_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_imprecise_error_addr_any",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_tid_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wen_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_any_unq_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wen_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_rdaddr_d",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wraddr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 11
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_wrdata_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_csr_is_mcpc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_csr_stall_int_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_csr_nmideleg_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_npc_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_lower_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_flush_path_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i0_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_i1_pc_e4",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_illegal_inst",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i0_decode_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_index_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_hist_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_middle_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_fghr_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_index_e4",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_hist_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_bank_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_start_error_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_valid_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_mp_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_middle_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_fghr_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i1_br_way_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "exu_i0_br_way_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dbg_resume_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_miss_state_idle",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_idle_any",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_div_active",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_div_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_error_start",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_iccm_rd_ecc_single_err",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data",
                  "range": {
                      "lsb": 0,
                      "msb": 70
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "ifu_ic_debug_rd_data_valid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_claimid",
                  "range": {
                      "lsb": 0,
                      "msb": 7
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "pic_pl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mhwakeup",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mexintpend",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "timer_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "soft_int",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "core_id",
                  "range": {
                      "lsb": 4,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_halt_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_debug_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "mpc_reset_run_req",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dbg_halted",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_debug_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_done",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_fail",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_dbg_cmd_tid",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_resume_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_debug_stall",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mpc_halted_only",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mhartstart",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_cpu_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "o_debug_mode_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_force_halt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meihap",
                  "range": {
                      "lsb": 2,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_halt_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "mpc_debug_run_ack",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "debug_brkpt_status",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meicurpl",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_meipt",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_fghr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_index_wb",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_fghr_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_index_wb",
                  "range": {
                      "lsb": 4,
                      "msb": 5
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_rddata_d",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_legal_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_csr_global_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_kill_writeb_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_path_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_mp_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_lower_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_noredir_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_leak_one_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_err_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_extint",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_fence_i_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_presync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_postsync_d",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_commit_cmt",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mrac_ff",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_wr_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_flush_pause_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_lr_reset_wb",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i0_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_i1_exc_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_int_valid_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_exc_cause_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 4
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_mtval_wb1",
                  "range": {
                      "lsb": 0,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt0",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt1",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt2",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_perfcnt3",
                  "range": {
                      "lsb": 0,
                      "msb": 1
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_btb_write_kill",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_external_ldfwd_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_sideeffect_posted_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dual_issue_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_core_ecc_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_bpred_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_wb_coalescing_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_pipelining_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_trace_disable",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dma_qos_prty",
                  "range": {
                      "lsb": 0,
                      "msb": 2
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_misc_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dec_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_exu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_ifu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_lsu_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_bus_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_pic_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_picio_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_dccm_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_icm_clk_override",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_tlu_packet_e4",
                  "range": {
                      "lsb": 0,
                      "msb": 30
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "lsu_error_pkt_dc3",
                  "range": {
                      "lsb": 0,
                      "msb": 40
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_ic_diag_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 89
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "trigger_pkt_any",
                  "range": {
                      "lsb": 0,
                      "msb": 151
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br0_wb_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_tlu_br1_wb_pkt",
                  "range": {
                      "lsb": 0,
                      "msb": 8
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "eh2_dec_trigger": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "dec_i0_match_data",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i0_trigger_data_match",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_match_data",
                  "range": {
                      "lsb": 0,
                      "msb": 127
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "dec_i1_trigger_data_match",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "i",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 25,
          "module": "eh2_dec_trigger",
          "ports": [
              {
                  "direction": "Input",
                  "name": "dec_i0_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "dec_i1_pc_d",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i0_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dec_i1_trigger_match_d",
                  "range": {
                      "lsb": 0,
                      "msb": 3
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i0_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "i1_ap",
                  "range": {
                      "lsb": 0,
                      "msb": 42
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "trigger_pkt_any",
                  "range": {
                      "lsb": 0,
                      "msb": 151
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "rvbradder": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "cout",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc_dec",
                  "range": {
                      "lsb": 13,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "pc_inc",
                  "range": {
                      "lsb": 13,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "name": "sign",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 945,
          "module": "rvbradder",
          "ports": [
              {
                  "direction": "Input",
                  "name": "pc",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "offset",
                  "range": {
                      "lsb": 1,
                      "msb": 12
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "dout",
                  "range": {
                      "lsb": 1,
                      "msb": 31
                  },
                  "type": "LOGIC"
              }
          ]
      },
      "rvoclkhdr": {
          "file": "2",
          "internalSignals": [
              {
                  "name": "SE",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ],
          "language": "SystemVerilog",
          "line": 1259,
          "module": "rvoclkhdr",
          "ports": [
              {
                  "direction": "Input",
                  "name": "en",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Input",
                  "name": "scan_mode",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              },
              {
                  "direction": "Output",
                  "name": "l1clk",
                  "range": {
                      "lsb": 0,
                      "msb": 0
                  },
                  "type": "LOGIC"
              }
          ]
      }
  }
}
