<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmlib_clk_rate_data_am335x.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_337a3657cb52d2b7d5c90ad355682353.html">pmlib</a></li><li class="navelem"><a class="el" href="dir_97ab010f9a89b3a9fda6e92297186a61.html">prcm</a></li><li class="navelem"><a class="el" href="dir_2dc9fb3c2859f838af712ac493264414.html">V3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmlib_clk_rate_data_am335x.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PMLIB Clock Rate Data Base used by Clock Rate Manager.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &quot;hw_types.h&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__vm_8h.html">pmhal_vm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__mm_8h.html">pmhal_mm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__cm_8h.html">pmhal_cm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__clocktree_8h.html">pmhal_clocktree.h</a>&quot;</code><br />
<code>#include &quot;pmlib_clk_rate_data_priv.h&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a2eba0953329cbe2578095cbd1b42e400"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eba0953329cbe2578095cbd1b42e400"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2eba0953329cbe2578095cbd1b42e400">postDiv_PMHAL_PRCM_DPLL_PER_960_23_M2_5</a></td></tr>
<tr class="memdesc:a2eba0953329cbe2578095cbd1b42e400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2 = 5. <br /></td></tr>
<tr class="separator:a2eba0953329cbe2578095cbd1b42e400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292e1741f8467bb416f011639b1e0a35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a292e1741f8467bb416f011639b1e0a35"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a292e1741f8467bb416f011639b1e0a35">PMHAL_PRCM_DPLL_PER_960_23_M2_5</a></td></tr>
<tr class="memdesc:a292e1741f8467bb416f011639b1e0a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 960, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 5. <br /></td></tr>
<tr class="separator:a292e1741f8467bb416f011639b1e0a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad482b0371b3fc2d099165d4a0fb54426"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad482b0371b3fc2d099165d4a0fb54426"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad482b0371b3fc2d099165d4a0fb54426">postDiv_PMHAL_PRCM_DPLL_PER_960_230_0</a></td></tr>
<tr class="memdesc:ad482b0371b3fc2d099165d4a0fb54426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER 0 = 0. <br /></td></tr>
<tr class="separator:ad482b0371b3fc2d099165d4a0fb54426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a350d3323ae2aef8007b0ecf11e24e4a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a350d3323ae2aef8007b0ecf11e24e4a9"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a350d3323ae2aef8007b0ecf11e24e4a9">PMHAL_PRCM_DPLL_PER_960_230_0</a></td></tr>
<tr class="memdesc:a350d3323ae2aef8007b0ecf11e24e4a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 960, N = 23 0 = 0. <br /></td></tr>
<tr class="separator:a350d3323ae2aef8007b0ecf11e24e4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acffa29506aedeb53a4059e9059c20a48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acffa29506aedeb53a4059e9059c20a48"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#acffa29506aedeb53a4059e9059c20a48">postDiv_PMHAL_PRCM_DPLL_MPU_300_23_M2_1</a></td></tr>
<tr class="memdesc:acffa29506aedeb53a4059e9059c20a48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:acffa29506aedeb53a4059e9059c20a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35921f881a3a2916ac0ce001a09dc4fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35921f881a3a2916ac0ce001a09dc4fd"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a35921f881a3a2916ac0ce001a09dc4fd">PMHAL_PRCM_DPLL_MPU_300_23_M2_1</a></td></tr>
<tr class="memdesc:a35921f881a3a2916ac0ce001a09dc4fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 300, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a35921f881a3a2916ac0ce001a09dc4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902ea4504bfc8deb24a327206b34e082"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a902ea4504bfc8deb24a327206b34e082"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a902ea4504bfc8deb24a327206b34e082">postDiv_PMHAL_PRCM_DPLL_MPU_600_23_M2_1</a></td></tr>
<tr class="memdesc:a902ea4504bfc8deb24a327206b34e082"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a902ea4504bfc8deb24a327206b34e082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac307f565b9e5e992b790ed467093f565"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac307f565b9e5e992b790ed467093f565"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac307f565b9e5e992b790ed467093f565">PMHAL_PRCM_DPLL_MPU_600_23_M2_1</a></td></tr>
<tr class="memdesc:ac307f565b9e5e992b790ed467093f565"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 600, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ac307f565b9e5e992b790ed467093f565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ab9dcd6697b1c7b9ac6b3ede4fa9033"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ab9dcd6697b1c7b9ac6b3ede4fa9033"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0ab9dcd6697b1c7b9ac6b3ede4fa9033">postDiv_PMHAL_PRCM_DPLL_MPU_720_23_M2_1</a></td></tr>
<tr class="memdesc:a0ab9dcd6697b1c7b9ac6b3ede4fa9033"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a0ab9dcd6697b1c7b9ac6b3ede4fa9033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac16aebaf94d61b16fae10aacd3e0b04b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac16aebaf94d61b16fae10aacd3e0b04b"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac16aebaf94d61b16fae10aacd3e0b04b">PMHAL_PRCM_DPLL_MPU_720_23_M2_1</a></td></tr>
<tr class="memdesc:ac16aebaf94d61b16fae10aacd3e0b04b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 720, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ac16aebaf94d61b16fae10aacd3e0b04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86494f5c006c9010c2cd00e51e008718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86494f5c006c9010c2cd00e51e008718"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a86494f5c006c9010c2cd00e51e008718">postDiv_PMHAL_PRCM_DPLL_MPU_800_23_M2_1</a></td></tr>
<tr class="memdesc:a86494f5c006c9010c2cd00e51e008718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a86494f5c006c9010c2cd00e51e008718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad4bcd3de04ae347fb1a8bf9f5070611"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aad4bcd3de04ae347fb1a8bf9f5070611">PMHAL_PRCM_DPLL_MPU_800_23_M2_1</a></td></tr>
<tr class="memdesc:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 800, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cbb523eb07579c20af8aea4778049b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76cbb523eb07579c20af8aea4778049b"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a76cbb523eb07579c20af8aea4778049b">postDiv_PMHAL_PRCM_DPLL_MPU_1000_23_M2_1</a></td></tr>
<tr class="memdesc:a76cbb523eb07579c20af8aea4778049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a76cbb523eb07579c20af8aea4778049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76abd5819bd5b1a8914559de66a471e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76abd5819bd5b1a8914559de66a471e7"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a76abd5819bd5b1a8914559de66a471e7">PMHAL_PRCM_DPLL_MPU_1000_23_M2_1</a></td></tr>
<tr class="memdesc:a76abd5819bd5b1a8914559de66a471e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 1000, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a76abd5819bd5b1a8914559de66a471e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a25ad8b0e047fbf4e70e278f999b02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58a25ad8b0e047fbf4e70e278f999b02"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a58a25ad8b0e047fbf4e70e278f999b02">postDiv_PMHAL_PRCM_DPLL_DDR_303_23_M2_1</a></td></tr>
<tr class="memdesc:a58a25ad8b0e047fbf4e70e278f999b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a58a25ad8b0e047fbf4e70e278f999b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93d749bfbb46fc7f0a61f36770d42b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac93d749bfbb46fc7f0a61f36770d42b8"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac93d749bfbb46fc7f0a61f36770d42b8">PMHAL_PRCM_DPLL_DDR_303_23_M2_1</a></td></tr>
<tr class="memdesc:ac93d749bfbb46fc7f0a61f36770d42b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 303, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ac93d749bfbb46fc7f0a61f36770d42b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16100fc13353adc97bdcc014018a242f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16100fc13353adc97bdcc014018a242f"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a16100fc13353adc97bdcc014018a242f">postDiv_PMHAL_PRCM_DPLL_DISP_48_23_M2_1</a></td></tr>
<tr class="memdesc:a16100fc13353adc97bdcc014018a242f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DISP PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a16100fc13353adc97bdcc014018a242f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a464d1a1224b5c3ecf0fed9183057e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a464d1a1224b5c3ecf0fed9183057e0"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a8a464d1a1224b5c3ecf0fed9183057e0">PMHAL_PRCM_DPLL_DISP_48_23_M2_1</a></td></tr>
<tr class="memdesc:a8a464d1a1224b5c3ecf0fed9183057e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DISP, M = 48, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a8a464d1a1224b5c3ecf0fed9183057e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae489864f96fa05b345f9e5f975007af4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae489864f96fa05b345f9e5f975007af4"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae489864f96fa05b345f9e5f975007af4">postDiv_PMHAL_PRCM_DPLL_CORE_1000_23_M4_10</a></td></tr>
<tr class="memdesc:ae489864f96fa05b345f9e5f975007af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_M4 = 10. <br /></td></tr>
<tr class="separator:ae489864f96fa05b345f9e5f975007af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c3319d7ff765534af03e0351434dcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41c3319d7ff765534af03e0351434dcd"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a41c3319d7ff765534af03e0351434dcd">PMHAL_PRCM_DPLL_CORE_1000_23_M4_10</a></td></tr>
<tr class="memdesc:a41c3319d7ff765534af03e0351434dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 1000, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M4 = 10. <br /></td></tr>
<tr class="separator:a41c3319d7ff765534af03e0351434dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5c759151580387445a89106b6c2aa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c5c759151580387445a89106b6c2aa8"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a9c5c759151580387445a89106b6c2aa8">postDiv_PMHAL_PRCM_DPLL_CORE_1000_23_M5_8</a></td></tr>
<tr class="memdesc:a9c5c759151580387445a89106b6c2aa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_M5 = 8. <br /></td></tr>
<tr class="separator:a9c5c759151580387445a89106b6c2aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0773993e28106ad9721284b9c3a2fa53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0773993e28106ad9721284b9c3a2fa53"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0773993e28106ad9721284b9c3a2fa53">PMHAL_PRCM_DPLL_CORE_1000_23_M5_8</a></td></tr>
<tr class="memdesc:a0773993e28106ad9721284b9c3a2fa53"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 1000, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M5 = 8. <br /></td></tr>
<tr class="separator:a0773993e28106ad9721284b9c3a2fa53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a236e1508bf544f617e7b70b40548de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a236e1508bf544f617e7b70b40548de"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a9a236e1508bf544f617e7b70b40548de">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a9a236e1508bf544f617e7b70b40548de"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4_CEFUSE_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a9a236e1508bf544f617e7b70b40548de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c94da5150a72eee841c446cd6c23ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0c94da5150a72eee841c446cd6c23ff"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac0c94da5150a72eee841c446cd6c23ff">PMHAL_PRCM_CLK_GFX_FCLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac0c94da5150a72eee841c446cd6c23ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_FCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ac0c94da5150a72eee841c446cd6c23ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9159aef164169f60d238a95f6c5c9918"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9159aef164169f60d238a95f6c5c9918"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a9159aef164169f60d238a95f6c5c9918">PMHAL_PRCM_CLK_GFX_FCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a9159aef164169f60d238a95f6c5c9918"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_FCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a9159aef164169f60d238a95f6c5c9918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4236fdd8895a3521a24ecd9447612cdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4236fdd8895a3521a24ecd9447612cdc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4236fdd8895a3521a24ecd9447612cdc">PMHAL_PRCM_CLK_GFX_FCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4236fdd8895a3521a24ecd9447612cdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_FCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a4236fdd8895a3521a24ecd9447612cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4955a13fc27fe0c092ee020c6b8304"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7b4955a13fc27fe0c092ee020c6b8304"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a7b4955a13fc27fe0c092ee020c6b8304">PMHAL_PRCM_CLK_GFX_FCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:a7b4955a13fc27fe0c092ee020c6b8304"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_FCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a7b4955a13fc27fe0c092ee020c6b8304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2558e9e56fad3d229787c245b989f39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2558e9e56fad3d229787c245b989f39"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae2558e9e56fad3d229787c245b989f39">PMHAL_PRCM_CLK_L4LS_GFX_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ae2558e9e56fad3d229787c245b989f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4LS_GFX_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ae2558e9e56fad3d229787c245b989f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7629c3c73eef7ad5846e611b9a9a27f9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a7629c3c73eef7ad5846e611b9a9a27f9">PMHAL_PRCM_CLK_CLK_24MHZ_24000000_divSel</a> []</td></tr>
<tr class="memdesc:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CLK_24MHZ run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c33d1b6e061bc5c322a1f0eee4e3af2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2c33d1b6e061bc5c322a1f0eee4e3af2">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_125000000_divSel</a> []</td></tr>
<tr class="memdesc:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK run at 125000000 Hz. <br /></td></tr>
<tr class="separator:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e2200c97811602a3d8c53ce7a237e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5e2200c97811602a3d8c53ce7a237e6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae5e2200c97811602a3d8c53ce7a237e6">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_250000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae5e2200c97811602a3d8c53ce7a237e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK run at 250000000 Hz. <br /></td></tr>
<tr class="separator:ae5e2200c97811602a3d8c53ce7a237e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a421de9f239ddec85f0c75ac9e5ae5a51"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a421de9f239ddec85f0c75ac9e5ae5a51">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fff02a4a131c767629357327405d96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51fff02a4a131c767629357327405d96"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a51fff02a4a131c767629357327405d96">PMHAL_PRCM_CLK_DMA_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a51fff02a4a131c767629357327405d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DMA_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a51fff02a4a131c767629357327405d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e07676c0abc9c7561ec8f88d190ecf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e07676c0abc9c7561ec8f88d190ecf4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6e07676c0abc9c7561ec8f88d190ecf4">PMHAL_PRCM_CLK_DMA_L4S_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a6e07676c0abc9c7561ec8f88d190ecf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DMA_L4S_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a6e07676c0abc9c7561ec8f88d190ecf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63cb8d2f02bf343c639430153c2906d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63cb8d2f02bf343c639430153c2906d2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a63cb8d2f02bf343c639430153c2906d2">PMHAL_PRCM_CLK_EMIF_GCLK_151500000_divSel</a> []</td></tr>
<tr class="memdesc:a63cb8d2f02bf343c639430153c2906d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_EMIF_GCLK run at 151500000 Hz. <br /></td></tr>
<tr class="separator:a63cb8d2f02bf343c639430153c2906d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6060b7c40c2d3a409d68ae8d0604cf85"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6060b7c40c2d3a409d68ae8d0604cf85">PMHAL_PRCM_CLK_I2C_FCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_I2C_FCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043a6ce5ca3e1961b16ad7dfff605372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a043a6ce5ca3e1961b16ad7dfff605372"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a043a6ce5ca3e1961b16ad7dfff605372">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a043a6ce5ca3e1961b16ad7dfff605372"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ICSS_IEP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a043a6ce5ca3e1961b16ad7dfff605372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e8a237929304f8ca4d602e53952eef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3e8a237929304f8ca4d602e53952eef"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad3e8a237929304f8ca4d602e53952eef">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad3e8a237929304f8ca4d602e53952eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ad3e8a237929304f8ca4d602e53952eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b2f80ca81c0948a8ccc76a63e683e6e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5b2f80ca81c0948a8ccc76a63e683e6e">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081455ae9d73681fe44f660635423ac2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a081455ae9d73681fe44f660635423ac2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a081455ae9d73681fe44f660635423ac2">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a081455ae9d73681fe44f660635423ac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a081455ae9d73681fe44f660635423ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c77b71760aa8791c92f2bf02cb00b21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c77b71760aa8791c92f2bf02cb00b21"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4c77b71760aa8791c92f2bf02cb00b21">PMHAL_PRCM_CLK_L3S_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a4c77b71760aa8791c92f2bf02cb00b21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3S_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a4c77b71760aa8791c92f2bf02cb00b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27123c7baddb3f010a722dee6a0b446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac27123c7baddb3f010a722dee6a0b446"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac27123c7baddb3f010a722dee6a0b446">PMHAL_PRCM_CLK_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:ac27123c7baddb3f010a722dee6a0b446"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ac27123c7baddb3f010a722dee6a0b446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b4ac21d83a7941415534817291916a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93b4ac21d83a7941415534817291916a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a93b4ac21d83a7941415534817291916a">PMHAL_PRCM_CLK_L4FW_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a93b4ac21d83a7941415534817291916a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4FW_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a93b4ac21d83a7941415534817291916a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1cccb0f2b08fb23174c8c71e717083"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d1cccb0f2b08fb23174c8c71e717083"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6d1cccb0f2b08fb23174c8c71e717083">PMHAL_PRCM_CLK_L4HS_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a6d1cccb0f2b08fb23174c8c71e717083"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4HS_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a6d1cccb0f2b08fb23174c8c71e717083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad713136202135a0f318e025b3fedb248"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad713136202135a0f318e025b3fedb248"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad713136202135a0f318e025b3fedb248">PMHAL_PRCM_CLK_L4LS_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ad713136202135a0f318e025b3fedb248"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4LS_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ad713136202135a0f318e025b3fedb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ca4cfb377ad1bd9d143f3718542c6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88ca4cfb377ad1bd9d143f3718542c6d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a88ca4cfb377ad1bd9d143f3718542c6d">PMHAL_PRCM_CLK_LCD_GCLK_48000000_muxSel</a> []</td></tr>
<tr class="memdesc:a88ca4cfb377ad1bd9d143f3718542c6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a88ca4cfb377ad1bd9d143f3718542c6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9488cba72aa9972cc8a635392711439b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9488cba72aa9972cc8a635392711439b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a9488cba72aa9972cc8a635392711439b">PMHAL_PRCM_CLK_LCD_GCLK_250000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9488cba72aa9972cc8a635392711439b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 250000000 Hz. <br /></td></tr>
<tr class="separator:a9488cba72aa9972cc8a635392711439b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a197c502f43861737a5e668e4ae6c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a197c502f43861737a5e668e4ae6c9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a55a197c502f43861737a5e668e4ae6c9">PMHAL_PRCM_CLK_LCD_GCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55a197c502f43861737a5e668e4ae6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a55a197c502f43861737a5e668e4ae6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96dc6154dde018b46f8d440d4594545"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab96dc6154dde018b46f8d440d4594545"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab96dc6154dde018b46f8d440d4594545">PMHAL_PRCM_CLK_LCD_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:ab96dc6154dde018b46f8d440d4594545"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_LCD_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ab96dc6154dde018b46f8d440d4594545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f96b3697dcad783cb078c27d8f3347"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06f96b3697dcad783cb078c27d8f3347"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a06f96b3697dcad783cb078c27d8f3347">PMHAL_PRCM_CLK_LCD_L4S_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a06f96b3697dcad783cb078c27d8f3347"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_LCD_L4S_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a06f96b3697dcad783cb078c27d8f3347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746dc1f48127571ea828c5497e30a28b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a746dc1f48127571ea828c5497e30a28b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a746dc1f48127571ea828c5497e30a28b">PMHAL_PRCM_CLK_MMC_FCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a746dc1f48127571ea828c5497e30a28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC_FCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a746dc1f48127571ea828c5497e30a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a6c478b48d97327d6dd127f3a4283d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11a6c478b48d97327d6dd127f3a4283d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a11a6c478b48d97327d6dd127f3a4283d">PMHAL_PRCM_CLK_SPI_GCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a11a6c478b48d97327d6dd127f3a4283d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SPI_GCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a11a6c478b48d97327d6dd127f3a4283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6ae3cacfc3d2f783d355285ea9e545e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad6ae3cacfc3d2f783d355285ea9e545e">PMHAL_PRCM_CLK_TIMER2_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab405daf58e88ecd91455d767a962a01f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab405daf58e88ecd91455d767a962a01f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab405daf58e88ecd91455d767a962a01f">PMHAL_PRCM_CLK_TIMER2_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:ab405daf58e88ecd91455d767a962a01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:ab405daf58e88ecd91455d767a962a01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ead1f42950113724a48adbf53d5ccbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ead1f42950113724a48adbf53d5ccbb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6ead1f42950113724a48adbf53d5ccbb">PMHAL_PRCM_CLK_TIMER3_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6ead1f42950113724a48adbf53d5ccbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6ead1f42950113724a48adbf53d5ccbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa6a45316f728c733444c94d09d1741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aa6a45316f728c733444c94d09d1741"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6aa6a45316f728c733444c94d09d1741">PMHAL_PRCM_CLK_TIMER3_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a6aa6a45316f728c733444c94d09d1741"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a6aa6a45316f728c733444c94d09d1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242dc9565ae1c191c86fd29952f5bb42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a242dc9565ae1c191c86fd29952f5bb42"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a242dc9565ae1c191c86fd29952f5bb42">PMHAL_PRCM_CLK_TIMER4_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a242dc9565ae1c191c86fd29952f5bb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a242dc9565ae1c191c86fd29952f5bb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026a21363762ce5bad4979fcc07808c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a026a21363762ce5bad4979fcc07808c4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a026a21363762ce5bad4979fcc07808c4">PMHAL_PRCM_CLK_TIMER4_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a026a21363762ce5bad4979fcc07808c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a026a21363762ce5bad4979fcc07808c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a09a8399fa175e8dee7f6a1ca9a790e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a7a09a8399fa175e8dee7f6a1ca9a790e">PMHAL_PRCM_CLK_TIMER5_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c33eb45b196878e64d9ab0f5e9657e6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0c33eb45b196878e64d9ab0f5e9657e6">PMHAL_PRCM_CLK_TIMER5_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a60070eb6135583f85a2378046573e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93a60070eb6135583f85a2378046573e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a93a60070eb6135583f85a2378046573e">PMHAL_PRCM_CLK_TIMER6_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a93a60070eb6135583f85a2378046573e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a93a60070eb6135583f85a2378046573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bff8a57bd19146a2ad927d5c32fd19b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1bff8a57bd19146a2ad927d5c32fd19b">PMHAL_PRCM_CLK_TIMER6_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e692142c302e923e6aba5a6cc50ed2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9e692142c302e923e6aba5a6cc50ed2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad9e692142c302e923e6aba5a6cc50ed2">PMHAL_PRCM_CLK_TIMER7_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad9e692142c302e923e6aba5a6cc50ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ad9e692142c302e923e6aba5a6cc50ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c76d33042ad9a24a40c57cdc0593b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19c76d33042ad9a24a40c57cdc0593b9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a19c76d33042ad9a24a40c57cdc0593b9">PMHAL_PRCM_CLK_TIMER7_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a19c76d33042ad9a24a40c57cdc0593b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a19c76d33042ad9a24a40c57cdc0593b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d3edd8845623c8145c2d1a315936fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d3edd8845623c8145c2d1a315936fa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#af1d3edd8845623c8145c2d1a315936fa">PMHAL_PRCM_CLK_UART_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:af1d3edd8845623c8145c2d1a315936fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_UART_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:af1d3edd8845623c8145c2d1a315936fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4bbc61744588ae8b1f626112201bf1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4bbc61744588ae8b1f626112201bf1b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad4bbc61744588ae8b1f626112201bf1b">PMHAL_PRCM_CLK_L4_RTC_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ad4bbc61744588ae8b1f626112201bf1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4_RTC_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ad4bbc61744588ae8b1f626112201bf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81bd21d4d7ec57e4d39b1223c73ae0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae81bd21d4d7ec57e4d39b1223c73ae0d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae81bd21d4d7ec57e4d39b1223c73ae0d">PMHAL_PRCM_CLK_I2C0_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:ae81bd21d4d7ec57e4d39b1223c73ae0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_I2C0_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:ae81bd21d4d7ec57e4d39b1223c73ae0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8760a975434923858babc5d0f0f2e8ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8760a975434923858babc5d0f0f2e8ff"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a8760a975434923858babc5d0f0f2e8ff">PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a8760a975434923858babc5d0f0f2e8ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a8760a975434923858babc5d0f0f2e8ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc9e05b5a8142c32ba612be9f42ee38f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc9e05b5a8142c32ba612be9f42ee38f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#abc9e05b5a8142c32ba612be9f42ee38f">PMHAL_PRCM_CLK_L4_WKUP_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:abc9e05b5a8142c32ba612be9f42ee38f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4_WKUP_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:abc9e05b5a8142c32ba612be9f42ee38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b003a9e8121eb8b640dac382aca3cd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b003a9e8121eb8b640dac382aca3cd2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5b003a9e8121eb8b640dac382aca3cd2">PMHAL_PRCM_CLK_TIMER1_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5b003a9e8121eb8b640dac382aca3cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a5b003a9e8121eb8b640dac382aca3cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a911370c7b6bfc89de8bc47a3e2a5d642"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a911370c7b6bfc89de8bc47a3e2a5d642">PMHAL_PRCM_CLK_TIMER1_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7c721b7416b2424ec298238b1264ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d7c721b7416b2424ec298238b1264ec"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6d7c721b7416b2424ec298238b1264ec">PMHAL_PRCM_CLK_UART0_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a6d7c721b7416b2424ec298238b1264ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_UART0_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6d7c721b7416b2424ec298238b1264ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dffdfb525260fa1b5fdfc921d0b088e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2dffdfb525260fa1b5fdfc921d0b088e">PMHAL_PRCM_CLK_WDT1_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WDT1_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033e8097854083e9129c00b439adbbdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a033e8097854083e9129c00b439adbbdf"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a033e8097854083e9129c00b439adbbdf">PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a033e8097854083e9129c00b439adbbdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a033e8097854083e9129c00b439adbbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c4acf869a8abfc3613cf01bfdbb7571"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5c4acf869a8abfc3613cf01bfdbb7571">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_100000000</a></td></tr>
<tr class="memdesc:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_CEFUSE_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9f8bd4edcbd2707e5c775ba1a0eac95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9f8bd4edcbd2707e5c775ba1a0eac95"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa9f8bd4edcbd2707e5c775ba1a0eac95">PMHAL_PRCM_CLK_GFX_FCLK_200000000</a></td></tr>
<tr class="memdesc:aa9f8bd4edcbd2707e5c775ba1a0eac95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_FCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:aa9f8bd4edcbd2707e5c775ba1a0eac95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aff7f1ba752179022efeb1ca1ab591f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aff7f1ba752179022efeb1ca1ab591f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2aff7f1ba752179022efeb1ca1ab591f">PMHAL_PRCM_CLK_GFX_FCLK_192000000</a></td></tr>
<tr class="memdesc:a2aff7f1ba752179022efeb1ca1ab591f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_FCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a2aff7f1ba752179022efeb1ca1ab591f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4821dd30539fe0fa9802285d4b77b1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4821dd30539fe0fa9802285d4b77b1c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab4821dd30539fe0fa9802285d4b77b1c">PMHAL_PRCM_CLK_GFX_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:ab4821dd30539fe0fa9802285d4b77b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ab4821dd30539fe0fa9802285d4b77b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46830be3a6e1f2f7b78d136875fc03b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46830be3a6e1f2f7b78d136875fc03b2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a46830be3a6e1f2f7b78d136875fc03b2">PMHAL_PRCM_CLK_L4LS_GFX_GCLK_100000000</a></td></tr>
<tr class="memdesc:a46830be3a6e1f2f7b78d136875fc03b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4LS_GFX_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a46830be3a6e1f2f7b78d136875fc03b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5944d6272d2cd779f864668e15c96fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5944d6272d2cd779f864668e15c96fe9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5944d6272d2cd779f864668e15c96fe9">PMHAL_PRCM_CLK_MPU_CLK_300000000</a></td></tr>
<tr class="memdesc:a5944d6272d2cd779f864668e15c96fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 300000000. <br /></td></tr>
<tr class="separator:a5944d6272d2cd779f864668e15c96fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061aa0cb6dc954352af9e66ccfc587e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a061aa0cb6dc954352af9e66ccfc587e8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a061aa0cb6dc954352af9e66ccfc587e8">PMHAL_PRCM_CLK_MPU_CLK_600000000</a></td></tr>
<tr class="memdesc:a061aa0cb6dc954352af9e66ccfc587e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 600000000. <br /></td></tr>
<tr class="separator:a061aa0cb6dc954352af9e66ccfc587e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5579cc2c858c92938ab3b7e5edd853eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5579cc2c858c92938ab3b7e5edd853eb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5579cc2c858c92938ab3b7e5edd853eb">PMHAL_PRCM_CLK_MPU_CLK_720000000</a></td></tr>
<tr class="memdesc:a5579cc2c858c92938ab3b7e5edd853eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 720000000. <br /></td></tr>
<tr class="separator:a5579cc2c858c92938ab3b7e5edd853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632c42de9ec06fe13050af913de60c07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a632c42de9ec06fe13050af913de60c07"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a632c42de9ec06fe13050af913de60c07">PMHAL_PRCM_CLK_MPU_CLK_800000000</a></td></tr>
<tr class="memdesc:a632c42de9ec06fe13050af913de60c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 800000000. <br /></td></tr>
<tr class="separator:a632c42de9ec06fe13050af913de60c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429a06793441afa99ab3c7a28bb1861b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a429a06793441afa99ab3c7a28bb1861b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a429a06793441afa99ab3c7a28bb1861b">PMHAL_PRCM_CLK_MPU_CLK_1000000000</a></td></tr>
<tr class="memdesc:a429a06793441afa99ab3c7a28bb1861b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 1000000000. <br /></td></tr>
<tr class="separator:a429a06793441afa99ab3c7a28bb1861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad3e90e510d1db596ebd3571cdaf164"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acad3e90e510d1db596ebd3571cdaf164"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#acad3e90e510d1db596ebd3571cdaf164">PMHAL_PRCM_CLK_CAN_CLK_24000000</a></td></tr>
<tr class="memdesc:acad3e90e510d1db596ebd3571cdaf164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CAN_CLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:acad3e90e510d1db596ebd3571cdaf164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab497d306ec3bf03cb5af41721857bb4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab497d306ec3bf03cb5af41721857bb4a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab497d306ec3bf03cb5af41721857bb4a">PMHAL_PRCM_CLK_CLK_24MHZ_24000000</a></td></tr>
<tr class="memdesc:ab497d306ec3bf03cb5af41721857bb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CLK_24MHZ for the frequency 24000000. <br /></td></tr>
<tr class="separator:ab497d306ec3bf03cb5af41721857bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3267834d03f500eb33de62bff041dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba3267834d03f500eb33de62bff041dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aba3267834d03f500eb33de62bff041dc">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_125000000</a></td></tr>
<tr class="memdesc:aba3267834d03f500eb33de62bff041dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK for the frequency 125000000. <br /></td></tr>
<tr class="separator:aba3267834d03f500eb33de62bff041dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98128cf4d28e1612986928f92503ae0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98128cf4d28e1612986928f92503ae0a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a98128cf4d28e1612986928f92503ae0a">PMHAL_PRCM_CLK_CPSW_250MHZ_CLK_250000000</a></td></tr>
<tr class="memdesc:a98128cf4d28e1612986928f92503ae0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_250MHZ_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a98128cf4d28e1612986928f92503ae0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482b815057c5c8d60dbf14267ff297d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a482b815057c5c8d60dbf14267ff297d9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a482b815057c5c8d60dbf14267ff297d9">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_250000000</a></td></tr>
<tr class="memdesc:a482b815057c5c8d60dbf14267ff297d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a482b815057c5c8d60dbf14267ff297d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a460c3d39d52600fd9abbc3eb5e5eea1f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a460c3d39d52600fd9abbc3eb5e5eea1f">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_200000000</a></td></tr>
<tr class="memdesc:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af20c93ca9ab1b86ce71ce782549876"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3af20c93ca9ab1b86ce71ce782549876"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a3af20c93ca9ab1b86ce71ce782549876">PMHAL_PRCM_CLK_DMA_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a3af20c93ca9ab1b86ce71ce782549876"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DMA_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a3af20c93ca9ab1b86ce71ce782549876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba785af0d0aaa08d25d883c9c211418b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba785af0d0aaa08d25d883c9c211418b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aba785af0d0aaa08d25d883c9c211418b">PMHAL_PRCM_CLK_DMA_L4S_GCLK_100000000</a></td></tr>
<tr class="memdesc:aba785af0d0aaa08d25d883c9c211418b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DMA_L4S_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:aba785af0d0aaa08d25d883c9c211418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14ef97d431b820795e8f50e61b0fec1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac14ef97d431b820795e8f50e61b0fec1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac14ef97d431b820795e8f50e61b0fec1">PMHAL_PRCM_CLK_EMIF_GCLK_151500000</a></td></tr>
<tr class="memdesc:ac14ef97d431b820795e8f50e61b0fec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_GCLK for the frequency 151500000. <br /></td></tr>
<tr class="separator:ac14ef97d431b820795e8f50e61b0fec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cb136d3d1dfc87d06a6c013200476a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8cb136d3d1dfc87d06a6c013200476a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac8cb136d3d1dfc87d06a6c013200476a">PMHAL_PRCM_CLK_I2C_FCLK_48000000</a></td></tr>
<tr class="memdesc:ac8cb136d3d1dfc87d06a6c013200476a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_I2C_FCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ac8cb136d3d1dfc87d06a6c013200476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50de1fae82dddba8d21f63db8c2bc970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50de1fae82dddba8d21f63db8c2bc970"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a50de1fae82dddba8d21f63db8c2bc970">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_200000000</a></td></tr>
<tr class="memdesc:a50de1fae82dddba8d21f63db8c2bc970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_IEP_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a50de1fae82dddba8d21f63db8c2bc970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fba65625044c53120ebb0752c9b23ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fba65625044c53120ebb0752c9b23ae"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0fba65625044c53120ebb0752c9b23ae">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000</a></td></tr>
<tr class="memdesc:a0fba65625044c53120ebb0752c9b23ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_OCP_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a0fba65625044c53120ebb0752c9b23ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c7258e7e33f854712f24e1de85f13e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43c7258e7e33f854712f24e1de85f13e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a43c7258e7e33f854712f24e1de85f13e">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_48000000</a></td></tr>
<tr class="memdesc:a43c7258e7e33f854712f24e1de85f13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_OCP_GCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a43c7258e7e33f854712f24e1de85f13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96236d695c1ecb84b467452f2b1001bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96236d695c1ecb84b467452f2b1001bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a96236d695c1ecb84b467452f2b1001bc">PMHAL_PRCM_CLK_ICSS_UART_GCLK_192000000</a></td></tr>
<tr class="memdesc:a96236d695c1ecb84b467452f2b1001bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_UART_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a96236d695c1ecb84b467452f2b1001bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b1a33a0971bcd3492b9fbc85984b06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23b1a33a0971bcd3492b9fbc85984b06"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a23b1a33a0971bcd3492b9fbc85984b06">PMHAL_PRCM_CLK_L3S_GCLK_100000000</a></td></tr>
<tr class="memdesc:a23b1a33a0971bcd3492b9fbc85984b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3S_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a23b1a33a0971bcd3492b9fbc85984b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8961c2a6f9eb42b4ee2aa342078c29d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a8961c2a6f9eb42b4ee2aa342078c29d6">PMHAL_PRCM_CLK_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04a52c134619e4d0920c38267ae7513"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa04a52c134619e4d0920c38267ae7513"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa04a52c134619e4d0920c38267ae7513">PMHAL_PRCM_CLK_L4FW_GCLK_100000000</a></td></tr>
<tr class="memdesc:aa04a52c134619e4d0920c38267ae7513"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4FW_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:aa04a52c134619e4d0920c38267ae7513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad903bf6251ed901826f3d0381f1aed13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad903bf6251ed901826f3d0381f1aed13"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad903bf6251ed901826f3d0381f1aed13">PMHAL_PRCM_CLK_L4HS_GCLK_200000000</a></td></tr>
<tr class="memdesc:ad903bf6251ed901826f3d0381f1aed13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4HS_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ad903bf6251ed901826f3d0381f1aed13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae109c3100508305c564f5da061a59bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae109c3100508305c564f5da061a59bb5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae109c3100508305c564f5da061a59bb5">PMHAL_PRCM_CLK_L4LS_GCLK_100000000</a></td></tr>
<tr class="memdesc:ae109c3100508305c564f5da061a59bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4LS_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ae109c3100508305c564f5da061a59bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7cae9c09e1e35d161c0c3c7ca80a4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee7cae9c09e1e35d161c0c3c7ca80a4a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aee7cae9c09e1e35d161c0c3c7ca80a4a">PMHAL_PRCM_CLK_LCD_GCLK_48000000</a></td></tr>
<tr class="memdesc:aee7cae9c09e1e35d161c0c3c7ca80a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:aee7cae9c09e1e35d161c0c3c7ca80a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c181130aa5313dcec1f1d394b3457b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c181130aa5313dcec1f1d394b3457b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4c181130aa5313dcec1f1d394b3457b9">PMHAL_PRCM_CLK_LCD_GCLK_250000000</a></td></tr>
<tr class="memdesc:a4c181130aa5313dcec1f1d394b3457b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a4c181130aa5313dcec1f1d394b3457b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f8ce98e1e6a47eb1c4396722169979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10f8ce98e1e6a47eb1c4396722169979"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a10f8ce98e1e6a47eb1c4396722169979">PMHAL_PRCM_CLK_LCD_GCLK_192000000</a></td></tr>
<tr class="memdesc:a10f8ce98e1e6a47eb1c4396722169979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a10f8ce98e1e6a47eb1c4396722169979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c32847448a990f3379739298f8c560"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c32847448a990f3379739298f8c560"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a45c32847448a990f3379739298f8c560">PMHAL_PRCM_CLK_LCD_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a45c32847448a990f3379739298f8c560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a45c32847448a990f3379739298f8c560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f522871374e143f9e69e07674501fec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f522871374e143f9e69e07674501fec"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2f522871374e143f9e69e07674501fec">PMHAL_PRCM_CLK_LCD_L4S_GCLK_100000000</a></td></tr>
<tr class="memdesc:a2f522871374e143f9e69e07674501fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_L4S_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a2f522871374e143f9e69e07674501fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17b9594082222fa72a84fc0fc4bb5b0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a17b9594082222fa72a84fc0fc4bb5b0c">PMHAL_PRCM_CLK_MCASP_FCLK_24000000</a></td></tr>
<tr class="memdesc:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9043122a6110b8bc071b5de26f8a6b71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9043122a6110b8bc071b5de26f8a6b71"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a9043122a6110b8bc071b5de26f8a6b71">PMHAL_PRCM_CLK_MMC_FCLK_96000000</a></td></tr>
<tr class="memdesc:a9043122a6110b8bc071b5de26f8a6b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC_FCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a9043122a6110b8bc071b5de26f8a6b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af053e9b2c289c75ed274c1fe228e0f55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af053e9b2c289c75ed274c1fe228e0f55"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#af053e9b2c289c75ed274c1fe228e0f55">PMHAL_PRCM_CLK_SPI_GCLK_48000000</a></td></tr>
<tr class="memdesc:af053e9b2c289c75ed274c1fe228e0f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SPI_GCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:af053e9b2c289c75ed274c1fe228e0f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ef73b97f610bbdbeea576f8799f817"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ef73b97f610bbdbeea576f8799f817"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a28ef73b97f610bbdbeea576f8799f817">PMHAL_PRCM_CLK_TIMER2_GCLK_24000000</a></td></tr>
<tr class="memdesc:a28ef73b97f610bbdbeea576f8799f817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a28ef73b97f610bbdbeea576f8799f817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6605f2ea8b3ce7c3e4257345c55055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff6605f2ea8b3ce7c3e4257345c55055"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aff6605f2ea8b3ce7c3e4257345c55055">PMHAL_PRCM_CLK_TIMER2_GCLK_32768</a></td></tr>
<tr class="memdesc:aff6605f2ea8b3ce7c3e4257345c55055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:aff6605f2ea8b3ce7c3e4257345c55055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2be345a9868c51f4e7ff3b54af964f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba2be345a9868c51f4e7ff3b54af964f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aba2be345a9868c51f4e7ff3b54af964f">PMHAL_PRCM_CLK_TIMER3_GCLK_24000000</a></td></tr>
<tr class="memdesc:aba2be345a9868c51f4e7ff3b54af964f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aba2be345a9868c51f4e7ff3b54af964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648ac85cfb88940e9e78f951562e965b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a648ac85cfb88940e9e78f951562e965b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a648ac85cfb88940e9e78f951562e965b">PMHAL_PRCM_CLK_TIMER3_GCLK_32768</a></td></tr>
<tr class="memdesc:a648ac85cfb88940e9e78f951562e965b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a648ac85cfb88940e9e78f951562e965b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d77d8481d431546f25c499329247106"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d77d8481d431546f25c499329247106"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a3d77d8481d431546f25c499329247106">PMHAL_PRCM_CLK_TIMER4_GCLK_24000000</a></td></tr>
<tr class="memdesc:a3d77d8481d431546f25c499329247106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a3d77d8481d431546f25c499329247106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92ea56d13cff33d19563ea8fbe68e6e2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a92ea56d13cff33d19563ea8fbe68e6e2">PMHAL_PRCM_CLK_TIMER4_GCLK_32768</a></td></tr>
<tr class="memdesc:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cdc0d891a8cc920ed7fcadc5ce08340"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1cdc0d891a8cc920ed7fcadc5ce08340">PMHAL_PRCM_CLK_TIMER5_GCLK_24000000</a></td></tr>
<tr class="memdesc:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8458013680720fc31d87762e06a77b84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8458013680720fc31d87762e06a77b84"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a8458013680720fc31d87762e06a77b84">PMHAL_PRCM_CLK_TIMER5_GCLK_32768</a></td></tr>
<tr class="memdesc:a8458013680720fc31d87762e06a77b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a8458013680720fc31d87762e06a77b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4c2f13d46dc5b2a4ff957aca4bb3a1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4a4c2f13d46dc5b2a4ff957aca4bb3a1">PMHAL_PRCM_CLK_TIMER6_GCLK_24000000</a></td></tr>
<tr class="memdesc:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e015afc2c4e33cb291c981a5b3a7bd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a8e015afc2c4e33cb291c981a5b3a7bd7">PMHAL_PRCM_CLK_TIMER6_GCLK_32768</a></td></tr>
<tr class="memdesc:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e552d0349bae118bc5ad8b37b79ffea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e552d0349bae118bc5ad8b37b79ffea"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a3e552d0349bae118bc5ad8b37b79ffea">PMHAL_PRCM_CLK_TIMER7_GCLK_24000000</a></td></tr>
<tr class="memdesc:a3e552d0349bae118bc5ad8b37b79ffea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a3e552d0349bae118bc5ad8b37b79ffea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a714c6154bdaa0f017cf965f0cbfbafc2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a714c6154bdaa0f017cf965f0cbfbafc2">PMHAL_PRCM_CLK_TIMER7_GCLK_32768</a></td></tr>
<tr class="memdesc:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709687f852d79fa136a50fe496505e79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a709687f852d79fa136a50fe496505e79"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a709687f852d79fa136a50fe496505e79">PMHAL_PRCM_CLK_UART_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a709687f852d79fa136a50fe496505e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a709687f852d79fa136a50fe496505e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a9df93306419ca961495a3cf2a9c3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5a9df93306419ca961495a3cf2a9c3a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac5a9df93306419ca961495a3cf2a9c3a">PMHAL_PRCM_CLK_USB_PLL_CLK_960000000</a></td></tr>
<tr class="memdesc:ac5a9df93306419ca961495a3cf2a9c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USB_PLL_CLK for the frequency 960000000. <br /></td></tr>
<tr class="separator:ac5a9df93306419ca961495a3cf2a9c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56443855788e86cd453176b806ccefe0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56443855788e86cd453176b806ccefe0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a56443855788e86cd453176b806ccefe0">PMHAL_PRCM_CLK_L4_RTC_GCLK_100000000</a></td></tr>
<tr class="memdesc:a56443855788e86cd453176b806ccefe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_RTC_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a56443855788e86cd453176b806ccefe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fb40d78cc2f0528dbf8252f4298b2d1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a7fb40d78cc2f0528dbf8252f4298b2d1">PMHAL_PRCM_CLK_RTC_32KCLK_32786</a></td></tr>
<tr class="memdesc:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTC_32KCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16072ef66cfea07e5ac172867ec6a34b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16072ef66cfea07e5ac172867ec6a34b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a16072ef66cfea07e5ac172867ec6a34b">PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a16072ef66cfea07e5ac172867ec6a34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a16072ef66cfea07e5ac172867ec6a34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa4c0a3481822c668cbf8a9c546c75b1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aaa4c0a3481822c668cbf8a9c546c75b1">PMHAL_PRCM_CLK_ADC_FCLK_24000000</a></td></tr>
<tr class="memdesc:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d58fac8f9123e6363c13f678dc5c25b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d58fac8f9123e6363c13f678dc5c25b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2d58fac8f9123e6363c13f678dc5c25b">PMHAL_PRCM_CLK_DBGSYSCLK_24000000</a></td></tr>
<tr class="memdesc:a2d58fac8f9123e6363c13f678dc5c25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DBGSYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a2d58fac8f9123e6363c13f678dc5c25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36931787d60ebb117bfa5178c3d359c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa36931787d60ebb117bfa5178c3d359c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa36931787d60ebb117bfa5178c3d359c">PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK_200000000</a></td></tr>
<tr class="memdesc:aa36931787d60ebb117bfa5178c3d359c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:aa36931787d60ebb117bfa5178c3d359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa34eb314a2ade4aaaf3ce355ef9605e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34eb314a2ade4aaaf3ce355ef9605e3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa34eb314a2ade4aaaf3ce355ef9605e3">PMHAL_PRCM_CLK_I2C0_GFCLK_48000000</a></td></tr>
<tr class="memdesc:aa34eb314a2ade4aaaf3ce355ef9605e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_I2C0_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:aa34eb314a2ade4aaaf3ce355ef9605e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b10031327a4b457b1e6059fb4a2135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b10031327a4b457b1e6059fb4a2135"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac2b10031327a4b457b1e6059fb4a2135">PMHAL_PRCM_CLK_L3_AON_GCLK_200000000</a></td></tr>
<tr class="memdesc:ac2b10031327a4b457b1e6059fb4a2135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3_AON_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ac2b10031327a4b457b1e6059fb4a2135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab307dc9b8c643d2aebaf0e63eb379d0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab307dc9b8c643d2aebaf0e63eb379d0b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab307dc9b8c643d2aebaf0e63eb379d0b">PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK_100000000</a></td></tr>
<tr class="memdesc:ab307dc9b8c643d2aebaf0e63eb379d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ab307dc9b8c643d2aebaf0e63eb379d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8425bb1439c3b49498301efd03e929"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d8425bb1439c3b49498301efd03e929"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1d8425bb1439c3b49498301efd03e929">PMHAL_PRCM_CLK_L4_WKUP_GCLK_100000000</a></td></tr>
<tr class="memdesc:a1d8425bb1439c3b49498301efd03e929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_WKUP_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a1d8425bb1439c3b49498301efd03e929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d790c0542dfff3bea26918e92db08a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96d790c0542dfff3bea26918e92db08a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a96d790c0542dfff3bea26918e92db08a">PMHAL_PRCM_CLK_SR_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a96d790c0542dfff3bea26918e92db08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a96d790c0542dfff3bea26918e92db08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2474e2cbfa17b7a977ee2d04800de5be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2474e2cbfa17b7a977ee2d04800de5be"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2474e2cbfa17b7a977ee2d04800de5be">PMHAL_PRCM_CLK_TIMER1_GCLK_24000000</a></td></tr>
<tr class="memdesc:a2474e2cbfa17b7a977ee2d04800de5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a2474e2cbfa17b7a977ee2d04800de5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8443843e04a4f5814eb8a3d702068f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8443843e04a4f5814eb8a3d702068f5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae8443843e04a4f5814eb8a3d702068f5">PMHAL_PRCM_CLK_TIMER1_GCLK_32768</a></td></tr>
<tr class="memdesc:ae8443843e04a4f5814eb8a3d702068f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:ae8443843e04a4f5814eb8a3d702068f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c98c3839fc7c71bac6f242418d2d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c98c3839fc7c71bac6f242418d2d5d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a45c98c3839fc7c71bac6f242418d2d5d">PMHAL_PRCM_CLK_UART0_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a45c98c3839fc7c71bac6f242418d2d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART0_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a45c98c3839fc7c71bac6f242418d2d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bce200f6a002b5d26af7b4be727b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77bce200f6a002b5d26af7b4be727b93"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a77bce200f6a002b5d26af7b4be727b93">PMHAL_PRCM_CLK_WDT1_GCLK_32768</a></td></tr>
<tr class="memdesc:a77bce200f6a002b5d26af7b4be727b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WDT1_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a77bce200f6a002b5d26af7b4be727b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b22a632a871bfee67a6f5601a127292"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b22a632a871bfee67a6f5601a127292"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a6b22a632a871bfee67a6f5601a127292">PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6b22a632a871bfee67a6f5601a127292"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK. <br /></td></tr>
<tr class="separator:a6b22a632a871bfee67a6f5601a127292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd0f13baedc17f36b8bf7b7add2e3e5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2dd0f13baedc17f36b8bf7b7add2e3e5">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_CEFUSE_GCLK. <br /></td></tr>
<tr class="separator:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98170c1c124e8353ae3679281624b241"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98170c1c124e8353ae3679281624b241"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a98170c1c124e8353ae3679281624b241">PMHAL_PRCM_CLK_GFX_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a98170c1c124e8353ae3679281624b241"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GFX_FCLK. <br /></td></tr>
<tr class="separator:a98170c1c124e8353ae3679281624b241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0af82c84276acdb64dfa4f9c39a9cf89"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0af82c84276acdb64dfa4f9c39a9cf89">PMHAL_PRCM_CLK_GFX_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GFX_L3_GCLK. <br /></td></tr>
<tr class="separator:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c74c3a601b7f6b3add9c64480dc04c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51c74c3a601b7f6b3add9c64480dc04c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a51c74c3a601b7f6b3add9c64480dc04c">PMHAL_PRCM_CLK_L4LS_GFX_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a51c74c3a601b7f6b3add9c64480dc04c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4LS_GFX_GCLK. <br /></td></tr>
<tr class="separator:a51c74c3a601b7f6b3add9c64480dc04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba01aef68cdcfea4f2541d550dd6d76"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1ba01aef68cdcfea4f2541d550dd6d76">PMHAL_PRCM_CLK_MPU_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MPU_CLK. <br /></td></tr>
<tr class="separator:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c7c6a96a61c5128d884bd0a7936b73b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5c7c6a96a61c5128d884bd0a7936b73b">PMHAL_PRCM_CLK_CAN_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CAN_CLK. <br /></td></tr>
<tr class="separator:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4878a2e43f6952b99f3e83e1a24df8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4878a2e43f6952b99f3e83e1a24df8e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#af4878a2e43f6952b99f3e83e1a24df8e">PMHAL_PRCM_CLK_CLK_24MHZ_freqList</a> []</td></tr>
<tr class="memdesc:af4878a2e43f6952b99f3e83e1a24df8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CLK_24MHZ. <br /></td></tr>
<tr class="separator:af4878a2e43f6952b99f3e83e1a24df8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546e696b5958eaa754478e4c16ef2b3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546e696b5958eaa754478e4c16ef2b3d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a546e696b5958eaa754478e4c16ef2b3d">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a546e696b5958eaa754478e4c16ef2b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK. <br /></td></tr>
<tr class="separator:a546e696b5958eaa754478e4c16ef2b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008700efefb3ef1e330de0a36da298b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a008700efefb3ef1e330de0a36da298b6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a008700efefb3ef1e330de0a36da298b6">PMHAL_PRCM_CLK_CPSW_250MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a008700efefb3ef1e330de0a36da298b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_250MHZ_CLK. <br /></td></tr>
<tr class="separator:a008700efefb3ef1e330de0a36da298b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38876c111b861aef4bb1042882ec8718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38876c111b861aef4bb1042882ec8718"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a38876c111b861aef4bb1042882ec8718">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a38876c111b861aef4bb1042882ec8718"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK. <br /></td></tr>
<tr class="separator:a38876c111b861aef4bb1042882ec8718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c513535da1276f83a237491b96c4087"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c513535da1276f83a237491b96c4087"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4c513535da1276f83a237491b96c4087">PMHAL_PRCM_CLK_DMA_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4c513535da1276f83a237491b96c4087"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DMA_L3_GCLK. <br /></td></tr>
<tr class="separator:a4c513535da1276f83a237491b96c4087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabafbf133f0ed1f89234c9e8d83e8e9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aabafbf133f0ed1f89234c9e8d83e8e9c"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aabafbf133f0ed1f89234c9e8d83e8e9c">PMHAL_PRCM_CLK_DMA_L4S_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aabafbf133f0ed1f89234c9e8d83e8e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DMA_L4S_GCLK. <br /></td></tr>
<tr class="separator:aabafbf133f0ed1f89234c9e8d83e8e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35fe93f11859d9c6007f9234475ff38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa35fe93f11859d9c6007f9234475ff38"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa35fe93f11859d9c6007f9234475ff38">PMHAL_PRCM_CLK_EMIF_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aa35fe93f11859d9c6007f9234475ff38"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_GCLK. <br /></td></tr>
<tr class="separator:aa35fe93f11859d9c6007f9234475ff38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653ae322e4cc75341cf14ba9ae6e8595"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a653ae322e4cc75341cf14ba9ae6e8595"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a653ae322e4cc75341cf14ba9ae6e8595">PMHAL_PRCM_CLK_I2C_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a653ae322e4cc75341cf14ba9ae6e8595"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_I2C_FCLK. <br /></td></tr>
<tr class="separator:a653ae322e4cc75341cf14ba9ae6e8595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bde6f00fa4015daa50470e190af6b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62bde6f00fa4015daa50470e190af6b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a62bde6f00fa4015daa50470e190af6b9">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a62bde6f00fa4015daa50470e190af6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_IEP_GCLK. <br /></td></tr>
<tr class="separator:a62bde6f00fa4015daa50470e190af6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a069f95f19ec1a198c935fc142c10d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43a069f95f19ec1a198c935fc142c10d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a43a069f95f19ec1a198c935fc142c10d">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a43a069f95f19ec1a198c935fc142c10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK. <br /></td></tr>
<tr class="separator:a43a069f95f19ec1a198c935fc142c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67040e144ea27d0fbf4e04b925bd7e31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67040e144ea27d0fbf4e04b925bd7e31"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a67040e144ea27d0fbf4e04b925bd7e31">PMHAL_PRCM_CLK_ICSS_UART_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a67040e144ea27d0fbf4e04b925bd7e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_UART_GCLK. <br /></td></tr>
<tr class="separator:a67040e144ea27d0fbf4e04b925bd7e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355049ab68d1d46b769f2e79b7472cb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a355049ab68d1d46b769f2e79b7472cb5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a355049ab68d1d46b769f2e79b7472cb5">PMHAL_PRCM_CLK_L3S_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a355049ab68d1d46b769f2e79b7472cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3S_GCLK. <br /></td></tr>
<tr class="separator:a355049ab68d1d46b769f2e79b7472cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25c6f8db96e57fd35a6d1c67bafd62bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a25c6f8db96e57fd35a6d1c67bafd62bc">PMHAL_PRCM_CLK_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3_GCLK. <br /></td></tr>
<tr class="separator:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c587b56602c156678536a8cccd723d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5c587b56602c156678536a8cccd723d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae5c587b56602c156678536a8cccd723d">PMHAL_PRCM_CLK_L4FW_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae5c587b56602c156678536a8cccd723d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4FW_GCLK. <br /></td></tr>
<tr class="separator:ae5c587b56602c156678536a8cccd723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c6d86e195ef6550e5534c56c0463ef2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c6d86e195ef6550e5534c56c0463ef2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1c6d86e195ef6550e5534c56c0463ef2">PMHAL_PRCM_CLK_L4HS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1c6d86e195ef6550e5534c56c0463ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4HS_GCLK. <br /></td></tr>
<tr class="separator:a1c6d86e195ef6550e5534c56c0463ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55bfe645b26473a57d379250c77305e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad55bfe645b26473a57d379250c77305e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad55bfe645b26473a57d379250c77305e">PMHAL_PRCM_CLK_L4LS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad55bfe645b26473a57d379250c77305e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4LS_GCLK. <br /></td></tr>
<tr class="separator:ad55bfe645b26473a57d379250c77305e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed7a34a3bc6022c3f706038666586f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abed7a34a3bc6022c3f706038666586f4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#abed7a34a3bc6022c3f706038666586f4">PMHAL_PRCM_CLK_LCD_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:abed7a34a3bc6022c3f706038666586f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_GCLK. <br /></td></tr>
<tr class="separator:abed7a34a3bc6022c3f706038666586f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eaa96ecac15c1e25c5f2dccb9ce8fe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a2eaa96ecac15c1e25c5f2dccb9ce8fe3">PMHAL_PRCM_CLK_LCD_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_L3_GCLK. <br /></td></tr>
<tr class="separator:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4404da6412b8949731c8e1ddb30dbd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4404da6412b8949731c8e1ddb30dbd0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac4404da6412b8949731c8e1ddb30dbd0">PMHAL_PRCM_CLK_LCD_L4S_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac4404da6412b8949731c8e1ddb30dbd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_L4S_GCLK. <br /></td></tr>
<tr class="separator:ac4404da6412b8949731c8e1ddb30dbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5552c9b08dc042f49542bc46fd2482ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5552c9b08dc042f49542bc46fd2482ee"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a5552c9b08dc042f49542bc46fd2482ee">PMHAL_PRCM_CLK_MCASP_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5552c9b08dc042f49542bc46fd2482ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP_FCLK. <br /></td></tr>
<tr class="separator:a5552c9b08dc042f49542bc46fd2482ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582b45c59855ab2579967aeb08d8608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac582b45c59855ab2579967aeb08d8608"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac582b45c59855ab2579967aeb08d8608">PMHAL_PRCM_CLK_MMC_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac582b45c59855ab2579967aeb08d8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC_FCLK. <br /></td></tr>
<tr class="separator:ac582b45c59855ab2579967aeb08d8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af110312885db5bf0fff283d4deb4366f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af110312885db5bf0fff283d4deb4366f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#af110312885db5bf0fff283d4deb4366f">PMHAL_PRCM_CLK_SPI_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:af110312885db5bf0fff283d4deb4366f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SPI_GCLK. <br /></td></tr>
<tr class="separator:af110312885db5bf0fff283d4deb4366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abfb9befaf32c2446c0c11cac9cd310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4abfb9befaf32c2446c0c11cac9cd310"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4abfb9befaf32c2446c0c11cac9cd310">PMHAL_PRCM_CLK_TIMER2_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4abfb9befaf32c2446c0c11cac9cd310"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER2_GCLK. <br /></td></tr>
<tr class="separator:a4abfb9befaf32c2446c0c11cac9cd310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04187148bdcfccec14ff656674db1a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad04187148bdcfccec14ff656674db1a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad04187148bdcfccec14ff656674db1a2">PMHAL_PRCM_CLK_TIMER3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad04187148bdcfccec14ff656674db1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER3_GCLK. <br /></td></tr>
<tr class="separator:ad04187148bdcfccec14ff656674db1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6308df7f2941aa7591c4b9cb0169e6d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab6308df7f2941aa7591c4b9cb0169e6d">PMHAL_PRCM_CLK_TIMER4_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER4_GCLK. <br /></td></tr>
<tr class="separator:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad141f20b75ca16ebe6f5a3304d045953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad141f20b75ca16ebe6f5a3304d045953"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ad141f20b75ca16ebe6f5a3304d045953">PMHAL_PRCM_CLK_TIMER5_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad141f20b75ca16ebe6f5a3304d045953"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER5_GCLK. <br /></td></tr>
<tr class="separator:ad141f20b75ca16ebe6f5a3304d045953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d021cad6f64cc7d291279701553f693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d021cad6f64cc7d291279701553f693"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a7d021cad6f64cc7d291279701553f693">PMHAL_PRCM_CLK_TIMER6_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7d021cad6f64cc7d291279701553f693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER6_GCLK. <br /></td></tr>
<tr class="separator:a7d021cad6f64cc7d291279701553f693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f5f31dbe618c859290b0638a8b2bbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59f5f31dbe618c859290b0638a8b2bbe"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a59f5f31dbe618c859290b0638a8b2bbe">PMHAL_PRCM_CLK_TIMER7_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a59f5f31dbe618c859290b0638a8b2bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER7_GCLK. <br /></td></tr>
<tr class="separator:a59f5f31dbe618c859290b0638a8b2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4c5560e5a95a2a919f88f56b3ec7876"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ac4c5560e5a95a2a919f88f56b3ec7876">PMHAL_PRCM_CLK_UART_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART_GFCLK. <br /></td></tr>
<tr class="separator:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ebfd88aad7b98cd7f147d02ded67fe9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1ebfd88aad7b98cd7f147d02ded67fe9">PMHAL_PRCM_CLK_USB_PLL_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USB_PLL_CLK. <br /></td></tr>
<tr class="separator:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f1ca04ed27d1131aed5ccbfe4dc0ba0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4f1ca04ed27d1131aed5ccbfe4dc0ba0">PMHAL_PRCM_CLK_L4_RTC_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_RTC_GCLK. <br /></td></tr>
<tr class="separator:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7da9ec8937fc491c3c51c0c92ac0c13"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#aa7da9ec8937fc491c3c51c0c92ac0c13">PMHAL_PRCM_CLK_RTC_32KCLK_freqList</a> []</td></tr>
<tr class="memdesc:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTC_32KCLK. <br /></td></tr>
<tr class="separator:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1db1c8fcff56d9d541cefe0fcd34a254"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a1db1c8fcff56d9d541cefe0fcd34a254">PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK. <br /></td></tr>
<tr class="separator:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf193106fb0d7a0d5613d3948fb36ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaf193106fb0d7a0d5613d3948fb36ab"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#adaf193106fb0d7a0d5613d3948fb36ab">PMHAL_PRCM_CLK_ADC_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:adaf193106fb0d7a0d5613d3948fb36ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_FCLK. <br /></td></tr>
<tr class="separator:adaf193106fb0d7a0d5613d3948fb36ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade0e64f5fee7cbb8551e2bfb95a57707"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ade0e64f5fee7cbb8551e2bfb95a57707">PMHAL_PRCM_CLK_DBGSYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DBGSYSCLK. <br /></td></tr>
<tr class="separator:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9641328652e2ef2d57654fa2df42fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f9641328652e2ef2d57654fa2df42fe"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4f9641328652e2ef2d57654fa2df42fe">PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4f9641328652e2ef2d57654fa2df42fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK. <br /></td></tr>
<tr class="separator:a4f9641328652e2ef2d57654fa2df42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4caf533d7e3d963aec49892466edb889"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4caf533d7e3d963aec49892466edb889"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4caf533d7e3d963aec49892466edb889">PMHAL_PRCM_CLK_I2C0_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4caf533d7e3d963aec49892466edb889"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_I2C0_GFCLK. <br /></td></tr>
<tr class="separator:a4caf533d7e3d963aec49892466edb889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bcdb762303592f6799061e7b8b770e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3bcdb762303592f6799061e7b8b770e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab3bcdb762303592f6799061e7b8b770e">PMHAL_PRCM_CLK_L3_AON_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab3bcdb762303592f6799061e7b8b770e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3_AON_GCLK. <br /></td></tr>
<tr class="separator:ab3bcdb762303592f6799061e7b8b770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1b5eddbb6cf7791fbec4b711f79ba1a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ab1b5eddbb6cf7791fbec4b711f79ba1a">PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK. <br /></td></tr>
<tr class="separator:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae58ffb20fe83a0fa955c699c0ab215a7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ae58ffb20fe83a0fa955c699c0ab215a7">PMHAL_PRCM_CLK_L4_WKUP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_WKUP_GCLK. <br /></td></tr>
<tr class="separator:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91554c7d03c33af4924ec05cfe761476"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91554c7d03c33af4924ec05cfe761476"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a91554c7d03c33af4924ec05cfe761476">PMHAL_PRCM_CLK_SR_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a91554c7d03c33af4924ec05cfe761476"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_SYSCLK. <br /></td></tr>
<tr class="separator:a91554c7d03c33af4924ec05cfe761476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3818b177b025c8b9d8e28893aa273309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3818b177b025c8b9d8e28893aa273309"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a3818b177b025c8b9d8e28893aa273309">PMHAL_PRCM_CLK_TIMER1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3818b177b025c8b9d8e28893aa273309"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER1_GCLK. <br /></td></tr>
<tr class="separator:a3818b177b025c8b9d8e28893aa273309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4197d9ecd87e5839602b99c9e6879d02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4197d9ecd87e5839602b99c9e6879d02"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a4197d9ecd87e5839602b99c9e6879d02">PMHAL_PRCM_CLK_UART0_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4197d9ecd87e5839602b99c9e6879d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART0_GFCLK. <br /></td></tr>
<tr class="separator:a4197d9ecd87e5839602b99c9e6879d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a812fa7a0c6b599a0181fb30676e938"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a812fa7a0c6b599a0181fb30676e938"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a0a812fa7a0c6b599a0181fb30676e938">PMHAL_PRCM_CLK_WDT1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0a812fa7a0c6b599a0181fb30676e938"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WDT1_GCLK. <br /></td></tr>
<tr class="separator:a0a812fa7a0c6b599a0181fb30676e938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0de2899820ba0a950b76a574754ddd"><td class="memItemLeft" align="right" valign="top">pmlibClockRateAllFreqList_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#ade0de2899820ba0a950b76a574754ddd">pmlibClockRateAllClockFreq</a> []</td></tr>
<tr class="memdesc:ade0de2899820ba0a950b76a574754ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the frequency list for all the clocks in the device.  <a href="#ade0de2899820ba0a950b76a574754ddd">More...</a><br /></td></tr>
<tr class="separator:ade0de2899820ba0a950b76a574754ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c3c353ca0c3693346b788fbc931f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am335x_8c.html#a03c3c353ca0c3693346b788fbc931f8d">gModuleGenericClkList</a> []</td></tr>
<tr class="memdesc:a03c3c353ca0c3693346b788fbc931f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API.  <a href="#a03c3c353ca0c3693346b788fbc931f8d">More...</a><br /></td></tr>
<tr class="separator:a03c3c353ca0c3693346b788fbc931f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PMLIB Clock Rate Data Base used by Clock Rate Manager. </p>
<dl class="section note"><dt>Note</dt><dd>This file is auto generated from the Clock Rate xlsm. DO NOT Modify Manually. </dd></dl>
</div><h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a03c3c353ca0c3693346b788fbc931f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a> gModuleGenericClkList[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API. </p>
<p>Structure defining generic clocks supported for a MOD ID. </p>

</div>
</div>
<a class="anchor" id="ade0de2899820ba0a950b76a574754ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pmlibClockRateAllFreqList_t pmlibClockRateAllClockFreq[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the frequency list for all the clocks in the device. </p>
<p>Structure defining Clock freq configuration details for a given CLKID. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
