// Seed: 192998081
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1
    , id_3
);
  assign id_3 = 1'b0;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3
  );
  wire id_4;
  wire id_5, id_6;
  supply1 id_7, id_8 = 1, id_9, id_10, id_11, id_12, id_13;
endmodule
