\doxysection{Lista de archivos}
Lista de todos los archivos con breves descripciones\+:\begin{DoxyCompactList}
\item\contentsline{section}{common/include/\mbox{\hyperlink{fsm_8h}{fsm.\+h}} \\*Header for \doxylink{fsm_8c}{fsm.\+c} file }{\pageref{fsm_8h}}{}
\item\contentsline{section}{common/include/\mbox{\hyperlink{fsm__pwm_8h}{fsm\+\_\+pwm.\+h}} \\*Cabecera Maquina de estados del Skate }{\pageref{fsm__pwm_8h}}{}
\item\contentsline{section}{common/include/\mbox{\hyperlink{main_8h}{main.\+h}} \\*Cabecera del programa principal }{\pageref{main_8h}}{}
\item\contentsline{section}{common/src/\mbox{\hyperlink{fsm_8c}{fsm.\+c}} \\*Library to create Finite State Machines using composition }{\pageref{fsm_8c}}{}
\item\contentsline{section}{common/src/\mbox{\hyperlink{fsm__pwm_8c}{fsm\+\_\+pwm.\+c}} \\*Maquina de estados del Skate }{\pageref{fsm__pwm_8c}}{}
\item\contentsline{section}{common/src/\mbox{\hyperlink{main_8c}{main.\+c}} \\*Programa Principal Skate }{\pageref{main_8c}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{fsm_8d}{fsm.\+d}} }{\pageref{fsm_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{fsm__pwm_8d}{fsm\+\_\+pwm.\+d}} }{\pageref{fsm__pwm_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{main_8d}{main.\+d}} }{\pageref{main_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{_m_y___n_r_f24_8d}{MY\+\_\+\+NRF24.\+d}} }{\pageref{_m_y___n_r_f24_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{startup__stm32f446xx_8d}{startup\+\_\+stm32f446xx.\+d}} }{\pageref{startup__stm32f446xx_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal_8d}{stm32f4xx\+\_\+hal.\+d}} }{\pageref{stm32f4xx__hal_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__cortex_8d}{stm32f4xx\+\_\+hal\+\_\+cortex.\+d}} }{\pageref{stm32f4xx__hal__cortex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__dma_8d}{stm32f4xx\+\_\+hal\+\_\+dma.\+d}} }{\pageref{stm32f4xx__hal__dma_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__dma__ex_8d}{stm32f4xx\+\_\+hal\+\_\+dma\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__dma__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__exti_8d}{stm32f4xx\+\_\+hal\+\_\+exti.\+d}} }{\pageref{stm32f4xx__hal__exti_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__flash_8d}{stm32f4xx\+\_\+hal\+\_\+flash.\+d}} }{\pageref{stm32f4xx__hal__flash_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__flash__ex_8d}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__flash__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__flash__ramfunc_8d}{stm32f4xx\+\_\+hal\+\_\+flash\+\_\+ramfunc.\+d}} }{\pageref{stm32f4xx__hal__flash__ramfunc_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__gpio_8d}{stm32f4xx\+\_\+hal\+\_\+gpio.\+d}} }{\pageref{stm32f4xx__hal__gpio_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__i2c_8d}{stm32f4xx\+\_\+hal\+\_\+i2c.\+d}} }{\pageref{stm32f4xx__hal__i2c_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__i2c__ex_8d}{stm32f4xx\+\_\+hal\+\_\+i2c\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__i2c__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__msp_8d}{stm32f4xx\+\_\+hal\+\_\+msp.\+d}} }{\pageref{stm32f4xx__hal__msp_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__pwr_8d}{stm32f4xx\+\_\+hal\+\_\+pwr.\+d}} }{\pageref{stm32f4xx__hal__pwr_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__pwr__ex_8d}{stm32f4xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__pwr__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__rcc_8d}{stm32f4xx\+\_\+hal\+\_\+rcc.\+d}} }{\pageref{stm32f4xx__hal__rcc_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__rcc__ex_8d}{stm32f4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__rcc__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__spi_8d}{stm32f4xx\+\_\+hal\+\_\+spi.\+d}} }{\pageref{stm32f4xx__hal__spi_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__tim_8d}{stm32f4xx\+\_\+hal\+\_\+tim.\+d}} }{\pageref{stm32f4xx__hal__tim_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__tim__ex_8d}{stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+d}} }{\pageref{stm32f4xx__hal__tim__ex_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__hal__uart_8d}{stm32f4xx\+\_\+hal\+\_\+uart.\+d}} }{\pageref{stm32f4xx__hal__uart_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{stm32f4xx__it_8d}{stm32f4xx\+\_\+it.\+d}} }{\pageref{stm32f4xx__it_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{syscalls_8d}{syscalls.\+d}} }{\pageref{syscalls_8d}}{}
\item\contentsline{section}{output/\mbox{\hyperlink{system__stm32f4xx_8d}{system\+\_\+stm32f4xx.\+d}} }{\pageref{system__stm32f4xx_8d}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/include/\mbox{\hyperlink{_m_y___n_r_f24_8h}{MY\+\_\+\+NRF24.\+h}} }{\pageref{_m_y___n_r_f24_8h}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/include/\mbox{\hyperlink{n_r_f24_l01_8h}{n\+RF24\+L01.\+h}} }{\pageref{n_r_f24_l01_8h}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/include/\mbox{\hyperlink{stm32f4xx__hal__conf_8h}{stm32f4xx\+\_\+hal\+\_\+conf.\+h}} }{\pageref{stm32f4xx__hal__conf_8h}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/include/\mbox{\hyperlink{stm32f4xx__it_8h}{stm32f4xx\+\_\+it.\+h}} \\*This file contains the headers of the interrupt handlers }{\pageref{stm32f4xx__it_8h}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/src/\mbox{\hyperlink{_m_y___n_r_f24_8c}{MY\+\_\+\+NRF24.\+c}} }{\pageref{_m_y___n_r_f24_8c}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/src/\mbox{\hyperlink{stm32f4xx__hal__msp_8c}{stm32f4xx\+\_\+hal\+\_\+msp.\+c}} \\*This file provides code for the MSP Initialization and de-\/\+Initialization codes }{\pageref{stm32f4xx__hal__msp_8c}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/src/\mbox{\hyperlink{stm32f4xx__it_8c}{stm32f4xx\+\_\+it.\+c}} \\*Interrupt Service Routines }{\pageref{stm32f4xx__it_8c}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/src/\mbox{\hyperlink{syscalls_8c}{syscalls.\+c}} }{\pageref{syscalls_8c}}{}
\item\contentsline{section}{port/nucleo\+\_\+stm32f446re/src/\mbox{\hyperlink{system__stm32f4xx_8c}{system\+\_\+stm32f4xx.\+c}} \\*CMSIS Cortex-\/\+M4 Device Peripheral Access Layer System Source File }{\pageref{system__stm32f4xx_8c}}{}
\end{DoxyCompactList}
