// Seed: 1579295552
module module_0;
  logic id_1;
  ;
  always @(negedge -1) id_2(1);
  assign module_1.id_7 = 0;
  logic id_3;
  ;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    output tri0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wor id_13
);
  wire id_15;
  module_0 modCall_1 ();
  wire id_16;
  assign id_0 = 1;
endmodule
