// Seed: 795634120
module module_0 (
    output wire id_0,
    input  tri  id_1
);
  assign id_0 = 1 == 1;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    inout tri id_3
);
  assign id_3 = id_1.id_0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  generate
    assign id_1 = id_1;
  endgenerate
  not primCall (id_1, id_2);
  assign id_1 = id_1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
