----------------------------------------------------------------------------
Smart High-Level Synthesis Tool Version 2022.1.1
Copyright (c) 2015-2022 Microchip Technology Inc. All Rights Reserved.
For support, please visit https://microchiptech.github.io/fpga-hls-docs/techsupport.html.
Date: Fri Jun 24 14:38:13 2022
----------------------------------------------------------------------------
Info: Checking for SmartHLS feature license.
Info: SmartHLS feature license was successfully checked out.
Info: Adding no_inline attribute to the user-specified function: sum
Info: Found user specified memory: "array" on line 15 of struct_sum.cpp, with partition type: Fields, partition dimension: 0.
Info: Partitioning memory: array into 3 partitions.
Info: Running Allocation.
Info: Target FPGA: MICROSEMI PolarFire.
Info: Project type: hw_only
Info: Clock period constraint: 10.00 ns (100.00 MHz).
Info: Allocating memories.
Info: Running Scheduling for function: sum(Ty*).
Info: Done Scheduling.
Info: Generating RTL for function: sum(Ty*).
Info: Generating module declaration.
Info: Generating module signals.
Info: Running Binding for function: sum(Ty*).
Info: Generating module datapath.
Info: Generating interconnect for top-level module.
Info: Printing VHDL wrapper to file: hls_output/rtl/struct_sum.vhd
Info: Printing legup type VHDL packages to file: hls_output/rtl/smarthls_types_pkg.vhd
Info: Outputting VHDL wrapper for top-level module: sum_top.
Info: Printing RTL to file.
Info: Outputting top-level module: sum_top.
Info: Exporting IP modules.
Info: Generating HDL+ Tcl script to be imported in SmartDesign: /home/adhamragab/legup/examples/user_guide_examples/struct_sum/hls_output/scripts/create_hdl_plus.tcl.
Info: Verilog output file(s): hls_output/rtl/struct_sum_sum.v
Info: SmartHLS summary report(s): hls_output/reports/summary.hls.sum.rpt.
