# -------------------------------------------------------------------------- #
#
# Copyright (C) 2025  Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Altera and sold by Altera or its authorized distributors.  Please
# refer to the Altera Software License Subscription Agreements 
# on the Quartus Prime software download page.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
# Date created = 00:29:34  April 15, 2025
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		RISCV_core_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Intel recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY RISCV_core
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 24.1STD.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "00:29:34  APRIL 15, 2025"
set_global_assignment -name LAST_QUARTUS_VERSION "24.1std.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "Questa Intel FPGA (SystemVerilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "SYSTEMVERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler" -entity ProgramCounter.sv
set_global_assignment -name EDA_INPUT_GND_NAME GND -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity ProgramCounter.sv -section_id eda_design_synthesis
set_global_assignment -name SYSTEMVERILOG_FILE RISCV_core/RISCV_core.sv
set_global_assignment -name SYSTEMVERILOG_FILE InstructionMemory.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProgramCounter.sv
set_global_assignment -name SYSTEMVERILOG_FILE decoder.sv
set_global_assignment -name SYSTEMVERILOG_FILE ALU.sv
set_global_assignment -name SYSTEMVERILOG_FILE RegisterFile.sv
set_global_assignment -name SYSTEMVERILOG_FILE types.sv
set_global_assignment -name SYSTEMVERILOG_FILE wr_data_mux.sv
set_location_assignment PIN_M23 -to clk
set_location_assignment PIN_AB28 -to enable
set_location_assignment PIN_R24 -to reset
set_location_assignment PIN_G19 -to LED_x31[0]
set_location_assignment PIN_F19 -to LED_x31[1]
set_location_assignment PIN_E19 -to LED_x31[2]
set_location_assignment PIN_F21 -to LED_x31[3]
set_location_assignment PIN_F18 -to LED_x31[4]
set_location_assignment PIN_E18 -to LED_x31[5]
set_location_assignment PIN_J19 -to LED_x31[6]
set_location_assignment PIN_H19 -to LED_x31[7]
set_location_assignment PIN_J17 -to LED_x31[8]
set_location_assignment PIN_G17 -to LED_x31[9]
set_location_assignment PIN_J15 -to LED_x31[10]
set_location_assignment PIN_H16 -to LED_x31[11]
set_location_assignment PIN_J16 -to LED_x31[12]
set_location_assignment PIN_H17 -to LED_x31[13]
set_location_assignment PIN_F15 -to LED_x31[14]
set_location_assignment PIN_G15 -to LED_x31[15]
set_global_assignment -name SDC_FILE SDC1.sdc
set_location_assignment PIN_Y24 -to debug_a
set_location_assignment PIN_Y23 -to debug_b
set_location_assignment PIN_H15 -to debug_led
set_global_assignment -name SDC_FILE output_files/RISCV_core.sdc
set_global_assignment -name SIGNALTAP_FILE output_files/RISCV_core.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top