#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Aug 26 20:15:39 2022
# Process ID: 1011
# Current directory: /home/jesudara/Desktop/FPGA_projects/Vivdao
# Command line: vivado
# Log file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.log
# Journal file: /home/jesudara/Desktop/FPGA_projects/Vivdao/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/jesudara/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
create_project counter_verilog /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 6640.012 ; gain = 106.547 ; free physical = 1571 ; free virtual = 3278
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v w ]
add_files /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: counter
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 7015.707 ; gain = 151.383 ; free physical = 967 ; free virtual = 2862
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (1#1) [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7068.457 ; gain = 204.133 ; free physical = 998 ; free virtual = 2895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7071.426 ; gain = 207.102 ; free physical = 996 ; free virtual = 2894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7071.426 ; gain = 207.102 ; free physical = 996 ; free virtual = 2894
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7180.207 ; gain = 0.000 ; free physical = 903 ; free virtual = 2812
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 7262.305 ; gain = 397.980 ; free physical = 798 ; free virtual = 2711
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 7262.305 ; gain = 553.418 ; free physical = 797 ; free virtual = 2710
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v w ]
add_files -fileset sim_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v
update_compile_order -fileset sim_1
open_project /home/jesudara/Desktop/FPGA_projects/Vivdao/data_selector_verilog/data_selector_verilog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
current_project counter_verilog
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_count_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_count
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Q' [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.test_count
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_count_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/xsim.dir/test_count_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim/xsim.dir/test_count_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Aug 26 21:14:40 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Aug 26 21:14:40 2022...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7488.684 ; gain = 0.000 ; free physical = 221 ; free virtual = 2480
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_count_behav -key {Behavioral:sim_1:Functional:test_count} -tclbatch {test_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 7697.281 ; gain = 208.598 ; free physical = 168 ; free virtual = 2436
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7697.281 ; gain = 0.000 ; free physical = 232 ; free virtual = 2435
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_count_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'Q' [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.test_count
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_count_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_count_behav -key {Behavioral:sim_1:Functional:test_count} -tclbatch {test_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7697.281 ; gain = 0.000 ; free physical = 293 ; free virtual = 2435
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_count' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_count_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/sim_1/new/test_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_count
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto f34b717f153b4bfbaee13767817bc65a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_count_behav xil_defaultlib.test_count xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.test_count
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_count_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_count_behav -key {Behavioral:sim_1:Functional:test_count} -tclbatch {test_count.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source test_count.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_count_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7697.281 ; gain = 0.000 ; free physical = 238 ; free virtual = 2402
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 4
[Fri Aug 26 21:39:57 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7697.281 ; gain = 0.000 ; free physical = 1020 ; free virtual = 2457
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list Clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[0]}]]
place_ports Clock T17
place_ports {Q[0]} L1
place_ports {Q[1]} P1
place_ports {Q[2]} N3
set_property package_pin "" [get_ports [list  {Q[3]}]]
place_ports {Q[3]} P3
file mkdir /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc w ]
add_files -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc
set_property target_constrs_file /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc [current_fileset -constrset]
save_constraints -force
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc]
Finished Parsing XDC File [/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 21:47:50 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Fri Aug 26 21:48:52 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_cont.xdc
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 21:51:37 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
close_project
close_project
open_project /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7930.883 ; gain = 0.000 ; free physical = 1145 ; free virtual = 2415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list Clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[0]}]]
set_property SLEW SLOW [get_ports [list {Q[3]}]]
set_property SLEW SLOW [get_ports [list {Q[2]}]]
set_property PULLTYPE NONE [get_ports [list Clock]]
place_ports Clock R2
place_ports {Q[3]} L1
place_ports {Q[2]} P1
place_ports {Q[1]} N3
place_ports {Q[0]} P3
set_property PULLTYPE PULLUP [get_ports [list Clock]]
set_property OFFCHIP_TERM NONE [get_ports [list Clock]]
set_property DRIVE 12 [get_ports [list {Q[3]}]]
set_property OFFCHIP_TERM NONE [get_ports [list Clock]]
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc w ]
add_files -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc
set_property target_constrs_file /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 21:57:34 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
close_design
launch_runs impl_1 -jobs 4
[Fri Aug 26 21:59:02 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7930.883 ; gain = 0.000 ; free physical = 1062 ; free virtual = 2260
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list Clock]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[2]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[1]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {Q[0]}]]
set_property PULLTYPE PULLUP [get_ports [list Clock]]
set_property OFFCHIP_TERM NONE [get_ports [list Clock]]
place_ports Clock R2
place_ports {Q[3]} L1
place_ports {Q[2]} P1
place_ports {Q[1]} N3
place_ports {Q[0]} P3
close [ open /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc w ]
add_files -fileset constrs_1 /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc
set_property target_constrs_file /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.srcs/constrs_1/new/counter_con.xdc [current_fileset -constrset]
save_constraints -force
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:16:18 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:18:02 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:21:17 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:22:03 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:23:14 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:24:09 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:25:52 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:26:49 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 26 22:29:47 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0A3A
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:37:03 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
close_hw
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:40:01 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 26 22:43:00 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0A3A
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183B5A0A3A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0A3A
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:52:21 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 22:53:17 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 26 22:54:28 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:06:40
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B5A0A3A
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug 26 22:59:17 2022] Launched synth_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Aug 26 23:00:02 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Aug 26 23:01:47 2022] Launched impl_1...
Run output will be captured here: /home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/jesudara/Desktop/FPGA_projects/Vivdao/counter_verilog/counter_verilog.runs/impl_1/counter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 26 23:05:39 2022...
