
/*
 * Axera AX620X clock driver
 *
 * Copyright (c) 2019-2020 Axera Technology Co., Ltd.
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */
#ifndef __DT_BINDINGS_CLOCK_AX620X_H
#define __DT_BINDINGS_CLOCK_AX620X_H

/*cpu clk*/
#define AX620X_CLK_H_SSI_SEL           0
#define AX620X_CLK_EMMC_CARD_SEL       1
#define AX620X_CLK_CPU_SEL             2
#define AX620X_CLK_BUS_FLASH_SEL       3
#define AX620X_CLK_H_SSI_EB            4
#define AX620X_CLK_EMMC_CARD_EB        5
#define AX620X_CLK_CPU_24M_EB          6
#define AX620X_CLK_BROM_EB             7
#define AX620X_PCLK_CPU_PERFMNR_EB     8
#define AX620X_PCLK_CPU_DBGMNR_EB      9
#define AX620X_HCLK_SPI_EB             10
#define AX620X_CLK_ROSC_EB             11
#define AX620X_CLK_PERFMNR_24M_EB      12
#define AX620X_CLK_LPC_CPU_EB              13
#define AX620X_CLK_EMMC_EB             14
#define AX620X_CLK_CS_APB_EB           15
#define AX620X_CLK_CPU_DBG_EB          16
#define AX620X_ACLK_CPU_PERFMNR_EB     17
#define AX620X_ACLK_CPU_DBGMNR_EB      18
#define AX620X_CLK_H_SSI_DIVN          19
#define AX620X_CLK_EMMC_CARD_DIVN      20
#define AX620X_CPU_NR_CLKS             (AX620X_CLK_EMMC_CARD_DIVN + 1)

/*common clk*/
#define AX620X_REF24M                         0
#define AX620X_CPLL                           1
#define AX620X_CPUPLL                         2
#define AX620X_HPLL                           3
#define AX620X_NPLL                           4
#define AX620X_VPLL0                          5
#define AX620X_VPLL1                          6
#define AX620X_EPLL                           7
#define AX620X_DPLL                           8
#define AX620X_CPLL_2496M                     9
#define AX620X_CPLL_1248M                     10
#define AX620X_CPLL_12M                       11
#define AX620X_CPLL_624M                      12
#define AX620X_CPLL_416M                      13
#define AX620X_CPLL_249P6M                    14
#define AX620X_CPLL_312M                      15
#define AX620X_CPLL_208M                      16
#define AX620X_CPLL_19P2M                     17
#define AX620X_CPLL_156M                      18
#define AX620X_CPLL_24M                       19
#define AX620X_CPLL_78M                       20
#define AX620X_CPLL_39M                       21
#define AX620X_CPLL_26M                       22
#define AX620X_HPLL_1228P8M                   23
#define AX620X_HPLL_245P76M                   24
#define AX620X_HPLL_49p152M                   25
#define AX620X_HPLL_81P92M                    26
#define AX620X_HPLL_24P576M                   27
#define AX620X_HPLL_16P384M                   28
#define AX620X_HPLL_40P96M                    29
#define AX620X_HPLL_12P288M                   30
#define AX620X_HPLL_20P48M                    31
#define AX620X_HPLL_4096K                     32
#define AX620X_NPLL_1600M                     33
#define AX620X_NPLL_800M                      34
#define AX620X_NPLL_400M                      35
#define AX620X_NPLL_200M                      36
#define AX620X_NPLL_100M                      37
#define AX620X_NPLL_50M                       38
#define AX620X_NPLL_25M                       39
#define AX620X_NPLL_533M                      40
#define AX620X_VPLL0_1188M                    41
#define AX620X_VPLL0_108M                     42
#define AX620X_VPLL0_594M                     43
#define AX620X_VPLL0_198M                     44
#define AX620X_VPLL0_118P8M                    45
#define AX620X_VPLL0_297M                     46
#define AX620X_VPLL0_148P5M                   47
#define AX620X_VPLL0_27M                      48
#define AX620X_VPLL0_74P25M                   49
#define AX620X_VPLL0_37P125M                  50
#define AX620X_VPLL1_1188M                    51
#define AX620X_VPLL1_108M                     52
#define AX620X_VPLL1_594M                     53
#define AX620X_VPLL1_198M                     54
#define AX620X_VPLL1_118P8M                   55
#define AX620X_VPLL1_297M                     56
#define AX620X_VPLL1_148M                     57
#define AX620X_VPLL1_27M                      58
#define AX620X_VPLL1_74P25M                   59
#define AX620X_VPLL1_37P125M                  60
#define AX620X_EPLL_1500M                     61
#define AX620X_EPLL_500M                      62
#define AX620X_EPLL_750M                      63
#define AX620X_EPLL_250M                      64
#define AX620X_EPLL_375M                      65
#define AX620X_EPLL_100M                      66
#define AX620X_EPLL_125M                      67
#define AX620X_EPLL_20M                       68
#define AX620X_EPLL_50M                       69
#define AX620X_EPLL_62P5M                     70
#define AX620X_EPLL_10M                       71
#define AX620X_EPLL_25M                       72
#define AX620X_EPLL_31P25M                    73
#define AX620X_EPLL_5M                        74
#define AX620X_DPLL_3200M                     75
#define AX620X_DPLL_1600M                     76
#define AX620X_DPLL_800M                      77
#define AX620X_DPLL_400M                      78
#define AX620X_DPLL_200M                      79
#define AX620X_DPLL_100M                      80
#define AX620X_DPLL_50M                       81
#define AX620X_DPLL_25M                       82
#define AX620X_CPUPLL_1200M                   83
#define AX620X_CPUPLL_600M                    84
#define AX620X_CPUPLL_300M                    85
#define AX620X_CPUPLL_150M                    86
#define AX620X_CPUPLL_75M                     87
#define AX620X_CPUPLL_25M                     88
#define AX620X_ACLK_ISP_TOP_SEL               89
#define AX620X_ACLK_CPU_TOP_SEL               90
#define AX620X_MCLK5_SEL                      91
#define AX620X_MCLK4_SEL                      92
#define AX620X_MCLK3_SEL                      93
#define AX620X_MCLK2_SEL                      94
#define AX620X_MCLK1_SEL                      95
#define AX620X_MCLK0_SEL                      96
#define AX620X_CLK_WDT_SEL                    97
#define AX620X_CLK_VI_SEL                     98
#define AX620X_CLK_TMR64_SEL                  99
#define AX620X_CLK_TMR32_COMM_SEL                  100
#define AX620X_CLK_RISCV_BUS_SEL              101
#define AX620X_CLK_NX_VO1_COMM_SEL                 102
#define AX620X_CLK_NX_VO0_COMM_SEL                 103
#define AX620X_CLK_ISP_MM_SEL                 104
#define AX620X_CLK_DBC_GPIO_SEL               105
#define AX620X_CLK_1X_VO1_COMM_SEL                 106
#define AX620X_CLK_1X_VO0_COMM_SEL                 107
#define AX620X_ACLK_VPU_TOP_SEL               108
#define AX620X_ACLK_OCM_TOP_SEL               109
#define AX620X_ACLK_NN_TOP_SEL                110
#define AX620X_ACLK_MM_TOP_SEL                111
#define AX620X_PCLK_TOP_SEL                   112
#define AX620X_CLK_WDT_EB                     113
#define AX620X_CLK_VI_EB                      114
#define AX620X_CLK_TMR_SYNC_EB                115
#define AX620X_CLK_TMR64_COMM_EB                   116
#define AX620X_CLK_TMR32_COMM_EB                   117
#define AX620X_CLK_NX_VO1_COMM_EB                  118
#define AX620X_CLK_NX_VO0_COMM_EB                  119
#define AX620X_CLK_ISP_MM_EB                  120
#define AX620X_CLK_DPHYTX_TLB_EB              121
#define AX620X_CLK_DPHYRX_TLB_EB              122
#define AX620X_CLK_AUDIO_TLB_EB               123
#define AX620X_CLK_1X_VO1_COMM_EB                  124
#define AX620X_CLK_1X_VO0_COMM_EB                  125
#define AX620X_MCLK5_EB                       126
#define AX620X_MCLK4_EB                       127
#define AX620X_MCLK3_EB                       128
#define AX620X_MCLK2_EB                       129
#define AX620X_MCLK1_EB                       130
#define AX620X_MCLK0_EB                       131
#define AX620X_PCLK_WDT_EB                    132
#define AX620X_PCLK_TMR64_COMM_EB                  133
#define AX620X_PCLK_TMR32_EB                  134
#define AX620X_PCLK_THM_EB                    135
#define AX620X_PCLK_PLLC_EB                   136
#define AX620X_PCLK_PERF_MNR_EB               137
#define AX620X_PCLK_AXI_ADDR_REMAP_EB         138
#define AX620X_CLK_THM_EB                     139
#define AX620X_CLK_SLV_RTC_EB                 140
#define AX620X_CLK_RISCV_EB                   141
#define AX620X_CLK_PINMUX_EB                  142
#define AX620X_CLK_PERF_MNR_24M_EB            143
#define AX620X_CLK_OCM_PERF_MNR_BW_24M_EB     144
#define AX620X_CLK_EFS_EB                     145
#define AX620X_CLK_BW_CPU2DDR_24M_EB          146
#define AX620X_CLK_AXI_TMO_COMM_EB                 147
#define AX620X_ACLK_PERF_MNR_EB               148
#define AX620X_ACLK_DBG_MNR_EB                149
#define AX620X_RTC_SYS_24M_EB                 150
#define AX620X_MCLK5_DIVN                     151
#define AX620X_MCLK4_DIVN                     152
#define AX620X_MCLK3_DIVN                     153
#define AX620X_MCLK2_DIVN                     154
#define AX620X_MCLK1_DIVN                     155
#define AX620X_MCLK0_DIVN                     156
#define AX620X_CLK_NX_VO1_DIVN                157
#define AX620X_CLK_NX_VO0_DIVN                158
#define AX620X_CLK_1X_VO1_DIVN                159
#define AX620X_CLK_1X_VO0_DIVN                160
#define AX620X_CLK_RTC_OUT_32K                161
#define AX620X_COMMON_NR_CLKS                 (AX620X_CLK_RTC_OUT_32K + 1)

/*ddr clk*/
#define AX620X_CLK_DDR_SEL              0
#define AX620X_CLK_DDR_PORT4_SEL        1
#define AX620X_CLK_DDR_PORT3_SEL        2
#define AX620X_CLK_DDR_PORT2_SEL        3
#define AX620X_CLK_DDR_PORT1_SEL        4
#define AX620X_CLK_DDR_PORT0_SEL        5
#define AX620X_CLK_DDR_GLB_SEL          6
#define AX620X_CLK_DDR_24M_EB           7
#define AX620X_PCLK_DPLL_EB             8
#define AX620X_PCLK_DFI_MNR_EB          9
#define AX620X_PCLK_DDRMC_EB            10
#define AX620X_CLK_TLB_EB               11
#define AX620X_CLK_PERF_MNR4_24M_EB     12
#define AX620X_CLK_PERF_MNR3_24M_EB     13
#define AX620X_CLK_PERF_MNR2_24M_EB     14
#define AX620X_CLK_PERF_MNR1_24M_EB     15
#define AX620X_CLK_PERF_MNR0_24M_EB     16
#define AX620X_CLK_DFI_MNR_EB           17
#define AX620X_CLK_DFI_MNR_24M_EB       18
#define AX620X_CLK_DDRPHY_4X_IN_EB      19
#define AX620X_CLK_DDRPHY_1X_IN_EB      20
#define AX620X_CLK_DDRMC_REF_EB         21
#define AX620X_CLK_DDRMC_EB             22
#define AX620X_CLK_DDRMC_D2_EB          23
#define AX620X_CLK_DDR_LPCTRL_EB        24
#define AX620X_ACLK_PERF_MNR4_EB        25
#define AX620X_ACLK_PERF_MNR3_EB        26
#define AX620X_ACLK_PERF_MNR2_EB        27
#define AX620X_ACLK_PERF_MNR1_EB        28
#define AX620X_ACLK_PERF_MNR0_EB        29
#define AX620X_ACLK_DDRMC_PORT4_EB      30
#define AX620X_ACLK_DDRMC_PORT3_EB      31
#define AX620X_ACLK_DDRMC_PORT2_EB      32
#define AX620X_ACLK_DDRMC_PORT1_EB      33
#define AX620X_ACLK_DDRMC_PORT0_EB      34
#define AX620X_ACLK_DBG_MNR4_EB         35
#define AX620X_ACLK_DBG_MNR3_EB         36
#define AX620X_ACLK_DBG_MNR2_EB         37
#define AX620X_ACLK_DBG_MNR1_EB         38
#define AX620X_ACLK_DBG_MNR0_EB         39
#define AX620X_PCLK_PERF_MNR4_EB        40
#define AX620X_PCLK_PERF_MNR3_EB        41
#define AX620X_PCLK_PERF_MNR2_EB        42
#define AX620X_PCLK_PERF_MNR1_EB        43
#define AX620X_PCLK_PERF_MNR0_EB        44
#define AX620X_PCLK_FW_OTHERS_EB        45
#define AX620X_PCLK_FW_NPU_EB           46
#define AX620X_DDR_NR_CLKS              (AX620X_PCLK_FW_NPU_EB + 1)

/*dispc clk*/
#define AX620X_CLK_DPHY_TX_ESC_SEL            0
#define AX620X_CLK_DISPC_GLB_SEL              1
#define AX620X_CLK_DPHY_TX_REF_EB             2
#define AX620X_CLK_DPHY_TX_ESC_EB             3
#define AX620X_PCLK_LVDS_TX_EB                4
#define AX620X_PCLK_DSI_EB                    5
#define AX620X_PCLK_CSI_EB                    6
#define AX620X_CLK_DSI_TX_ESC_EB              7
#define AX620X_CLK_DSI_SYS_EB                 8
#define AX620X_CLK_DPHY_TX_PLL_DIV7_CG_EB     9
#define AX620X_CLK_DPHY_TX_PLL_CG_EB          10
#define AX620X_CLK_DPHY2DSI_HS_EB             11
#define AX620X_CLK_DPHY2CSI_HS_EB             12
#define AX620X_CLK_CSI_TX_ESC_EB              13
#define AX620X_DISPC_NR_CLKS                  (AX620X_CLK_CSI_TX_ESC_EB + 1)

/*flash clk*/
#define AX620X_RGMII_EPHY_CLK_SEL           0
#define AX620X_CLK_SPI_S_SEL                1
#define AX620X_CLK_SDIO_M_CARD_SEL          2
#define AX620X_CLK_SD_CARD_SEL              3
#define AX620X_CLK_NX_VO1_SEL               4
#define AX620X_CLK_NX_VO0_SEL               5
#define AX620X_CLK_GZIPD_CORE_SEL           6
#define AX620X_CLK_FLASH_GLB_SEL            7
#define AX620X_CLK_EMAC_RGMII_TX_SEL        8
#define AX620X_CLK_1X_VO1_SEL               9
#define AX620X_CLK_1X_VO0_SEL               10
#define AX620X_USB_REF_ALT_CLK_EB           11
#define AX620X_EPHY_CLK_EB                  12
#define AX620X_CLK_USB_REF_EB               13
#define AX620X_CLK_SPI_S_EB                 14
#define AX620X_CLK_SDIO_M_CARD_EB           15
#define AX620X_CLK_SD_CARD_EB               16
#define AX620X_CLK_NX_VO1_EB                17
#define AX620X_CLK_NX_VO0_EB                18
#define AX620X_CLK_GZIPD_CORE_EB            19
#define AX620X_CLK_FLASH_24M_EB             20
#define AX620X_CLK_EMAC_RMII_PHY_EB         21
#define AX620X_CLK_EMAC_RGMII_TX_EB         22
#define AX620X_CLK_EMAC_PTP_REF_EB          23
#define AX620X_CLK_1X_VO1_EB                24
#define AX620X_CLK_1X_VO0_EB                25
#define AX620X_PCLK_SPINLOCK_EB             26
#define AX620X_PCLK_SDIO_M_EB               27
#define AX620X_PCLK_SD_M_EB                 28
#define AX620X_PCLK_PINMUX_EB               29
#define AX620X_PCLK_MAILBOX_EB              30
#define AX620X_PCLK_AX_DMA_EB               31
#define AX620X_PCLK_AX_DMA_CFG_EB           32
#define AX620X_HCLK_SPI_S_EB                33
#define AX620X_CLK_LPC_FLASH_EB                   34
#define AX620X_CLK_GZIPD_EB                 35
#define AX620X_CLK_BW_FLASH_DATA_24M_EB     36
#define AX620X_CLK_BW_EMAC_24M_EB           37
#define AX620X_CLK_BW_AXDMA_24M_EB          38
#define AX620X_CLK_AXI_TMO_FLASH_EB               39
#define AX620X_BUS_CLK_USB_EB               40
#define AX620X_ACLK_SDIO_M_EB               41
#define AX620X_ACLK_SD_M_EB                 42
#define AX620X_ACLK_EMAC_EB                 43
#define AX620X_ACLK_AX_DMA_EB               44
#define AX620X_ACLK_AX_DMA_CFG_EB           45
#define AX620X_CLK_SD_CARD_DIVN             46
#define AX620X_CLK_NX_VO1_DIVN_FLASH              47
#define AX620X_CLK_NX_VO0_DIVN_FLASH              48
#define AX620X_CLK_1X_VO1_DIVN_FLASH              49
#define AX620X_CLK_1X_VO0_DIVN_FLASH              50
#define AX620X_CLK_SDIO_M_CARD_DIVN         51
#define AX620X_FLASH_NR_CLKS                (AX620X_CLK_SDIO_M_CARD_DIVN + 1)

/*isp clk*/
#define AX620X_CLK_ISP_TOP_SEL             0
#define AX620X_CLK_ISP_AXI_SEL             1
#define AX620X_CLK_IR_SEL                  2
#define AX620X_CLK_CSIRX_CFG_SEL           3
#define AX620X_CLK_PPI_TXCLKESC_ALL_EB     4
#define AX620X_CLK_ISP_ITS_EB              5
#define AX620X_CLK_ISP_24M_EB              6
#define AX620X_CLK_IR_EB                   7
#define AX620X_CLK_DPHY_RX_REF_EB          8
#define AX620X_CLK_CFG_PHY_EB              9
#define AX620X_PCLK_TMR64_ISP_EB               10
#define AX620X_PCLK_CSIRX1_EB              11
#define AX620X_PCLK_CSIRX0_EB              12
#define AX620X_CLK_TMR64_ISP_EB                13
#define AX620X_CLK_SYS_PIXEL1_EB           14
#define AX620X_CLK_SYS_PIXEL0_EB           15
#define AX620X_CLK_LPC_ISP_EB                  16
#define AX620X_CLK_CORE_EB                 17
#define AX620X_CLK_BW_24M_ISP_EB               18
#define AX620X_CLK_AXI_TMO_ISP_EB              19
#define AX620X_ISP_NR_CLKS                 (AX620X_CLK_AXI_TMO_ISP_EB + 1)

/*mm clk*/
#define AX620X_CLK_VPP_SRC_SEL           0
#define AX620X_CLK_TDP_SRC_SEL           1
#define AX620X_CLK_MM_GLB_SEL            2
#define AX620X_CLK_IVE_SRC_SEL           3
#define AX620X_CLK_GDC_SRC_SEL           4
#define AX620X_CLK_DPU_SRC_SEL           5
#define AX620X_CLK_DPU_OUT_SEL           6
#define AX620X_CLK_DPU_LITE_SRC_SEL      7
#define AX620X_CLK_DPU_LITE_OUT_SEL      8
#define AX620X_CLK_CSI_ASYNC_SEL         9
#define AX620X_CLK_AXI2CSI_SRC_SEL       10
#define AX620X_CLK_MM_24M_EB             11
#define AX620X_CLK_DPU_OUT_EB            12
#define AX620X_CLK_DPU_LITE_OUT_EB       13
#define AX620X_CLK_CSI_ASYNC_EB          14
#define AX620X_PCLK_VPP_EB               15
#define AX620X_PCLK_TDP_EB               16
#define AX620X_PCLK_IVE_EB               17
#define AX620X_PCLK_GDC_EB               18
#define AX620X_PCLK_DPU_LITE_EB          19
#define AX620X_PCLK_DPU_EB               20
#define AX620X_PCLK_CMD_EB               21
#define AX620X_PCLK_AXI2CSI_EB           22
#define AX620X_CLK_VPP_SCL4_EB           23
#define AX620X_CLK_VPP_SCL3_EB           24
#define AX620X_CLK_VPP_SCL2_EB           25
#define AX620X_CLK_VPP_SCL1_EB           26
#define AX620X_CLK_VPP_SCL0_EB           27
#define AX620X_CLK_VPP_EB                28
#define AX620X_CLK_TDP_EB                29
#define AX620X_CLK_LPC_MM_EB                30
#define AX620X_CLK_IVE_EB                31
#define AX620X_CLK_GDC_EB                32
#define AX620X_CLK_FBCD_EB               33
#define AX620X_CLK_FBC_EB                34
#define AX620X_CLK_DPU_LITE_EB           35
#define AX620X_CLK_DPU_EB                36
#define AX620X_CLK_CMD_EB                37
#define AX620X_CLK_BW_24M_MM_EB             38
#define AX620X_CLK_AXI_TMO_MM_EB            39
#define AX620X_CLK_AXI2CSI_EB            40
#define AX620X_CLK_DPU_OUT_DIVN          41
#define AX620X_CLK_DPU_LITE_OUT_DIVN     42
#define AX620X_MM_NR_CLKS                (AX620X_CLK_DPU_LITE_OUT_DIVN + 1)

/*periph clk*/
#define AX620X_SCLK_I2S_TDM_SEL         0
#define AX620X_SCLK_I2S_M_SEL           1
#define AX620X_CLK_WDT2_SEL             2
#define AX620X_CLK_WDT0_SEL             3
#define AX620X_CLK_UART_SEL             4
#define AX620X_CLK_TMR64_1_SEL          5
#define AX620X_CLK_TMR64_0_SEL          6
#define AX620X_CLK_TMR32_PERI_SEL            7
#define AX620X_CLK_TIMER_SEL            8
#define AX620X_CLK_SPI_M2_SEL           9
#define AX620X_CLK_SPI_M1_SEL           10
#define AX620X_CLK_SPI_M0_SEL           11
#define AX620X_CLK_I2S_REF0_SEL         12
#define AX620X_CLK_I2C_SEL              13
#define AX620X_CLK_GPIO_SEL             14
#define AX620X_CLK_CE_BUS_SEL           15
#define AX620X_SCLK_I2S_TDM_EB          16
#define AX620X_SCLK_I2S_M_EB            17
#define AX620X_CLK_WDT2_EB              18
#define AX620X_CLK_WDT0_EB              19
#define AX620X_CLK_UART_EB              20
#define AX620X_CLK_TMR64_1_EB           21
#define AX620X_CLK_TMR64_0_EB           22
#define AX620X_CLK_TMR32_EB             23
#define AX620X_CLK_TIMER_EB             24
#define AX620X_CLK_SPI_M2_EB            25
#define AX620X_CLK_SPI_M1_EB            26
#define AX620X_CLK_SPI_M0_EB            27
#define AX620X_CLK_PERIPH_24M_EB        28
#define AX620X_CLK_I2S_REF0_EB          29
#define AX620X_CLK_I2S_AUDIO_REF_EB     30
#define AX620X_CLK_I2C_EB               31
#define AX620X_CLK_GPIO_EB              32
#define AX620X_CLK_CE_CNT_EB            33
#define AX620X_CLK_TIMER0_EB            34
#define AX620X_CLK_PWM23_EB             35
#define AX620X_CLK_PWM22_EB             36
#define AX620X_CLK_PWM21_EB             37
#define AX620X_CLK_PWM20_EB             38
#define AX620X_CLK_PWM13_EB             39
#define AX620X_CLK_PWM12_EB             40
#define AX620X_CLK_PWM11_EB             41
#define AX620X_CLK_PWM10_EB             42
#define AX620X_CLK_PWM03_EB             43
#define AX620X_CLK_PWM02_EB             44
#define AX620X_CLK_PWM01_EB             45
#define AX620X_CLK_PWM00_EB             46
#define AX620X_CLK_LPC_PERI_EB               47
#define AX620X_CLK_I2C_SLV1_EB          48
#define AX620X_CLK_I2C_SLV0_EB          49
#define AX620X_CLK_I2C_MST7_EB          50
#define AX620X_CLK_I2C_MST6_EB          51
#define AX620X_CLK_I2C_MST5_EB          52
#define AX620X_CLK_I2C_MST4_EB          53
#define AX620X_CLK_I2C_MST3_EB          54
#define AX620X_CLK_I2C_MST2_EB          55
#define AX620X_CLK_I2C_MST1_EB          56
#define AX620X_CLK_I2C_MST0_EB          57
#define AX620X_CLK_GPIO3_EB             58
#define AX620X_CLK_GPIO2_EB             59
#define AX620X_CLK_GPIO1_EB             60
#define AX620X_CLK_GPIO0_EB             61
#define AX620X_CLK_DW_DMA_EB            62
#define AX620X_CLK_AXI_TMO_PERI_EB           63
#define AX620X_ACLK_CE_EB               64
#define AX620X_ACLK_AX_DMA_PER_EB       65
#define AX620X_PCLK_PWM0_EB             66
#define AX620X_PCLK_I2S_TDM_S_EB        67
#define AX620X_PCLK_I2S_TDM_M_EB        68
#define AX620X_PCLK_I2S_S_EB            69
#define AX620X_PCLK_I2S_M_EB            70
#define AX620X_PCLK_I2C_SLV1_EB         71
#define AX620X_PCLK_I2C_SLV0_EB         72
#define AX620X_PCLK_I2C_MST7_EB         73
#define AX620X_PCLK_I2C_MST6_EB         74
#define AX620X_PCLK_I2C_MST5_EB         75
#define AX620X_PCLK_I2C_MST4_EB         76
#define AX620X_PCLK_I2C_MST3_EB         77
#define AX620X_PCLK_I2C_MST2_EB         78
#define AX620X_PCLK_I2C_MST1_EB         79
#define AX620X_PCLK_I2C_MST0_EB         80
#define AX620X_PCLK_GPIO3_EB            81
#define AX620X_PCLK_GPIO2_EB            82
#define AX620X_PCLK_GPIO1_EB            83
#define AX620X_PCLK_GPIO0_EB            84
#define AX620X_PCLK_CE_EB               85
#define AX620X_PCLK_AX_DMA_PER_EB       86
#define AX620X_CLK_UART5_EB             87
#define AX620X_CLK_UART4_EB             88
#define AX620X_CLK_UART3_EB             89
#define AX620X_CLK_UART2_EB             90
#define AX620X_CLK_UART1_EB             91
#define AX620X_CLK_UART0_EB             92
#define AX620X_CLK_TMR32_3_EB           93
#define AX620X_CLK_TMR32_2_EB           94
#define AX620X_CLK_TMR32_1_EB           95
#define AX620X_CLK_TMR32_0_EB           96
#define AX620X_CLK_TIMER1_EB            97
#define AX620X_PCLK_WDT2_EB             98
#define AX620X_PCLK_WDT0_EB             99
#define AX620X_PCLK_UART5_EB            100
#define AX620X_PCLK_UART4_EB            101
#define AX620X_PCLK_UART3_EB            102
#define AX620X_PCLK_UART2_EB            103
#define AX620X_PCLK_UART1_EB            104
#define AX620X_PCLK_UART0_EB            105
#define AX620X_PCLK_TMR64_1_EB          106
#define AX620X_PCLK_TMR64_0_EB          107
#define AX620X_PCLK_TMR32_3_EB          108
#define AX620X_PCLK_TMR32_2_EB          109
#define AX620X_PCLK_TMR32_1_EB          110
#define AX620X_PCLK_TMR32_0_EB          111
#define AX620X_PCLK_TIMER1_EB           112
#define AX620X_PCLK_TIMER0_EB           113
#define AX620X_PCLK_SPI_M2_EB           114
#define AX620X_PCLK_SPI_M1_EB           115
#define AX620X_PCLK_SPI_M0_EB           116
#define AX620X_PCLK_PWM2_EB             117
#define AX620X_PCLK_PWM1_EB             118
#define AX620X_SCLK_I2S_TDM_DIVN        119
#define AX620X_SCLK_I2S_M_DIVN          120
#define AX620X_CLK_I2S_REF0_DIVN        121
#define AX620X_PERIPH_NR_CLKS           (AX620X_CLK_I2S_REF0_DIVN + 1)

/*vpu clk*/
#define AX620X_CLK_VPU_GLB_SEL        0
#define AX620X_CLK_VDEC_SRC_SEL       1
#define AX620X_CLK_JENC_SRC_SEL       2
#define AX620X_CLK_VPU_24M_EB         3
#define AX620X_CLK_VENC_EB            4
#define AX620X_CLK_VDEC_EB            5
#define AX620X_CLK_LPC_VPU_EB             6
#define AX620X_CLK_JENC_EB            7
#define AX620X_CLK_BW_VENC_24M_EB     8
#define AX620X_CLK_BW_VDEC_24M_EB     9
#define AX620X_CLK_BW_JENC_24M_EB     10
#define AX620X_CLK_AXI_TMO_VPU_EB         11
#define AX620X_VPU_NR_CLKS            (AX620X_CLK_AXI_TMO_VPU_EB + 1)

#endif
