// Seed: 1397270080
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  always @(posedge 1'b0 or posedge id_1) id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    output tri1 id_2,
    output wor id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_2 = 1;
  wire id_7;
  wire id_8 = id_7;
  supply1 id_9 = 1'b0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
endmodule
