<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="google-site-verification" content="GmlYhFFEYWFNsA3t2kewJ4asQ-JwxUuO1VziCI9Hu6I" />
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel="stylesheet" href="css/jemdoc.css" type="text/css" />
<title>Homepage | Sukanta Dey@Intel</title>
<link rel="shortcut icon" href="img/favicon.ico" />
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Sukanta Dey</div>
<div class="menu-item"><a href="index.html" class="current">About</a></div>
<div class="menu-item"><a href="bio.html">Biography</a></div>
<div class="menu-item"><a href="res.html">Research</a></div>
<div class="menu-item"><a href="publications.html">Publications</a></div>
<div class="menu-item"><a href="exp.html">Experiences</a></div>
<div class="menu-item"><a href="blog.html">Blog</a></div>
<div class="menu-item"><a href="con.html">Contact</a></div>
<div class="menu-category"><br /> <br /></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
<div class="menu-category"><br /> <br /> <br /> <br /></div>
</td>
<td id="layout-content">
<table class="imgtable"><tr><td>
<img src="img/img.jpg" alt="" width="190px" />&nbsp;</td>
  <td align="left"><h1>Sukanta Dey, Ph.D.</h1> 
<p> 
Senior EDA Tools Software Engineer<br/>
<a href="https://www.intel.com/" target=&ldquo;blank&rdquo;>Intel Corporation</a> <br />
<a href="https://www.santaclaraca.gov/" target=&ldquo;blank&rdquo;>Santa Clara, CA 95054, US</a>                <br />
<p>M.Tech.-Ph.D. (<a href="http://iitg.ac.in" target=&ldquo;blank&rdquo;>IIT Guwahati</a>, 2021)                <br /></p>
<p>Postdoc Research (<a href="http://ufl.edu" target=&ldquo;blank&rdquo;>ECE, U Florida</a>, Sept 2021 to Feb 2023)                <br /></p>  
<b>Homepage:</b><a href="https://thesukantadey.github.io" target=&ldquo;blank&rdquo;> https://thesukantadey.github.io</a>/<br />
</p>
<p>
<a href="https://scholar.google.co.in/citations?user=3ZJX3IsAAAAJ&hl=en&oi=ao" target="_blank"><img src="img/logo-scholar.jpg" height=23></a>  
<a href="https://www.linkedin.com/in/thesukantadey/" target="_blank"><img src="img/logo-linkedin.jpg" height=24></a>   
<a href="https://dblp.org/pers/hd/d/Dey:Sukanta" target="_blank"><img src="img/logo-dblp.jpg" height=26></a>
<a href="https://orcid.org/0000-0003-2981-4051" target="_blank"><img src="img/logo-orcid.jpg" height=25></a>
<a href="https://github.com/thesukantadey/" target="_blank"><img src="img/logo-github.jpg" height=25></a>  
<a href="https://publons.com/researcher/1418492/sukanta-dey/" target="_blank"><img src="img/logo-publons.png" height=25></a>  
<a href="https://www.scopus.com/authid/detail.uri?authorId=57194021822" target="_blank"><img src="img/logo-scopus.png" height=25></a>  
<a href="https://www.semanticscholar.org/author/Sukanta-Dey/144482323" target="_blank"><img src="img/semantic-logo.png" height=25></a>  
 
  
</p>
<!--
<p><a href="./cv.pdf" target=&ldquo;blank&rdquo;><b>Resume/CV</b></a> (as of July, 2020)</p>
-->
</td></tr></table>


<div class="menu-category">
    <ul class="menu-category" style="margin-top:20px" id="term_container">
      <meta charset="utf-8">
      <meta http-equiv="X-UA-Compatible" content="chrome=1">
      <output>
         <div id="changeText"></div>
      </output>
      </li>
    </ul>
</div>
<!--
<script>
  var text = ["NEWS: I'm looking for a job or post-doc position related to VLSI CAD, AI, ML, EDA, ML/Hardware Security. ",
              "NEWS: Please contact me (via E-mail or Linkedin) if you are interested in my profile. "];
  var counter = 0;
  var charcounter= 1;
  var waittime= 0;
  var res;
  var elem = document.getElementById("changeText");
  var inst = setInterval(change, 50);

  function change() {
    if (charcounter < text[counter].length){
      res = text[counter].substr(0,charcounter);
      elem.innerHTML = "<font color=\"red\">[Hellow World]</font> ".concat(res, "|");
      charcounter ++;
    }
    else{
      if (waittime > 15){
        waittime = 0;
        charcounter = 1;
        counter++;
        if (counter >= text.length) {
            counter = 0;
            // clearInterval(inst); // uncomment this if you want to stop refreshing after one cycle
        }
      }
      else{
        waittime ++;
      }
    }
  }
</script> -->




<h2>About</h2>
<p align="justify">
Sukanta is working as a Senior EDA Tools Software Engineer at Intel Corporation, Santa Clara, CA. Previously, he was a Postdoctoral Research Associate at the Department of Electrical and Computer Engineering (ECE), University of Florida, Gainesville, FL, US. He received his Masterâ€™s and Ph.D. from the Department of Computer Science and Engineering, IIT Guwahati in March 2021, specializing in Machine Learning techniques for Electronic Design Automation (EDA). His Ph.D. thesis title is <i>"Design Methodology for On-Chip Power Grid Interconnect: AI/ML Perspective".</i> Prior to joining IIT Guwahati, he received his Bachelor's in Electronics and Telecommunication Engineering from Assam Engineering College in July 2014. His domain of expertise includes <u>EDA, VLSI CAD, VLSI Physical Design, Machine Learning for VLSI CAD, Custom IC Design (Analog and Mixed Signal), RTL to GDS2 Flow (ASIC Design), and Hardware Security/Security-Aware EDA</u>.
</p>

  
  
<h2>Professional Experience</h2>
<ul>
<li><p><font color=green>Senior EDA Tools Software Engineer, Intel Corporation, Santa Clara, California, US (April 2023 to Present)</font></p>
</li>
<li><p><font color=green>Lead EDA Postdoctoral Researcher, Dept. of ECE, University of Florida, Gainesville, Florida, US (September 2021 to February 2023)</font></p>
</li>
<li><p><font color=green>EDA Research Scholar, Dept. of CSE, IIT Guwahati, Assam, INDIA (July 2014 to July 2021)</font></p>
</li>
<li><p><font color=green>Project Intern, Texas Instruments, Bengaluru, Karnataka, INDIA (December 2015)</font></p>
</li>
</ul>






<h2>Educations</h2>  
<ul>
<li><p><font color=green>MTech + PhD, Computer Scinece and Engineering, IIT Guwahati (July 2014 to March 2021)</font></p>
</li>
<li><p><font color=green>B.E., Electronics and Telecommunication Engineering, Assam Engineering College (August 2010 to July 2014)</font></p>
</li>  
</ul> 
  
<h2>Research interests</h2>
<ul>
<li><p>VLSI CAD/Electronic Design Automation (EDA) and Desgin for Manufacturability(DFM)/ Reliability(DFR) for System-on-Chip (SoC).</p>
</li>
<li><p>More-than-Moore interconnects for Multicore processor/ Multiprocessor SoC (MPSoC) - 3D IC, Network-on-Chip, Optical, Wireless.</p>
</li>
<li><p>Machine Learning, Combinatorial Optimization, and Computational Intelligence.</p>
</li>
<li><p>Hardware and Systems Security, Adversarial Machine Learning, Cryptography, Internet-of-Things (IoT).</p>
</ul>
<h2>TPC Member/Paper Reviewer/Expert Reviewer</h2>
<ul>  
<li><p>Intel Design and Test Technology Conference (DTTC) (Intel Internal Conference)</p>
</li>
<li><p>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)</p>
</li>
<li><p>ACM Transactions on Design Automation of Electronic Systems (TODAES)</p>
</li>   
<li><p>IEEE Transactions on VLSI Systems (TVLSI)</p>
</li>  
<li><p>ACM/IEEE Design Automation Conference (DAC)</p>
</li>  
<li><p>IEEE Symposium on Security and Privacy (S&P) [Shadow PC]</p>
</li>  
<li><p>IEEE International Symposium on Hardware Oriented Security and Trust (HOST) [TPC Member]</p>
</li> 
<li><p>International Conference on VLSI Design (VLSID) [TPC Member]</p>
</li>    
<li><p>IEEE Access</p>
</li>  
<li><p>Journal of Electronic Materials, Springer</p>
</li>    
<li><p>IET Computer and Digital Techniques</p>
</li>  
<li><p>IET Circuits, Devices, and Systems</p>
</li>
<li><p>Journal of Circuits, Systems, and Computers</p>
</li>  
<li><p>IET Signal Processing</p>
</li>
<li><p>IET Image Processing</p>
</li>
<li><p>IET Electronics Letters</p>
</li>
<li><p>IET Wireless Sensor Systems</p>
</li>
<li><p>International Conference on Soft Computing for Problem Solving (SocPros)</p>
</li>
</ul>
<h2>News</h2>
<div class="infoblock">
<div class="blockcontent">
<ul> 
<li><p>21-12-2023: Selected for  <a href="https://www.designcon.com/en/expo/40-under-40.html" target=&ldquo;blank&rdquo;>DesignCon's 40 under 40</a></p>
</li>  

  <li><p>03-04-2023: Joined Intel Corporations HQ as Senior EDA Tools Software Engineer </p>
</li>  
      <li><p>08-07-2022: Preprint of our work on "Secure Physical Design" is now online. </p>
</li>  
    <li><p>27-09-2021: Joined University of Florida as Postdoctoral Associate</p>
</li>  
  
    <li><p>22-03-2021: Defended my PhD dissertation!</p>
</li>  
  <li><p>09-11-2020: My work on "Design Space Exploration of Power Grid Design" accepted in <b>Elsevier MICPRO</b> Journal.</p>
</li>  
<li><p>29-09-2020: PhD Dissertation Submitted.</p>
</li>
  <li><p>21-07-2020: DAC Trivia Winner at <b>DAC 2020</b> Conference.</p>
</li>
  <li><p>30-06-2020: Presented my PhD Synopsis Seminar.</p>
</li>
  <li><p>05-05-2020: My work on "Machine Learning-based Aging Prediction for On-Chip Power Grid" accepted in <b>ACM TODAES</b> Journal.</p>
</li>
  <li><p>21-04-2020: Presented paper at DATE 2020 virtual conference (Conference rescheduled online from 21st April to 31st May 2020, due to COVID-19 outbreak).</p>
</li>
  <li><p>27-12-2019: Selected for Travel Grant from <b>ACM India-IARCS</b> for attending DATE 2020.</p>
</li>
<li><p>01-11-2019: My work on "Deep Learning-based On-Chip Power Grid Design" is accepted as long presentation paper in <b>DATE 2020</b>.</p>
</li>
<li><p>24-09-2018: One co-authored paper accepted in <b>VLSID 2019</b>, New Delhi, India.</p>
</li>
<li><p>09-07-2018: Presented paper at ISVLSI 2018, Hong Kong SAR, China.</p>
</li>
<li><p>06-07-2018: Selected for Travel Grant of USD 250 from IEEE ISVLSI'18 organization committee to attend Hong Kong for paper presentation.</p>
</li>
<li><p>21-04-2018: My work on "Reliability-Constrained Framework for VLSI Power Grid Design Optimization" is accepted as regular oral paper in <b>ISVLSI 2018</b>.</p>
</li>
<li><p>09-01-2017: Presented paper at VLSID 2017, Hyderabad, India.</p>
</li>
<li><p>10-10-2016: My work on "Fast VLSI Power Grid Analysis" is accepted as regular paper in <b>VLSID 2017</b>.</p>
</li>
<li><p>03-12-2015: Start Intern at Texas Instruments India, Bengaluru, India.</p>
</li>
<li><p>23-07-2014: Joined IIT Guwahati for MTech-PhD program.</p>
</li>
<li><p>17-07-2014: Graduated from AEC with B.E. in Electronics and Telecomm. Engg.</p>
</li>
</ul>
</div></div>
<div id="footer">
<div id="footer-text">
Page generated 2019-09-10 20:06:45 IST.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>

