{"Source Block": ["hdl/projects/daq2/a10gx/system_top.v@238:248@HdlStmAssign", "    .outclocken (1'b1),\n    .aclr (eth_tx_reset_s),\n    .outclock (eth_tx_clk),\n    .dataout (eth_tx_clk_out));\n\n  assign eth_tx_reset_s = ~sys_pll_locked_s;\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5gt/system_top.v@238:248", "    .outclocken (1'b1),\n    .aclr (eth_tx_reset_s),\n    .outclock (eth_tx_clk),\n    .dataout (eth_tx_clk_out));\n\n  assign eth_tx_reset_s = ~sys_pll_locked_s;\n\n  always @(posedge rx_clk) begin\n    rx_sysref_m1 <= rx_sysref_s;\n    rx_sysref_m2 <= rx_sysref_m1;\n    rx_sysref_m3 <= rx_sysref_m2;\n"]], "Diff Content": {"Delete": [[243, "  assign eth_tx_reset_s = ~sys_pll_locked_s;\n"]], "Add": []}}