<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1091" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1091{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_1091{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_1091{left:558px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1091{left:118px;bottom:1088px;letter-spacing:-0.13px;word-spacing:0.68px;}
#t5_1091{left:118px;bottom:1069px;letter-spacing:-0.12px;word-spacing:0.68px;}
#t6_1091{left:98px;bottom:1051px;letter-spacing:-0.11px;}
#t7_1091{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t8_1091{left:70px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t9_1091{left:70px;bottom:985px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#ta_1091{left:70px;bottom:969px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tb_1091{left:70px;bottom:910px;letter-spacing:0.14px;}
#tc_1091{left:152px;bottom:910px;letter-spacing:0.14px;}
#td_1091{left:70px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#te_1091{left:236px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#tf_1091{left:375px;bottom:886px;letter-spacing:-0.14px;word-spacing:-0.95px;}
#tg_1091{left:674px;bottom:886px;letter-spacing:-0.12px;word-spacing:-0.97px;}
#th_1091{left:70px;bottom:869px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ti_1091{left:70px;bottom:852px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_1091{left:70px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_1091{left:70px;bottom:811px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tl_1091{left:70px;bottom:794px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_1091{left:98px;bottom:773px;letter-spacing:-0.12px;word-spacing:1.75px;}
#tn_1091{left:98px;bottom:755px;letter-spacing:-0.11px;word-spacing:0.38px;}
#to_1091{left:98px;bottom:736px;letter-spacing:-0.11px;}
#tp_1091{left:118px;bottom:718px;letter-spacing:-0.11px;word-spacing:0.39px;}
#tq_1091{left:118px;bottom:700px;letter-spacing:-0.11px;word-spacing:1.13px;}
#tr_1091{left:98px;bottom:681px;letter-spacing:-0.11px;}
#ts_1091{left:98px;bottom:663px;letter-spacing:-0.11px;}
#tt_1091{left:98px;bottom:645px;letter-spacing:-0.11px;}
#tu_1091{left:118px;bottom:626px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tv_1091{left:118px;bottom:608px;letter-spacing:-0.11px;}
#tw_1091{left:98px;bottom:590px;letter-spacing:-0.11px;}
#tx_1091{left:70px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#ty_1091{left:70px;bottom:548px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tz_1091{left:70px;bottom:532px;letter-spacing:-0.13px;}
#t10_1091{left:70px;bottom:473px;letter-spacing:0.13px;}
#t11_1091{left:152px;bottom:473px;letter-spacing:0.13px;word-spacing:0.01px;}
#t12_1091{left:70px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t13_1091{left:237px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_1091{left:408px;bottom:449px;letter-spacing:-0.14px;word-spacing:-0.39px;}
#t15_1091{left:70px;bottom:432px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t16_1091{left:70px;bottom:415px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1091{left:70px;bottom:399px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_1091{left:70px;bottom:374px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t19_1091{left:70px;bottom:357px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_1091{left:70px;bottom:341px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1b_1091{left:98px;bottom:319px;letter-spacing:-0.11px;word-spacing:0.38px;}
#t1c_1091{left:98px;bottom:301px;letter-spacing:-0.12px;word-spacing:1.7px;}
#t1d_1091{left:98px;bottom:283px;letter-spacing:-0.11px;}
#t1e_1091{left:70px;bottom:224px;letter-spacing:0.13px;}
#t1f_1091{left:152px;bottom:224px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1g_1091{left:70px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1h_1091{left:237px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t1i_1091{left:372px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.63px;}
#t1j_1091{left:70px;bottom:183px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#t1k_1091{left:70px;bottom:166px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1l_1091{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.47px;}

.s1_1091{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1091{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1091{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_1091{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_1091{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1091{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1091" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1091Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1091" style="-webkit-user-select: none;"><object width="935" height="1210" data="1091/1091.svg" type="image/svg+xml" id="pdf1091" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1091" class="t s1_1091">Vol. 3C </span><span id="t2_1091" class="t s1_1091">30-3 </span>
<span id="t3_1091" class="t s2_1091">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1091" class="t s3_1091">THEN VPPR := VTPR &amp; FFH; </span>
<span id="t5_1091" class="t s3_1091">ELSE VPPR := SVI &amp; F0H; </span>
<span id="t6_1091" class="t s3_1091">FI; </span>
<span id="t7_1091" class="t s4_1091">PPR virtualization always clears bytes 3:1 of VPPR. </span>
<span id="t8_1091" class="t s4_1091">PPR virtualization is caused only by TPR virtualization, EOI virtualization, and VM entry. Delivery of a virtual inter- </span>
<span id="t9_1091" class="t s4_1091">rupt also modifies VPPR, but in a different way (see Section 30.2.2). No other operations modify VPPR, even if they </span>
<span id="ta_1091" class="t s4_1091">modify SVI, VISR, or VTPR. </span>
<span id="tb_1091" class="t s5_1091">30.1.4 </span><span id="tc_1091" class="t s5_1091">EOI Virtualization </span>
<span id="td_1091" class="t s4_1091">The processor performs </span><span id="te_1091" class="t s6_1091">EOI virtualization </span><span id="tf_1091" class="t s4_1091">in response to the following operations: (1) </span><span id="tg_1091" class="t s4_1091">virtualization of a write to </span>
<span id="th_1091" class="t s4_1091">offset 0B0H on the APIC-access page; and (2) virtualization of the WRMSR instruction with ECX = 80BH. See </span>
<span id="ti_1091" class="t s4_1091">Section 30.4.3 and Section 30.5 for details of when EOI virtualization is performed. EOI virtualization occurs only </span>
<span id="tj_1091" class="t s4_1091">if the “virtual-interrupt delivery” VM-execution control is 1. </span>
<span id="tk_1091" class="t s4_1091">EOI virtualization uses and updates the guest interrupt status (specifically, SVI; see Section 25.4.2). The following </span>
<span id="tl_1091" class="t s4_1091">pseudocode details the behavior of EOI virtualization: </span>
<span id="tm_1091" class="t s3_1091">Vector := SVI; </span>
<span id="tn_1091" class="t s3_1091">VISR[Vector] := 0; (see Section 30.1.1 for definition of VISR) </span>
<span id="to_1091" class="t s3_1091">IF any bits set in VISR </span>
<span id="tp_1091" class="t s3_1091">THEN SVI := highest index of bit set in VISR </span>
<span id="tq_1091" class="t s3_1091">ELSE SVI := 0; </span>
<span id="tr_1091" class="t s3_1091">FI; </span>
<span id="ts_1091" class="t s3_1091">perform PPR virtualiation (see Section 30.1.3); </span>
<span id="tt_1091" class="t s3_1091">IF EOI_exit_bitmap[Vector] = 1 (see Section 25.6.8 for definition of EOI_exit_bitmap) </span>
<span id="tu_1091" class="t s3_1091">THEN cause EOI-induced VM exit with Vector as exit qualification; </span>
<span id="tv_1091" class="t s3_1091">ELSE evaluate pending virtual interrupts; (see Section 30.2.1) </span>
<span id="tw_1091" class="t s3_1091">FI; </span>
<span id="tx_1091" class="t s4_1091">Any VM exit caused by EOI virtualization is trap-like: the instruction causing EOI virtualization completes before </span>
<span id="ty_1091" class="t s4_1091">the VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the next </span>
<span id="tz_1091" class="t s4_1091">instruction). </span>
<span id="t10_1091" class="t s5_1091">30.1.5 </span><span id="t11_1091" class="t s5_1091">Self-IPI Virtualization </span>
<span id="t12_1091" class="t s4_1091">The processor performs </span><span id="t13_1091" class="t s6_1091">self-IPI virtualization </span><span id="t14_1091" class="t s4_1091">in response to the following operations: (1) virtualization of a </span>
<span id="t15_1091" class="t s4_1091">write to offset 300H on the APIC-access page; and (2) virtualization of the WRMSR instruction with ECX = 83FH. </span>
<span id="t16_1091" class="t s4_1091">See Section 30.4.3 and Section 30.5 for details of when self-IPI virtualization is performed. Self-IPI virtualization </span>
<span id="t17_1091" class="t s4_1091">occurs only if the “virtual-interrupt delivery” VM-execution control is 1. </span>
<span id="t18_1091" class="t s4_1091">Each operation that leads to self-IPI virtualization provides an 8-bit vector (see Section 30.4.3 and Section 30.5). </span>
<span id="t19_1091" class="t s4_1091">Self-IPI virtualization updates the guest interrupt status (specifically, RVI; see Section 25.4.2). The following </span>
<span id="t1a_1091" class="t s4_1091">pseudocode details the behavior of self-IPI virtualization: </span>
<span id="t1b_1091" class="t s3_1091">VIRR[Vector] := 1; (see Section 30.1.1 for definition of VIRR) </span>
<span id="t1c_1091" class="t s3_1091">RVI := max{RVI,Vector}; </span>
<span id="t1d_1091" class="t s3_1091">evaluate pending virtual interrupts; (see Section 30.2.1) </span>
<span id="t1e_1091" class="t s5_1091">30.1.6 </span><span id="t1f_1091" class="t s5_1091">IPI Virtualization </span>
<span id="t1g_1091" class="t s4_1091">The processor performs </span><span id="t1h_1091" class="t s6_1091">IPI virtualization </span><span id="t1i_1091" class="t s4_1091">in response to the following operations: (1) virtualization of a write to </span>
<span id="t1j_1091" class="t s4_1091">offset 300H on the APIC-access page (Section 30.4.3); (2) virtualization of the WRMSR instruction with ECX = </span>
<span id="t1k_1091" class="t s4_1091">830H (Section 30.5); and (3) virtualization of some executions of SENDUIPI (Section 30.7). IPI virtualization </span>
<span id="t1l_1091" class="t s4_1091">occurs only if the “IPI virtualization” VM-execution control is 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
