  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/nested_interface_5.sv,40): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 2 input ports were not connected:
xmelab: (./testcases/nested_interface_5.sv,38): i_a
xmelab: (./testcases/nested_interface_5.sv,39): i_clk

  M u_M
      |
xmelab: *W,CUVWSP (./testcases/nested_interface_5.sv,44|6): 1 output port was not connected:
xmelab: (./testcases/alwayscomb_arrayofSVI_geninst_timescale_two_timeunits_forBeginEnd.sv,29): o_b

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xmelab: *F,CUMSTS: Timescale directive missing on one or more modules.
FAILURE
