INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Noah Kessler/Documents/ee316/lab3/lab3.srcs/sources_1/new/BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_to_7segment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Noah Kessler/Documents/ee316/lab3/lab3.srcs/sim_1/new/tb_BCD_to_7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BCD_to_7segment
