
*** Running vivado
    with args -log dist_dmem_ip.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dist_dmem_ip.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source dist_dmem_ip.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 285.012 ; gain = 75.313
INFO: [Synth 8-638] synthesizing module 'dist_dmem_ip' [l:/CPU54/CPU54.srcs/sources_1/ip/dist_dmem_ip/synth/dist_dmem_ip.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'dist_dmem_ip' (4#1) [l:/CPU54/CPU54.srcs/sources_1/ip/dist_dmem_ip/synth/dist_dmem_ip.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:27:03 ; elapsed = 00:27:19 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:27:03 ; elapsed = 00:27:19 . Memory (MB): peak = 1885.215 ; gain = 1675.516
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 1885.215 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:27:16 ; elapsed = 00:27:34 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Loading Part and Timing Information : Time (s): cpu = 00:27:16 ; elapsed = 00:27:34 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:27:16 ; elapsed = 00:27:34 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:27:16 ; elapsed = 00:27:34 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:27:25 ; elapsed = 00:27:43 . Memory (MB): peak = 1885.215 ; gain = 1675.516
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------------+
|Module Name          | RTL Object                                                | Inference      | Size (Depth x Width) | Primitives                                                                      | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------------+
|dist_mem_gen_v8_0_11 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg | User Attribute | 32 K x 32            | RAM16X1S x 32  RAM32X1S x 32  RAM64X1S x 32  RAM128X1S x 32  RAM256X1S x 4032   | 
+---------------------+-----------------------------------------------------------+----------------+----------------------+---------------------------------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:27:37 ; elapsed = 00:27:56 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Timing Optimization : Time (s): cpu = 00:27:39 ; elapsed = 00:27:58 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Technology Mapping : Time (s): cpu = 00:27:43 ; elapsed = 00:28:02 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished IO Insertion : Time (s): cpu = 00:27:44 ; elapsed = 00:28:03 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Renaming Generated Instances : Time (s): cpu = 00:27:44 ; elapsed = 00:28:03 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:27:45 ; elapsed = 00:28:04 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Renaming Generated Ports : Time (s): cpu = 00:27:45 ; elapsed = 00:28:04 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Handling Custom Attributes : Time (s): cpu = 00:27:46 ; elapsed = 00:28:04 . Memory (MB): peak = 1885.215 ; gain = 1675.516
Finished Renaming Generated Nets : Time (s): cpu = 00:27:46 ; elapsed = 00:28:04 . Memory (MB): peak = 1885.215 ; gain = 1675.516

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |LUT2      |     1|
|2     |LUT3      |    33|
|3     |LUT4      |  1371|
|4     |LUT5      |  1211|
|5     |LUT6      |  1248|
|6     |MUXF7     |   544|
|7     |MUXF8     |   256|
|8     |RAM128X1S |    32|
|9     |RAM16X1S  |    32|
|10    |RAM256X1S |  4032|
|11    |RAM32X1S  |    32|
|12    |RAM64X1S  |    32|
|13    |FDRE      |    32|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:27:46 ; elapsed = 00:28:04 . Memory (MB): peak = 1885.215 ; gain = 1675.516
synth_design: Time (s): cpu = 00:27:52 ; elapsed = 00:28:10 . Memory (MB): peak = 1885.215 ; gain = 1675.172
