   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "cpu_c.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.CPU_BitBandClr,"ax",%progbits
  20              	 .align 2
  21              	 .global CPU_BitBandClr
  22              	 .thumb
  23              	 .thumb_func
  25              	CPU_BitBandClr:
  26              	.LFB0:
  27              	 .file 1 "../Dave/Generated/UCPROBE/cpu_c.c"
   1:../Dave/Generated/UCPROBE/cpu_c.c **** /*
   2:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
   3:../Dave/Generated/UCPROBE/cpu_c.c **** *                                                uC/CPU
   4:../Dave/Generated/UCPROBE/cpu_c.c **** *                                    CPU CONFIGURATION & PORT LAYER
   5:../Dave/Generated/UCPROBE/cpu_c.c **** *
   6:../Dave/Generated/UCPROBE/cpu_c.c **** *                          (c) Copyright 2004-2015; Micrium, Inc.; Weston, FL
   7:../Dave/Generated/UCPROBE/cpu_c.c **** *
   8:../Dave/Generated/UCPROBE/cpu_c.c **** *               All rights reserved.  Protected by international copyright laws.
   9:../Dave/Generated/UCPROBE/cpu_c.c **** *
  10:../Dave/Generated/UCPROBE/cpu_c.c **** *               uC/CPU is provided in source form to registered licensees ONLY.  It is 
  11:../Dave/Generated/UCPROBE/cpu_c.c **** *               illegal to distribute this source code to any third party unless you receive 
  12:../Dave/Generated/UCPROBE/cpu_c.c **** *               written permission by an authorized Micrium representative.  Knowledge of 
  13:../Dave/Generated/UCPROBE/cpu_c.c **** *               the source code may NOT be used to develop a similar product.
  14:../Dave/Generated/UCPROBE/cpu_c.c **** *
  15:../Dave/Generated/UCPROBE/cpu_c.c **** *               Please help us continue to provide the Embedded community with the finest 
  16:../Dave/Generated/UCPROBE/cpu_c.c **** *               software available.  Your honesty is greatly appreciated.
  17:../Dave/Generated/UCPROBE/cpu_c.c **** *
  18:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can find our product's user manual, API reference, release notes and
  19:../Dave/Generated/UCPROBE/cpu_c.c **** *               more information at https://doc.micrium.com.
  20:../Dave/Generated/UCPROBE/cpu_c.c **** *               You can contact us at www.micrium.com.
  21:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  22:../Dave/Generated/UCPROBE/cpu_c.c **** */
  23:../Dave/Generated/UCPROBE/cpu_c.c **** 
  24:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  25:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  26:../Dave/Generated/UCPROBE/cpu_c.c **** *
  27:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            CPU PORT FILE
  28:../Dave/Generated/UCPROBE/cpu_c.c **** *
  29:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            ARM-Cortex-M4
  30:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            GNU C Compiler
  31:../Dave/Generated/UCPROBE/cpu_c.c **** *
  32:../Dave/Generated/UCPROBE/cpu_c.c **** * Filename      : cpu_c.c
  33:../Dave/Generated/UCPROBE/cpu_c.c **** * Version       : V1.30.02.00
  34:../Dave/Generated/UCPROBE/cpu_c.c **** * Programmer(s) : JJL
  35:../Dave/Generated/UCPROBE/cpu_c.c **** *                 BAN
  36:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  37:../Dave/Generated/UCPROBE/cpu_c.c **** */
  38:../Dave/Generated/UCPROBE/cpu_c.c **** 
  39:../Dave/Generated/UCPROBE/cpu_c.c **** 
  40:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  41:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  42:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            INCLUDE FILES
  43:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  44:../Dave/Generated/UCPROBE/cpu_c.c **** */
  45:../Dave/Generated/UCPROBE/cpu_c.c **** 
  46:../Dave/Generated/UCPROBE/cpu_c.c **** #define   MICRIUM_SOURCE
  47:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu.h"
  48:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "cpu_core.h"
  49:../Dave/Generated/UCPROBE/cpu_c.c **** 
  50:../Dave/Generated/UCPROBE/cpu_c.c **** #include  "lib_def.h"
  51:../Dave/Generated/UCPROBE/cpu_c.c **** 
  52:../Dave/Generated/UCPROBE/cpu_c.c **** #ifdef __cplusplus
  53:../Dave/Generated/UCPROBE/cpu_c.c **** extern  "C" {
  54:../Dave/Generated/UCPROBE/cpu_c.c **** #endif
  55:../Dave/Generated/UCPROBE/cpu_c.c **** 
  56:../Dave/Generated/UCPROBE/cpu_c.c **** 
  57:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  58:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  59:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL DEFINES
  60:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  61:../Dave/Generated/UCPROBE/cpu_c.c **** */
  62:../Dave/Generated/UCPROBE/cpu_c.c **** 
  63:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_INT_SRC_POS_MAX                  ((((CPU_REG_NVIC_NVIC + 1) & 0x1F) * 32) + 16)
  64:../Dave/Generated/UCPROBE/cpu_c.c **** 
  65:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_LO                 0x20000000
  66:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_REG_HI                 0x200FFFFF
  67:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_SRAM_BASE                   0x22000000
  68:../Dave/Generated/UCPROBE/cpu_c.c **** 
  69:../Dave/Generated/UCPROBE/cpu_c.c **** 
  70:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_LO               0x40000000
  71:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_REG_HI               0x400FFFFF
  72:../Dave/Generated/UCPROBE/cpu_c.c **** #define  CPU_BIT_BAND_PERIPH_BASE                 0x42000000
  73:../Dave/Generated/UCPROBE/cpu_c.c **** 
  74:../Dave/Generated/UCPROBE/cpu_c.c **** 
  75:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  76:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  77:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           LOCAL CONSTANTS
  78:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  79:../Dave/Generated/UCPROBE/cpu_c.c **** */
  80:../Dave/Generated/UCPROBE/cpu_c.c **** 
  81:../Dave/Generated/UCPROBE/cpu_c.c **** 
  82:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  83:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  84:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          LOCAL DATA TYPES
  85:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  86:../Dave/Generated/UCPROBE/cpu_c.c **** */
  87:../Dave/Generated/UCPROBE/cpu_c.c **** 
  88:../Dave/Generated/UCPROBE/cpu_c.c **** 
  89:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  90:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  91:../Dave/Generated/UCPROBE/cpu_c.c **** *                                            LOCAL TABLES
  92:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  93:../Dave/Generated/UCPROBE/cpu_c.c **** */
  94:../Dave/Generated/UCPROBE/cpu_c.c **** 
  95:../Dave/Generated/UCPROBE/cpu_c.c **** 
  96:../Dave/Generated/UCPROBE/cpu_c.c **** /*
  97:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
  98:../Dave/Generated/UCPROBE/cpu_c.c **** *                                       LOCAL GLOBAL VARIABLES
  99:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 100:../Dave/Generated/UCPROBE/cpu_c.c **** */
 101:../Dave/Generated/UCPROBE/cpu_c.c **** 
 102:../Dave/Generated/UCPROBE/cpu_c.c **** 
 103:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 104:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 105:../Dave/Generated/UCPROBE/cpu_c.c **** *                                      LOCAL FUNCTION PROTOTYPES
 106:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 107:../Dave/Generated/UCPROBE/cpu_c.c **** */
 108:../Dave/Generated/UCPROBE/cpu_c.c **** 
 109:../Dave/Generated/UCPROBE/cpu_c.c **** 
 110:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 111:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 112:../Dave/Generated/UCPROBE/cpu_c.c **** *                                     LOCAL CONFIGURATION ERRORS
 113:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 114:../Dave/Generated/UCPROBE/cpu_c.c **** */
 115:../Dave/Generated/UCPROBE/cpu_c.c **** 
 116:../Dave/Generated/UCPROBE/cpu_c.c **** 
 117:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 118:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 119:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandClr()
 120:../Dave/Generated/UCPROBE/cpu_c.c **** *
 121:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear bit in bit-band region.
 122:../Dave/Generated/UCPROBE/cpu_c.c **** *
 123:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 124:../Dave/Generated/UCPROBE/cpu_c.c **** *
 125:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 126:../Dave/Generated/UCPROBE/cpu_c.c **** *
 127:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 128:../Dave/Generated/UCPROBE/cpu_c.c **** *
 129:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 130:../Dave/Generated/UCPROBE/cpu_c.c **** *
 131:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 132:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 133:../Dave/Generated/UCPROBE/cpu_c.c **** */
 134:../Dave/Generated/UCPROBE/cpu_c.c **** 
 135:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandClr (CPU_ADDR    addr,
 136:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 137:../Dave/Generated/UCPROBE/cpu_c.c **** {
  28              	 .loc 1 137 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 80B4     	 push {r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 4
  36              	 .cfi_offset 7,-4
  37 0002 85B0     	 sub sp,sp,#20
  38              	.LCFI1:
  39              	 .cfi_def_cfa_offset 24
  40 0004 00AF     	 add r7,sp,#0
  41              	.LCFI2:
  42              	 .cfi_def_cfa_register 7
  43 0006 7860     	 str r0,[r7,#4]
  44 0008 0B46     	 mov r3,r1
  45 000a FB70     	 strb r3,[r7,#3]
 138:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 139:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 140:../Dave/Generated/UCPROBE/cpu_c.c **** 
 141:../Dave/Generated/UCPROBE/cpu_c.c **** 
 142:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
  46              	 .loc 1 142 0
  47 000c 7B68     	 ldr r3,[r7,#4]
  48 000e B3F1005F 	 cmp r3,#536870912
  49 0012 11D3     	 bcc .L2
  50              	 .loc 1 142 0 is_stmt 0 discriminator 1
  51 0014 7B68     	 ldr r3,[r7,#4]
  52 0016 154A     	 ldr r2,.L4
  53 0018 9342     	 cmp r3,r2
  54 001a 0DD8     	 bhi .L2
 143:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 144:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
  55              	 .loc 1 144 0 is_stmt 1
  56 001c 7B68     	 ldr r3,[r7,#4]
  57 001e 5B01     	 lsls r3,r3,#5
  58 0020 FA78     	 ldrb r2,[r7,#3]
  59 0022 9200     	 lsls r2,r2,#2
  60 0024 1344     	 add r3,r3,r2
  61 0026 FB60     	 str r3,[r7,#12]
 145:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
  62              	 .loc 1 145 0
  63 0028 FB68     	 ldr r3,[r7,#12]
  64 002a 03F10853 	 add r3,r3,#570425344
  65 002e BB60     	 str r3,[r7,#8]
 146:../Dave/Generated/UCPROBE/cpu_c.c **** 
 147:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  66              	 .loc 1 147 0
  67 0030 BB68     	 ldr r3,[r7,#8]
  68 0032 0022     	 movs r2,#0
  69 0034 1A60     	 str r2,[r3]
  70 0036 14E0     	 b .L1
  71              	.L2:
 148:../Dave/Generated/UCPROBE/cpu_c.c **** 
 149:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
  72              	 .loc 1 149 0
  73 0038 7B68     	 ldr r3,[r7,#4]
  74 003a B3F1804F 	 cmp r3,#1073741824
  75 003e 10D3     	 bcc .L1
  76              	 .loc 1 149 0 is_stmt 0 discriminator 1
  77 0040 7B68     	 ldr r3,[r7,#4]
  78 0042 0B4A     	 ldr r2,.L4+4
  79 0044 9342     	 cmp r3,r2
  80 0046 0CD8     	 bhi .L1
 150:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 151:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
  81              	 .loc 1 151 0 is_stmt 1
  82 0048 7B68     	 ldr r3,[r7,#4]
  83 004a 5B01     	 lsls r3,r3,#5
  84 004c FA78     	 ldrb r2,[r7,#3]
  85 004e 9200     	 lsls r2,r2,#2
  86 0050 1344     	 add r3,r3,r2
  87 0052 FB60     	 str r3,[r7,#12]
 152:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
  88              	 .loc 1 152 0
  89 0054 FB68     	 ldr r3,[r7,#12]
  90 0056 03F18443 	 add r3,r3,#1107296256
  91 005a BB60     	 str r3,[r7,#8]
 153:../Dave/Generated/UCPROBE/cpu_c.c **** 
 154:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 0;
  92              	 .loc 1 154 0
  93 005c BB68     	 ldr r3,[r7,#8]
  94 005e 0022     	 movs r2,#0
  95 0060 1A60     	 str r2,[r3]
  96              	.L1:
 155:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 156:../Dave/Generated/UCPROBE/cpu_c.c **** }
  97              	 .loc 1 156 0
  98 0062 1437     	 adds r7,r7,#20
  99              	.LCFI3:
 100              	 .cfi_def_cfa_offset 4
 101 0064 BD46     	 mov sp,r7
 102              	.LCFI4:
 103              	 .cfi_def_cfa_register 13
 104              	 
 105 0066 5DF8047B 	 ldr r7,[sp],#4
 106              	.LCFI5:
 107              	 .cfi_restore 7
 108              	 .cfi_def_cfa_offset 0
 109 006a 7047     	 bx lr
 110              	.L5:
 111              	 .align 2
 112              	.L4:
 113 006c FFFF0F20 	 .word 537919487
 114 0070 FFFF0F40 	 .word 1074790399
 115              	 .cfi_endproc
 116              	.LFE0:
 118              	 .section .text.CPU_BitBandSet,"ax",%progbits
 119              	 .align 2
 120              	 .global CPU_BitBandSet
 121              	 .thumb
 122              	 .thumb_func
 124              	CPU_BitBandSet:
 125              	.LFB1:
 157:../Dave/Generated/UCPROBE/cpu_c.c **** 
 158:../Dave/Generated/UCPROBE/cpu_c.c **** 
 159:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 160:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 161:../Dave/Generated/UCPROBE/cpu_c.c **** *                                          CPU_BitBandSet()
 162:../Dave/Generated/UCPROBE/cpu_c.c **** *
 163:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set bit in bit-band region.
 164:../Dave/Generated/UCPROBE/cpu_c.c **** *
 165:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : addr            Byte address in memory space.
 166:../Dave/Generated/UCPROBE/cpu_c.c **** *
 167:../Dave/Generated/UCPROBE/cpu_c.c **** *               bit_nbr         Bit number in byte.
 168:../Dave/Generated/UCPROBE/cpu_c.c **** *
 169:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 170:../Dave/Generated/UCPROBE/cpu_c.c **** *
 171:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 172:../Dave/Generated/UCPROBE/cpu_c.c **** *
 173:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : none.
 174:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 175:../Dave/Generated/UCPROBE/cpu_c.c **** */
 176:../Dave/Generated/UCPROBE/cpu_c.c **** 
 177:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_BitBandSet (CPU_ADDR    addr,
 178:../Dave/Generated/UCPROBE/cpu_c.c ****                       CPU_INT08U  bit_nbr)
 179:../Dave/Generated/UCPROBE/cpu_c.c **** {
 126              	 .loc 1 179 0
 127              	 .cfi_startproc
 128              	 
 129              	 
 130              	 
 131 0000 80B4     	 push {r7}
 132              	.LCFI6:
 133              	 .cfi_def_cfa_offset 4
 134              	 .cfi_offset 7,-4
 135 0002 85B0     	 sub sp,sp,#20
 136              	.LCFI7:
 137              	 .cfi_def_cfa_offset 24
 138 0004 00AF     	 add r7,sp,#0
 139              	.LCFI8:
 140              	 .cfi_def_cfa_register 7
 141 0006 7860     	 str r0,[r7,#4]
 142 0008 0B46     	 mov r3,r1
 143 000a FB70     	 strb r3,[r7,#3]
 180:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_off;
 181:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_ADDR  bit_word_addr;
 182:../Dave/Generated/UCPROBE/cpu_c.c **** 
 183:../Dave/Generated/UCPROBE/cpu_c.c **** 
 184:../Dave/Generated/UCPROBE/cpu_c.c ****     if ((addr >= CPU_BIT_BAND_SRAM_REG_LO) &&
 144              	 .loc 1 184 0
 145 000c 7B68     	 ldr r3,[r7,#4]
 146 000e B3F1005F 	 cmp r3,#536870912
 147 0012 11D3     	 bcc .L7
 148              	 .loc 1 184 0 is_stmt 0 discriminator 1
 149 0014 7B68     	 ldr r3,[r7,#4]
 150 0016 154A     	 ldr r2,.L9
 151 0018 9342     	 cmp r3,r2
 152 001a 0DD8     	 bhi .L7
 185:../Dave/Generated/UCPROBE/cpu_c.c ****         (addr <= CPU_BIT_BAND_SRAM_REG_HI)) {
 186:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_SRAM_REG_LO  ) * 32) + (bit_nbr * 4);
 153              	 .loc 1 186 0 is_stmt 1
 154 001c 7B68     	 ldr r3,[r7,#4]
 155 001e 5B01     	 lsls r3,r3,#5
 156 0020 FA78     	 ldrb r2,[r7,#3]
 157 0022 9200     	 lsls r2,r2,#2
 158 0024 1344     	 add r3,r3,r2
 159 0026 FB60     	 str r3,[r7,#12]
 187:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_SRAM_BASE   + bit_word_off;
 160              	 .loc 1 187 0
 161 0028 FB68     	 ldr r3,[r7,#12]
 162 002a 03F10853 	 add r3,r3,#570425344
 163 002e BB60     	 str r3,[r7,#8]
 188:../Dave/Generated/UCPROBE/cpu_c.c **** 
 189:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 164              	 .loc 1 189 0
 165 0030 BB68     	 ldr r3,[r7,#8]
 166 0032 0122     	 movs r2,#1
 167 0034 1A60     	 str r2,[r3]
 168 0036 14E0     	 b .L6
 169              	.L7:
 190:../Dave/Generated/UCPROBE/cpu_c.c **** 
 191:../Dave/Generated/UCPROBE/cpu_c.c ****     } else if ((addr >= CPU_BIT_BAND_PERIPH_REG_LO) &&
 170              	 .loc 1 191 0
 171 0038 7B68     	 ldr r3,[r7,#4]
 172 003a B3F1804F 	 cmp r3,#1073741824
 173 003e 10D3     	 bcc .L6
 174              	 .loc 1 191 0 is_stmt 0 discriminator 1
 175 0040 7B68     	 ldr r3,[r7,#4]
 176 0042 0B4A     	 ldr r2,.L9+4
 177 0044 9342     	 cmp r3,r2
 178 0046 0CD8     	 bhi .L6
 192:../Dave/Generated/UCPROBE/cpu_c.c ****                (addr <= CPU_BIT_BAND_PERIPH_REG_HI)) {
 193:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_off  = ((addr - CPU_BIT_BAND_PERIPH_REG_LO) * 32) + (bit_nbr * 4);
 179              	 .loc 1 193 0 is_stmt 1
 180 0048 7B68     	 ldr r3,[r7,#4]
 181 004a 5B01     	 lsls r3,r3,#5
 182 004c FA78     	 ldrb r2,[r7,#3]
 183 004e 9200     	 lsls r2,r2,#2
 184 0050 1344     	 add r3,r3,r2
 185 0052 FB60     	 str r3,[r7,#12]
 194:../Dave/Generated/UCPROBE/cpu_c.c ****         bit_word_addr = CPU_BIT_BAND_PERIPH_BASE + bit_word_off;
 186              	 .loc 1 194 0
 187 0054 FB68     	 ldr r3,[r7,#12]
 188 0056 03F18443 	 add r3,r3,#1107296256
 189 005a BB60     	 str r3,[r7,#8]
 195:../Dave/Generated/UCPROBE/cpu_c.c **** 
 196:../Dave/Generated/UCPROBE/cpu_c.c ****       *(volatile CPU_INT32U *)(bit_word_addr) = 1;
 190              	 .loc 1 196 0
 191 005c BB68     	 ldr r3,[r7,#8]
 192 005e 0122     	 movs r2,#1
 193 0060 1A60     	 str r2,[r3]
 194              	.L6:
 197:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 198:../Dave/Generated/UCPROBE/cpu_c.c **** }
 195              	 .loc 1 198 0
 196 0062 1437     	 adds r7,r7,#20
 197              	.LCFI9:
 198              	 .cfi_def_cfa_offset 4
 199 0064 BD46     	 mov sp,r7
 200              	.LCFI10:
 201              	 .cfi_def_cfa_register 13
 202              	 
 203 0066 5DF8047B 	 ldr r7,[sp],#4
 204              	.LCFI11:
 205              	 .cfi_restore 7
 206              	 .cfi_def_cfa_offset 0
 207 006a 7047     	 bx lr
 208              	.L10:
 209              	 .align 2
 210              	.L9:
 211 006c FFFF0F20 	 .word 537919487
 212 0070 FFFF0F40 	 .word 1074790399
 213              	 .cfi_endproc
 214              	.LFE1:
 216              	 .section .text.CPU_IntSrcDis,"ax",%progbits
 217              	 .align 2
 218              	 .global CPU_IntSrcDis
 219              	 .thumb
 220              	 .thumb_func
 222              	CPU_IntSrcDis:
 223              	.LFB2:
 199:../Dave/Generated/UCPROBE/cpu_c.c **** 
 200:../Dave/Generated/UCPROBE/cpu_c.c **** 
 201:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 202:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 203:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcDis()
 204:../Dave/Generated/UCPROBE/cpu_c.c **** *
 205:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Disable an interrupt source.
 206:../Dave/Generated/UCPROBE/cpu_c.c **** *
 207:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table :
 208:../Dave/Generated/UCPROBE/cpu_c.c **** *
 209:../Dave/Generated/UCPROBE/cpu_c.c **** *                           0       Invalid (see Note #1a).
 210:../Dave/Generated/UCPROBE/cpu_c.c **** *                           1       Invalid (see Note #1b).
 211:../Dave/Generated/UCPROBE/cpu_c.c **** *                           2       Non-maskable interrupt.
 212:../Dave/Generated/UCPROBE/cpu_c.c **** *                           3       Hard Fault.
 213:../Dave/Generated/UCPROBE/cpu_c.c **** *                           4       Memory Management.
 214:../Dave/Generated/UCPROBE/cpu_c.c **** *                           5       Bus Fault.
 215:../Dave/Generated/UCPROBE/cpu_c.c **** *                           6       Usage Fault.
 216:../Dave/Generated/UCPROBE/cpu_c.c **** *                           7-10    Reserved.
 217:../Dave/Generated/UCPROBE/cpu_c.c **** *                           11      SVCall
 218:../Dave/Generated/UCPROBE/cpu_c.c **** *                           12      Debug monitor.
 219:../Dave/Generated/UCPROBE/cpu_c.c **** *                           13      Reserved
 220:../Dave/Generated/UCPROBE/cpu_c.c **** *                           14      PendSV.
 221:../Dave/Generated/UCPROBE/cpu_c.c **** *                           15      SysTick.
 222:../Dave/Generated/UCPROBE/cpu_c.c **** *                           16+     External Interrupt.
 223:../Dave/Generated/UCPROBE/cpu_c.c **** *
 224:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 225:../Dave/Generated/UCPROBE/cpu_c.c **** *
 226:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 227:../Dave/Generated/UCPROBE/cpu_c.c **** *
 228:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) Several table positions do not contain interrupt sources :
 229:../Dave/Generated/UCPROBE/cpu_c.c **** *
 230:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Position 0 contains the stack pointer.
 231:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) Positions 7-10, 13 are reserved.
 232:../Dave/Generated/UCPROBE/cpu_c.c **** *
 233:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts cannot be disabled/enabled :
 234:../Dave/Generated/UCPROBE/cpu_c.c **** *
 235:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 236:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 237:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 238:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) SVCall.
 239:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Debug monitor.
 240:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) PendSV.
 241:../Dave/Generated/UCPROBE/cpu_c.c **** *
 242:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) The maximum Cortex-M4 table position is 256.  A particular Cortex-M4 may have f
 243:../Dave/Generated/UCPROBE/cpu_c.c **** *                   than 240 external exceptions and, consequently, fewer than 256 table positions.
 244:../Dave/Generated/UCPROBE/cpu_c.c **** *                   This function assumes that the specified table position is valid if the interru
 245:../Dave/Generated/UCPROBE/cpu_c.c **** *                   controller type register's INTLINESNUM field is large enough so that the positi
 246:../Dave/Generated/UCPROBE/cpu_c.c **** *                   COULD be valid.
 247:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 248:../Dave/Generated/UCPROBE/cpu_c.c **** */
 249:../Dave/Generated/UCPROBE/cpu_c.c **** 
 250:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcDis (CPU_INT08U  pos)
 251:../Dave/Generated/UCPROBE/cpu_c.c **** {
 224              	 .loc 1 251 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228 0000 80B5     	 push {r7,lr}
 229              	.LCFI12:
 230              	 .cfi_def_cfa_offset 8
 231              	 .cfi_offset 7,-8
 232              	 .cfi_offset 14,-4
 233 0002 84B0     	 sub sp,sp,#16
 234              	.LCFI13:
 235              	 .cfi_def_cfa_offset 24
 236 0004 00AF     	 add r7,sp,#0
 237              	.LCFI14:
 238              	 .cfi_def_cfa_register 7
 239 0006 0346     	 mov r3,r0
 240 0008 FB71     	 strb r3,[r7,#7]
 252:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 253:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 254:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 255:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 241              	 .loc 1 255 0
 242 000a 0023     	 movs r3,#0
 243 000c FB60     	 str r3,[r7,#12]
 256:../Dave/Generated/UCPROBE/cpu_c.c **** 
 257:../Dave/Generated/UCPROBE/cpu_c.c **** 
 258:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 244              	 .loc 1 258 0
 245 000e FB79     	 ldrb r3,[r7,#7]
 246 0010 0F2B     	 cmp r3,#15
 247 0012 57D8     	 bhi .L12
 248 0014 01A2     	 adr r2,.L14
 249 0016 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 250 001a 00BF     	 .p2align 2
 251              	.L14:
 252 001c 2F010000 	 .word .L24+1
 253 0020 2F010000 	 .word .L24+1
 254 0024 2F010000 	 .word .L24+1
 255 0028 2F010000 	 .word .L24+1
 256 002c 5D000000 	 .word .L16+1
 257 0030 77000000 	 .word .L17+1
 258 0034 91000000 	 .word .L18+1
 259 0038 2F010000 	 .word .L24+1
 260 003c 2F010000 	 .word .L24+1
 261 0040 2F010000 	 .word .L24+1
 262 0044 2F010000 	 .word .L24+1
 263 0048 2F010000 	 .word .L24+1
 264 004c 2F010000 	 .word .L24+1
 265 0050 2F010000 	 .word .L24+1
 266 0054 2F010000 	 .word .L24+1
 267 0058 AB000000 	 .word .L19+1
 268              	 .p2align 1
 269              	.L16:
 259:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 260:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 261:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 262:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 263:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 264:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 265:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 266:../Dave/Generated/UCPROBE/cpu_c.c **** 
 267:../Dave/Generated/UCPROBE/cpu_c.c **** 
 268:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 269:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 270:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 271:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 272:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 273:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 274:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 275:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 276:../Dave/Generated/UCPROBE/cpu_c.c **** 
 277:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 278:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 270              	 .loc 1 278 0
 271 005c FFF7FEFF 	 bl CPU_SR_Save
 272 0060 F860     	 str r0,[r7,#12]
 279:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_MEMFAULTENA;
 273              	 .loc 1 279 0
 274 0062 354A     	 ldr r2,.L25
 275 0064 344B     	 ldr r3,.L25
 276 0066 1B68     	 ldr r3,[r3]
 277 0068 23F48033 	 bic r3,r3,#65536
 278 006c 1360     	 str r3,[r2]
 280:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 279              	 .loc 1 280 0
 280 006e F868     	 ldr r0,[r7,#12]
 281 0070 FFF7FEFF 	 bl CPU_SR_Restore
 281:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 282              	 .loc 1 281 0
 283 0074 5CE0     	 b .L11
 284              	.L17:
 282:../Dave/Generated/UCPROBE/cpu_c.c **** 
 283:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 284:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 285              	 .loc 1 284 0
 286 0076 FFF7FEFF 	 bl CPU_SR_Save
 287 007a F860     	 str r0,[r7,#12]
 285:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_BUSFAULTENA;
 288              	 .loc 1 285 0
 289 007c 2E4A     	 ldr r2,.L25
 290 007e 2E4B     	 ldr r3,.L25
 291 0080 1B68     	 ldr r3,[r3]
 292 0082 23F40033 	 bic r3,r3,#131072
 293 0086 1360     	 str r3,[r2]
 286:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 294              	 .loc 1 286 0
 295 0088 F868     	 ldr r0,[r7,#12]
 296 008a FFF7FEFF 	 bl CPU_SR_Restore
 287:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 297              	 .loc 1 287 0
 298 008e 4FE0     	 b .L11
 299              	.L18:
 288:../Dave/Generated/UCPROBE/cpu_c.c **** 
 289:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 290:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 300              	 .loc 1 290 0
 301 0090 FFF7FEFF 	 bl CPU_SR_Save
 302 0094 F860     	 str r0,[r7,#12]
 291:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR &= ~CPU_REG_NVIC_SHCSR_USGFAULTENA;
 303              	 .loc 1 291 0
 304 0096 284A     	 ldr r2,.L25
 305 0098 274B     	 ldr r3,.L25
 306 009a 1B68     	 ldr r3,[r3]
 307 009c 23F48023 	 bic r3,r3,#262144
 308 00a0 1360     	 str r3,[r2]
 292:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 309              	 .loc 1 292 0
 310 00a2 F868     	 ldr r0,[r7,#12]
 311 00a4 FFF7FEFF 	 bl CPU_SR_Restore
 293:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 312              	 .loc 1 293 0
 313 00a8 42E0     	 b .L11
 314              	.L19:
 294:../Dave/Generated/UCPROBE/cpu_c.c **** 
 295:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 296:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 315              	 .loc 1 296 0
 316 00aa FFF7FEFF 	 bl CPU_SR_Save
 317 00ae F860     	 str r0,[r7,#12]
 297:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL &= ~CPU_REG_NVIC_ST_CTRL_ENABLE;
 318              	 .loc 1 297 0
 319 00b0 224A     	 ldr r2,.L25+4
 320 00b2 224B     	 ldr r3,.L25+4
 321 00b4 1B68     	 ldr r3,[r3]
 322 00b6 23F00103 	 bic r3,r3,#1
 323 00ba 1360     	 str r3,[r2]
 298:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 324              	 .loc 1 298 0
 325 00bc F868     	 ldr r0,[r7,#12]
 326 00be FFF7FEFF 	 bl CPU_SR_Restore
 299:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 327              	 .loc 1 299 0
 328 00c2 35E0     	 b .L11
 329              	.L12:
 300:../Dave/Generated/UCPROBE/cpu_c.c **** 
 301:../Dave/Generated/UCPROBE/cpu_c.c **** 
 302:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 303:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 304:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 330              	 .loc 1 304 0
 331 00c4 1E4B     	 ldr r3,.L25+8
 332 00c6 1B68     	 ldr r3,[r3]
 333 00c8 0133     	 adds r3,r3,#1
 334 00ca DBB2     	 uxtb r3,r3
 335 00cc 03F01F03 	 and r3,r3,#31
 336 00d0 DBB2     	 uxtb r3,r3
 337 00d2 5B01     	 lsls r3,r3,#5
 338 00d4 DBB2     	 uxtb r3,r3
 339 00d6 1033     	 adds r3,r3,#16
 340 00d8 FB72     	 strb r3,[r7,#11]
 305:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 341              	 .loc 1 305 0
 342 00da FA79     	 ldrb r2,[r7,#7]
 343 00dc FB7A     	 ldrb r3,[r7,#11]
 344 00de 9A42     	 cmp r2,r3
 345 00e0 23D2     	 bcs .L21
 306:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 346              	 .loc 1 306 0
 347 00e2 FB79     	 ldrb r3,[r7,#7]
 348 00e4 103B     	 subs r3,r3,#16
 349 00e6 002B     	 cmp r3,#0
 350 00e8 00DA     	 bge .L22
 351 00ea 1F33     	 adds r3,r3,#31
 352              	.L22:
 353 00ec 5B11     	 asrs r3,r3,#5
 354 00ee BB72     	 strb r3,[r7,#10]
 307:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 355              	 .loc 1 307 0
 356 00f0 FB79     	 ldrb r3,[r7,#7]
 357 00f2 A3F11002 	 sub r2,r3,#16
 358 00f6 134B     	 ldr r3,.L25+12
 359 00f8 1340     	 ands r3,r3,r2
 360 00fa 002B     	 cmp r3,#0
 361 00fc 03DA     	 bge .L23
 362 00fe 013B     	 subs r3,r3,#1
 363 0100 63F01F03 	 orn r3,r3,#31
 364 0104 0133     	 adds r3,r3,#1
 365              	.L23:
 366 0106 7B72     	 strb r3,[r7,#9]
 308:../Dave/Generated/UCPROBE/cpu_c.c **** 
 309:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 367              	 .loc 1 309 0
 368 0108 FFF7FEFF 	 bl CPU_SR_Save
 369 010c F860     	 str r0,[r7,#12]
 310:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLREN(group) = DEF_BIT(nbr);
 370              	 .loc 1 310 0
 371 010e BB7A     	 ldrb r3,[r7,#10]
 372 0110 03F13823 	 add r3,r3,#939538432
 373 0114 6033     	 adds r3,r3,#96
 374 0116 9B00     	 lsls r3,r3,#2
 375 0118 1946     	 mov r1,r3
 376 011a 7B7A     	 ldrb r3,[r7,#9]
 377 011c 0122     	 movs r2,#1
 378 011e 02FA03F3 	 lsl r3,r2,r3
 379 0122 0B60     	 str r3,[r1]
 311:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 380              	 .loc 1 311 0
 381 0124 F868     	 ldr r0,[r7,#12]
 382 0126 FFF7FEFF 	 bl CPU_SR_Restore
 383              	.L21:
 312:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 313:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 384              	 .loc 1 313 0
 385 012a 00BF     	 nop
 386 012c 00E0     	 b .L11
 387              	.L24:
 265:../Dave/Generated/UCPROBE/cpu_c.c **** 
 388              	 .loc 1 265 0
 389 012e 00BF     	 nop
 390              	.L11:
 314:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 315:../Dave/Generated/UCPROBE/cpu_c.c **** }
 391              	 .loc 1 315 0
 392 0130 1037     	 adds r7,r7,#16
 393              	.LCFI15:
 394              	 .cfi_def_cfa_offset 8
 395 0132 BD46     	 mov sp,r7
 396              	.LCFI16:
 397              	 .cfi_def_cfa_register 13
 398              	 
 399 0134 80BD     	 pop {r7,pc}
 400              	.L26:
 401 0136 00BF     	 .align 2
 402              	.L25:
 403 0138 24ED00E0 	 .word -536810204
 404 013c 10E000E0 	 .word -536813552
 405 0140 04E000E0 	 .word -536813564
 406 0144 1F000080 	 .word -2147483617
 407              	 .cfi_endproc
 408              	.LFE2:
 410              	 .section .text.CPU_IntSrcEn,"ax",%progbits
 411              	 .align 2
 412              	 .global CPU_IntSrcEn
 413              	 .thumb
 414              	 .thumb_func
 416              	CPU_IntSrcEn:
 417              	.LFB3:
 316:../Dave/Generated/UCPROBE/cpu_c.c **** 
 317:../Dave/Generated/UCPROBE/cpu_c.c **** 
 318:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 319:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 320:../Dave/Generated/UCPROBE/cpu_c.c **** *                                           CPU_IntSrcEn()
 321:../Dave/Generated/UCPROBE/cpu_c.c **** *
 322:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Enable an interrupt source.
 323:../Dave/Generated/UCPROBE/cpu_c.c **** *
 324:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 325:../Dave/Generated/UCPROBE/cpu_c.c **** *
 326:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 327:../Dave/Generated/UCPROBE/cpu_c.c **** *
 328:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 329:../Dave/Generated/UCPROBE/cpu_c.c **** *
 330:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 331:../Dave/Generated/UCPROBE/cpu_c.c **** *
 332:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcDis()  Note #2'.
 333:../Dave/Generated/UCPROBE/cpu_c.c **** *
 334:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 335:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 336:../Dave/Generated/UCPROBE/cpu_c.c **** */
 337:../Dave/Generated/UCPROBE/cpu_c.c **** 
 338:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcEn (CPU_INT08U  pos)
 339:../Dave/Generated/UCPROBE/cpu_c.c **** {
 418              	 .loc 1 339 0
 419              	 .cfi_startproc
 420              	 
 421              	 
 422 0000 80B5     	 push {r7,lr}
 423              	.LCFI17:
 424              	 .cfi_def_cfa_offset 8
 425              	 .cfi_offset 7,-8
 426              	 .cfi_offset 14,-4
 427 0002 84B0     	 sub sp,sp,#16
 428              	.LCFI18:
 429              	 .cfi_def_cfa_offset 24
 430 0004 00AF     	 add r7,sp,#0
 431              	.LCFI19:
 432              	 .cfi_def_cfa_register 7
 433 0006 0346     	 mov r3,r0
 434 0008 FB71     	 strb r3,[r7,#7]
 340:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 341:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 342:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 343:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 435              	 .loc 1 343 0
 436 000a 0023     	 movs r3,#0
 437 000c FB60     	 str r3,[r7,#12]
 344:../Dave/Generated/UCPROBE/cpu_c.c **** 
 345:../Dave/Generated/UCPROBE/cpu_c.c **** 
 346:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 438              	 .loc 1 346 0
 439 000e FB79     	 ldrb r3,[r7,#7]
 440 0010 0F2B     	 cmp r3,#15
 441 0012 57D8     	 bhi .L28
 442 0014 01A2     	 adr r2,.L30
 443 0016 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 444 001a 00BF     	 .p2align 2
 445              	.L30:
 446 001c 2F010000 	 .word .L40+1
 447 0020 2F010000 	 .word .L40+1
 448 0024 2F010000 	 .word .L40+1
 449 0028 2F010000 	 .word .L40+1
 450 002c 5D000000 	 .word .L32+1
 451 0030 77000000 	 .word .L33+1
 452 0034 91000000 	 .word .L34+1
 453 0038 2F010000 	 .word .L40+1
 454 003c 2F010000 	 .word .L40+1
 455 0040 2F010000 	 .word .L40+1
 456 0044 2F010000 	 .word .L40+1
 457 0048 2F010000 	 .word .L40+1
 458 004c 2F010000 	 .word .L40+1
 459 0050 2F010000 	 .word .L40+1
 460 0054 2F010000 	 .word .L40+1
 461 0058 AB000000 	 .word .L35+1
 462              	 .p2align 1
 463              	.L32:
 347:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 348:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 349:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 350:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 351:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 352:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 353:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 354:../Dave/Generated/UCPROBE/cpu_c.c **** 
 355:../Dave/Generated/UCPROBE/cpu_c.c **** 
 356:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 357:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 358:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 359:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 360:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 361:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 362:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 363:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 364:../Dave/Generated/UCPROBE/cpu_c.c **** 
 365:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 366:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 464              	 .loc 1 366 0
 465 005c FFF7FEFF 	 bl CPU_SR_Save
 466 0060 F860     	 str r0,[r7,#12]
 367:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_MEMFAULTENA;
 467              	 .loc 1 367 0
 468 0062 354A     	 ldr r2,.L41
 469 0064 344B     	 ldr r3,.L41
 470 0066 1B68     	 ldr r3,[r3]
 471 0068 43F48033 	 orr r3,r3,#65536
 472 006c 1360     	 str r3,[r2]
 368:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 473              	 .loc 1 368 0
 474 006e F868     	 ldr r0,[r7,#12]
 475 0070 FFF7FEFF 	 bl CPU_SR_Restore
 369:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 476              	 .loc 1 369 0
 477 0074 5CE0     	 b .L27
 478              	.L33:
 370:../Dave/Generated/UCPROBE/cpu_c.c **** 
 371:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 372:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 479              	 .loc 1 372 0
 480 0076 FFF7FEFF 	 bl CPU_SR_Save
 481 007a F860     	 str r0,[r7,#12]
 373:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_BUSFAULTENA;
 482              	 .loc 1 373 0
 483 007c 2E4A     	 ldr r2,.L41
 484 007e 2E4B     	 ldr r3,.L41
 485 0080 1B68     	 ldr r3,[r3]
 486 0082 43F40033 	 orr r3,r3,#131072
 487 0086 1360     	 str r3,[r2]
 374:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 488              	 .loc 1 374 0
 489 0088 F868     	 ldr r0,[r7,#12]
 490 008a FFF7FEFF 	 bl CPU_SR_Restore
 375:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 491              	 .loc 1 375 0
 492 008e 4FE0     	 b .L27
 493              	.L34:
 376:../Dave/Generated/UCPROBE/cpu_c.c **** 
 377:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 378:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 494              	 .loc 1 378 0
 495 0090 FFF7FEFF 	 bl CPU_SR_Save
 496 0094 F860     	 str r0,[r7,#12]
 379:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHCSR |= CPU_REG_NVIC_SHCSR_USGFAULTENA;
 497              	 .loc 1 379 0
 498 0096 284A     	 ldr r2,.L41
 499 0098 274B     	 ldr r3,.L41
 500 009a 1B68     	 ldr r3,[r3]
 501 009c 43F48023 	 orr r3,r3,#262144
 502 00a0 1360     	 str r3,[r2]
 380:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 503              	 .loc 1 380 0
 504 00a2 F868     	 ldr r0,[r7,#12]
 505 00a4 FFF7FEFF 	 bl CPU_SR_Restore
 381:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 506              	 .loc 1 381 0
 507 00a8 42E0     	 b .L27
 508              	.L35:
 382:../Dave/Generated/UCPROBE/cpu_c.c **** 
 383:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 384:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 509              	 .loc 1 384 0
 510 00aa FFF7FEFF 	 bl CPU_SR_Save
 511 00ae F860     	 str r0,[r7,#12]
 385:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_ST_CTRL |= CPU_REG_NVIC_ST_CTRL_ENABLE;
 512              	 .loc 1 385 0
 513 00b0 224A     	 ldr r2,.L41+4
 514 00b2 224B     	 ldr r3,.L41+4
 515 00b4 1B68     	 ldr r3,[r3]
 516 00b6 43F00103 	 orr r3,r3,#1
 517 00ba 1360     	 str r3,[r2]
 386:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 518              	 .loc 1 386 0
 519 00bc F868     	 ldr r0,[r7,#12]
 520 00be FFF7FEFF 	 bl CPU_SR_Restore
 387:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 521              	 .loc 1 387 0
 522 00c2 35E0     	 b .L27
 523              	.L28:
 388:../Dave/Generated/UCPROBE/cpu_c.c **** 
 389:../Dave/Generated/UCPROBE/cpu_c.c **** 
 390:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 391:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 392:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 524              	 .loc 1 392 0
 525 00c4 1E4B     	 ldr r3,.L41+8
 526 00c6 1B68     	 ldr r3,[r3]
 527 00c8 0133     	 adds r3,r3,#1
 528 00ca DBB2     	 uxtb r3,r3
 529 00cc 03F01F03 	 and r3,r3,#31
 530 00d0 DBB2     	 uxtb r3,r3
 531 00d2 5B01     	 lsls r3,r3,#5
 532 00d4 DBB2     	 uxtb r3,r3
 533 00d6 1033     	 adds r3,r3,#16
 534 00d8 FB72     	 strb r3,[r7,#11]
 393:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 535              	 .loc 1 393 0
 536 00da FA79     	 ldrb r2,[r7,#7]
 537 00dc FB7A     	 ldrb r3,[r7,#11]
 538 00de 9A42     	 cmp r2,r3
 539 00e0 23D2     	 bcs .L37
 394:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 540              	 .loc 1 394 0
 541 00e2 FB79     	 ldrb r3,[r7,#7]
 542 00e4 103B     	 subs r3,r3,#16
 543 00e6 002B     	 cmp r3,#0
 544 00e8 00DA     	 bge .L38
 545 00ea 1F33     	 adds r3,r3,#31
 546              	.L38:
 547 00ec 5B11     	 asrs r3,r3,#5
 548 00ee BB72     	 strb r3,[r7,#10]
 395:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 549              	 .loc 1 395 0
 550 00f0 FB79     	 ldrb r3,[r7,#7]
 551 00f2 A3F11002 	 sub r2,r3,#16
 552 00f6 134B     	 ldr r3,.L41+12
 553 00f8 1340     	 ands r3,r3,r2
 554 00fa 002B     	 cmp r3,#0
 555 00fc 03DA     	 bge .L39
 556 00fe 013B     	 subs r3,r3,#1
 557 0100 63F01F03 	 orn r3,r3,#31
 558 0104 0133     	 adds r3,r3,#1
 559              	.L39:
 560 0106 7B72     	 strb r3,[r7,#9]
 396:../Dave/Generated/UCPROBE/cpu_c.c **** 
 397:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 561              	 .loc 1 397 0
 562 0108 FFF7FEFF 	 bl CPU_SR_Save
 563 010c F860     	 str r0,[r7,#12]
 398:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_SETEN(group) = DEF_BIT(nbr);
 564              	 .loc 1 398 0
 565 010e BB7A     	 ldrb r3,[r7,#10]
 566 0110 03F13823 	 add r3,r3,#939538432
 567 0114 4033     	 adds r3,r3,#64
 568 0116 9B00     	 lsls r3,r3,#2
 569 0118 1946     	 mov r1,r3
 570 011a 7B7A     	 ldrb r3,[r7,#9]
 571 011c 0122     	 movs r2,#1
 572 011e 02FA03F3 	 lsl r3,r2,r3
 573 0122 0B60     	 str r3,[r1]
 399:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 574              	 .loc 1 399 0
 575 0124 F868     	 ldr r0,[r7,#12]
 576 0126 FFF7FEFF 	 bl CPU_SR_Restore
 577              	.L37:
 400:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 401:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 578              	 .loc 1 401 0
 579 012a 00BF     	 nop
 580 012c 00E0     	 b .L27
 581              	.L40:
 353:../Dave/Generated/UCPROBE/cpu_c.c **** 
 582              	 .loc 1 353 0
 583 012e 00BF     	 nop
 584              	.L27:
 402:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 403:../Dave/Generated/UCPROBE/cpu_c.c **** }
 585              	 .loc 1 403 0
 586 0130 1037     	 adds r7,r7,#16
 587              	.LCFI20:
 588              	 .cfi_def_cfa_offset 8
 589 0132 BD46     	 mov sp,r7
 590              	.LCFI21:
 591              	 .cfi_def_cfa_register 13
 592              	 
 593 0134 80BD     	 pop {r7,pc}
 594              	.L42:
 595 0136 00BF     	 .align 2
 596              	.L41:
 597 0138 24ED00E0 	 .word -536810204
 598 013c 10E000E0 	 .word -536813552
 599 0140 04E000E0 	 .word -536813564
 600 0144 1F000080 	 .word -2147483617
 601              	 .cfi_endproc
 602              	.LFE3:
 604              	 .section .text.CPU_IntSrcPendClr,"ax",%progbits
 605              	 .align 2
 606              	 .global CPU_IntSrcPendClr
 607              	 .thumb
 608              	 .thumb_func
 610              	CPU_IntSrcPendClr:
 611              	.LFB4:
 404:../Dave/Generated/UCPROBE/cpu_c.c **** 
 405:../Dave/Generated/UCPROBE/cpu_c.c **** 
 406:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 407:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 408:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPendClr()
 409:../Dave/Generated/UCPROBE/cpu_c.c **** *
 410:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Clear a pending interrupt.
 411:../Dave/Generated/UCPROBE/cpu_c.c **** *
 412:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 413:../Dave/Generated/UCPROBE/cpu_c.c **** *
 414:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 415:../Dave/Generated/UCPROBE/cpu_c.c **** *
 416:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 417:../Dave/Generated/UCPROBE/cpu_c.c **** *
 418:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 419:../Dave/Generated/UCPROBE/cpu_c.c **** *
 420:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) The pending status of several interrupts cannot be clear/set :
 421:../Dave/Generated/UCPROBE/cpu_c.c **** *
 422:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset.
 423:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI.
 424:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault.
 425:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (d) Memory Managment.
 426:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (e) Bus Fault.
 427:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (f) Usage Fault.
 428:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (g) SVCall.
 429:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (h) Debug monitor.
 430:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (i) PendSV.
 431:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (j) Systick 
 432:../Dave/Generated/UCPROBE/cpu_c.c **** *
 433:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 434:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 435:../Dave/Generated/UCPROBE/cpu_c.c **** */
 436:../Dave/Generated/UCPROBE/cpu_c.c **** 
 437:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPendClr (CPU_INT08U  pos)
 438:../Dave/Generated/UCPROBE/cpu_c.c **** 
 439:../Dave/Generated/UCPROBE/cpu_c.c **** {
 612              	 .loc 1 439 0
 613              	 .cfi_startproc
 614              	 
 615              	 
 616 0000 80B5     	 push {r7,lr}
 617              	.LCFI22:
 618              	 .cfi_def_cfa_offset 8
 619              	 .cfi_offset 7,-8
 620              	 .cfi_offset 14,-4
 621 0002 84B0     	 sub sp,sp,#16
 622              	.LCFI23:
 623              	 .cfi_def_cfa_offset 24
 624 0004 00AF     	 add r7,sp,#0
 625              	.LCFI24:
 626              	 .cfi_def_cfa_register 7
 627 0006 0346     	 mov r3,r0
 628 0008 FB71     	 strb r3,[r7,#7]
 440:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 441:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 442:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 443:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 629              	 .loc 1 443 0
 630 000a 0023     	 movs r3,#0
 631 000c FB60     	 str r3,[r7,#12]
 444:../Dave/Generated/UCPROBE/cpu_c.c **** 
 445:../Dave/Generated/UCPROBE/cpu_c.c **** 
 446:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 632              	 .loc 1 446 0
 633 000e FB79     	 ldrb r3,[r7,#7]
 634 0010 0F2B     	 cmp r3,#15
 635 0012 23D8     	 bhi .L44
 636 0014 01A2     	 adr r2,.L46
 637 0016 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 638 001a 00BF     	 .p2align 2
 639              	.L46:
 640 001c C7000000 	 .word .L52+1
 641 0020 C7000000 	 .word .L52+1
 642 0024 C7000000 	 .word .L52+1
 643 0028 C7000000 	 .word .L52+1
 644 002c C7000000 	 .word .L52+1
 645 0030 C7000000 	 .word .L52+1
 646 0034 C7000000 	 .word .L52+1
 647 0038 C7000000 	 .word .L52+1
 648 003c C7000000 	 .word .L52+1
 649 0040 C7000000 	 .word .L52+1
 650 0044 C7000000 	 .word .L52+1
 651 0048 C7000000 	 .word .L52+1
 652 004c C7000000 	 .word .L52+1
 653 0050 C7000000 	 .word .L52+1
 654 0054 C7000000 	 .word .L52+1
 655 0058 C7000000 	 .word .L52+1
 656              	 .p2align 1
 657              	.L44:
 447:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 448:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 449:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 450:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 451:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 452:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 453:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 454:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 455:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 456:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 457:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 458:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management (see Note #2).
 459:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall (see Note #2).           
 460:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor (see Note #2).    
 461:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV (see Note #2).           
 462:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 463:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 464:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 465:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 466:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 467:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 468:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 658              	 .loc 1 468 0
 659 005c 1C4B     	 ldr r3,.L53
 660 005e 1B68     	 ldr r3,[r3]
 661 0060 0133     	 adds r3,r3,#1
 662 0062 DBB2     	 uxtb r3,r3
 663 0064 03F01F03 	 and r3,r3,#31
 664 0068 DBB2     	 uxtb r3,r3
 665 006a 5B01     	 lsls r3,r3,#5
 666 006c DBB2     	 uxtb r3,r3
 667 006e 1033     	 adds r3,r3,#16
 668 0070 FB72     	 strb r3,[r7,#11]
 469:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 669              	 .loc 1 469 0
 670 0072 FA79     	 ldrb r2,[r7,#7]
 671 0074 FB7A     	 ldrb r3,[r7,#11]
 672 0076 9A42     	 cmp r2,r3
 673 0078 23D2     	 bcs .L49
 470:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 32;
 674              	 .loc 1 470 0
 675 007a FB79     	 ldrb r3,[r7,#7]
 676 007c 103B     	 subs r3,r3,#16
 677 007e 002B     	 cmp r3,#0
 678 0080 00DA     	 bge .L50
 679 0082 1F33     	 adds r3,r3,#31
 680              	.L50:
 681 0084 5B11     	 asrs r3,r3,#5
 682 0086 BB72     	 strb r3,[r7,#10]
 471:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 32;
 683              	 .loc 1 471 0
 684 0088 FB79     	 ldrb r3,[r7,#7]
 685 008a A3F11002 	 sub r2,r3,#16
 686 008e 114B     	 ldr r3,.L53+4
 687 0090 1340     	 ands r3,r3,r2
 688 0092 002B     	 cmp r3,#0
 689 0094 03DA     	 bge .L51
 690 0096 013B     	 subs r3,r3,#1
 691 0098 63F01F03 	 orn r3,r3,#31
 692 009c 0133     	 adds r3,r3,#1
 693              	.L51:
 694 009e 7B72     	 strb r3,[r7,#9]
 472:../Dave/Generated/UCPROBE/cpu_c.c **** 
 473:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 695              	 .loc 1 473 0
 696 00a0 FFF7FEFF 	 bl CPU_SR_Save
 697 00a4 F860     	 str r0,[r7,#12]
 474:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_CLRPEND(group) = DEF_BIT(nbr);
 698              	 .loc 1 474 0
 699 00a6 BB7A     	 ldrb r3,[r7,#10]
 700 00a8 03F13823 	 add r3,r3,#939538432
 701 00ac A033     	 adds r3,r3,#160
 702 00ae 9B00     	 lsls r3,r3,#2
 703 00b0 1946     	 mov r1,r3
 704 00b2 7B7A     	 ldrb r3,[r7,#9]
 705 00b4 0122     	 movs r2,#1
 706 00b6 02FA03F3 	 lsl r3,r2,r3
 707 00ba 0B60     	 str r3,[r1]
 475:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 708              	 .loc 1 475 0
 709 00bc F868     	 ldr r0,[r7,#12]
 710 00be FFF7FEFF 	 bl CPU_SR_Restore
 711              	.L49:
 476:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 477:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 712              	 .loc 1 477 0
 713 00c2 00BF     	 nop
 714 00c4 00E0     	 b .L43
 715              	.L52:
 453:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 716              	 .loc 1 453 0
 717 00c6 00BF     	 nop
 718              	.L43:
 478:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 479:../Dave/Generated/UCPROBE/cpu_c.c **** }
 719              	 .loc 1 479 0
 720 00c8 1037     	 adds r7,r7,#16
 721              	.LCFI25:
 722              	 .cfi_def_cfa_offset 8
 723 00ca BD46     	 mov sp,r7
 724              	.LCFI26:
 725              	 .cfi_def_cfa_register 13
 726              	 
 727 00cc 80BD     	 pop {r7,pc}
 728              	.L54:
 729 00ce 00BF     	 .align 2
 730              	.L53:
 731 00d0 04E000E0 	 .word -536813564
 732 00d4 1F000080 	 .word -2147483617
 733              	 .cfi_endproc
 734              	.LFE4:
 736              	 .section .text.CPU_IntSrcPrioSet,"ax",%progbits
 737              	 .align 2
 738              	 .global CPU_IntSrcPrioSet
 739              	 .thumb
 740              	 .thumb_func
 742              	CPU_IntSrcPrioSet:
 743              	.LFB5:
 480:../Dave/Generated/UCPROBE/cpu_c.c **** 
 481:../Dave/Generated/UCPROBE/cpu_c.c **** 
 482:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 483:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 484:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioSet()
 485:../Dave/Generated/UCPROBE/cpu_c.c **** *
 486:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Set priority of an interrupt source.
 487:../Dave/Generated/UCPROBE/cpu_c.c **** *
 488:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 489:../Dave/Generated/UCPROBE/cpu_c.c **** *
 490:../Dave/Generated/UCPROBE/cpu_c.c **** *               prio    Priority.  Use a lower priority number for a higher priority.
 491:../Dave/Generated/UCPROBE/cpu_c.c **** *
 492:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : none.
 493:../Dave/Generated/UCPROBE/cpu_c.c **** *
 494:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 495:../Dave/Generated/UCPROBE/cpu_c.c **** *
 496:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()  Note #1'.
 497:../Dave/Generated/UCPROBE/cpu_c.c **** *
 498:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) Several interrupts priorities CANNOT be set :
 499:../Dave/Generated/UCPROBE/cpu_c.c **** *
 500:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (a) Reset (always -3).
 501:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (b) NMI (always -2).
 502:../Dave/Generated/UCPROBE/cpu_c.c **** *                   (c) Hard fault (always -1).
 503:../Dave/Generated/UCPROBE/cpu_c.c **** *
 504:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()  Note #3'.
 505:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 506:../Dave/Generated/UCPROBE/cpu_c.c **** */
 507:../Dave/Generated/UCPROBE/cpu_c.c **** 
 508:../Dave/Generated/UCPROBE/cpu_c.c **** void  CPU_IntSrcPrioSet (CPU_INT08U  pos,
 509:../Dave/Generated/UCPROBE/cpu_c.c ****                          CPU_INT08U  prio)
 510:../Dave/Generated/UCPROBE/cpu_c.c **** {
 744              	 .loc 1 510 0
 745              	 .cfi_startproc
 746              	 
 747              	 
 748 0000 80B5     	 push {r7,lr}
 749              	.LCFI27:
 750              	 .cfi_def_cfa_offset 8
 751              	 .cfi_offset 7,-8
 752              	 .cfi_offset 14,-4
 753 0002 86B0     	 sub sp,sp,#24
 754              	.LCFI28:
 755              	 .cfi_def_cfa_offset 32
 756 0004 00AF     	 add r7,sp,#0
 757              	.LCFI29:
 758              	 .cfi_def_cfa_register 7
 759 0006 0346     	 mov r3,r0
 760 0008 0A46     	 mov r2,r1
 761 000a FB71     	 strb r3,[r7,#7]
 762 000c 1346     	 mov r3,r2
 763 000e BB71     	 strb r3,[r7,#6]
 511:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 512:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 513:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 514:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 515:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 764              	 .loc 1 515 0
 765 0010 0023     	 movs r3,#0
 766 0012 7B61     	 str r3,[r7,#20]
 516:../Dave/Generated/UCPROBE/cpu_c.c **** 
 517:../Dave/Generated/UCPROBE/cpu_c.c **** 
 518:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 767              	 .loc 1 518 0
 768 0014 FB79     	 ldrb r3,[r7,#7]
 769 0016 0F2B     	 cmp r3,#15
 770 0018 00F2C180 	 bhi .L56
 771 001c 01A2     	 adr r2,.L58
 772 001e 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 773 0022 00BF     	 .p2align 2
 774              	.L58:
 775 0024 37020000 	 .word .L71+1
 776 0028 37020000 	 .word .L71+1
 777 002c 37020000 	 .word .L71+1
 778 0030 37020000 	 .word .L71+1
 779 0034 65000000 	 .word .L60+1
 780 0038 8F000000 	 .word .L61+1
 781 003c BD000000 	 .word .L62+1
 782 0040 37020000 	 .word .L71+1
 783 0044 37020000 	 .word .L71+1
 784 0048 37020000 	 .word .L71+1
 785 004c 37020000 	 .word .L71+1
 786 0050 EB000000 	 .word .L63+1
 787 0054 19010000 	 .word .L64+1
 788 0058 37020000 	 .word .L71+1
 789 005c 43010000 	 .word .L65+1
 790 0060 71010000 	 .word .L66+1
 791              	 .p2align 1
 792              	.L60:
 519:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 520:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 521:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 522:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 523:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 524:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 525:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 526:../Dave/Generated/UCPROBE/cpu_c.c **** 
 527:../Dave/Generated/UCPROBE/cpu_c.c **** 
 528:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 529:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 530:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 531:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 532:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 533:../Dave/Generated/UCPROBE/cpu_c.c **** 
 534:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 535:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 793              	 .loc 1 535 0
 794 0064 FFF7FEFF 	 bl CPU_SR_Save
 795 0068 7861     	 str r0,[r7,#20]
 536:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 796              	 .loc 1 536 0
 797 006a 754B     	 ldr r3,.L72
 798 006c 1B68     	 ldr r3,[r3]
 799 006e 3B61     	 str r3,[r7,#16]
 537:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
 800              	 .loc 1 537 0
 801 0070 3B69     	 ldr r3,[r7,#16]
 802 0072 23F0FF03 	 bic r3,r3,#255
 803 0076 3B61     	 str r3,[r7,#16]
 538:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
 804              	 .loc 1 538 0
 805 0078 BB79     	 ldrb r3,[r7,#6]
 806 007a 3A69     	 ldr r2,[r7,#16]
 807 007c 1343     	 orrs r3,r3,r2
 808 007e 3B61     	 str r3,[r7,#16]
 539:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 809              	 .loc 1 539 0
 810 0080 6F4A     	 ldr r2,.L72
 811 0082 3B69     	 ldr r3,[r7,#16]
 812 0084 1360     	 str r3,[r2]
 540:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 813              	 .loc 1 540 0
 814 0086 7869     	 ldr r0,[r7,#20]
 815 0088 FFF7FEFF 	 bl CPU_SR_Restore
 541:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 816              	 .loc 1 541 0
 817 008c D4E0     	 b .L55
 818              	.L61:
 542:../Dave/Generated/UCPROBE/cpu_c.c **** 
 543:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 544:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 819              	 .loc 1 544 0
 820 008e FFF7FEFF 	 bl CPU_SR_Save
 821 0092 7861     	 str r0,[r7,#20]
 545:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 822              	 .loc 1 545 0
 823 0094 6A4B     	 ldr r3,.L72
 824 0096 1B68     	 ldr r3,[r3]
 825 0098 3B61     	 str r3,[r7,#16]
 546:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (1 * DEF_OCTET_NBR_BITS));
 826              	 .loc 1 546 0
 827 009a 3B69     	 ldr r3,[r7,#16]
 828 009c 23F47F43 	 bic r3,r3,#65280
 829 00a0 3B61     	 str r3,[r7,#16]
 547:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio           << (1 * DEF_OCTET_NBR_BITS));
 830              	 .loc 1 547 0
 831 00a2 BB79     	 ldrb r3,[r7,#6]
 832 00a4 1B02     	 lsls r3,r3,#8
 833 00a6 1A46     	 mov r2,r3
 834 00a8 3B69     	 ldr r3,[r7,#16]
 835 00aa 1343     	 orrs r3,r3,r2
 836 00ac 3B61     	 str r3,[r7,#16]
 548:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 837              	 .loc 1 548 0
 838 00ae 644A     	 ldr r2,.L72
 839 00b0 3B69     	 ldr r3,[r7,#16]
 840 00b2 1360     	 str r3,[r2]
 549:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 841              	 .loc 1 549 0
 842 00b4 7869     	 ldr r0,[r7,#20]
 843 00b6 FFF7FEFF 	 bl CPU_SR_Restore
 550:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 844              	 .loc 1 550 0
 845 00ba BDE0     	 b .L55
 846              	.L62:
 551:../Dave/Generated/UCPROBE/cpu_c.c **** 
 552:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 553:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 847              	 .loc 1 553 0
 848 00bc FFF7FEFF 	 bl CPU_SR_Save
 849 00c0 7861     	 str r0,[r7,#20]
 554:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI1;
 850              	 .loc 1 554 0
 851 00c2 5F4B     	 ldr r3,.L72
 852 00c4 1B68     	 ldr r3,[r3]
 853 00c6 3B61     	 str r3,[r7,#16]
 555:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 854              	 .loc 1 555 0
 855 00c8 3B69     	 ldr r3,[r7,#16]
 856 00ca 23F47F03 	 bic r3,r3,#16711680
 857 00ce 3B61     	 str r3,[r7,#16]
 556:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 858              	 .loc 1 556 0
 859 00d0 BB79     	 ldrb r3,[r7,#6]
 860 00d2 1B04     	 lsls r3,r3,#16
 861 00d4 1A46     	 mov r2,r3
 862 00d6 3B69     	 ldr r3,[r7,#16]
 863 00d8 1343     	 orrs r3,r3,r2
 864 00da 3B61     	 str r3,[r7,#16]
 557:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI1  = temp;
 865              	 .loc 1 557 0
 866 00dc 584A     	 ldr r2,.L72
 867 00de 3B69     	 ldr r3,[r7,#16]
 868 00e0 1360     	 str r3,[r2]
 558:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 869              	 .loc 1 558 0
 870 00e2 7869     	 ldr r0,[r7,#20]
 871 00e4 FFF7FEFF 	 bl CPU_SR_Restore
 559:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 872              	 .loc 1 559 0
 873 00e8 A6E0     	 b .L55
 874              	.L63:
 560:../Dave/Generated/UCPROBE/cpu_c.c **** 
 561:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall.                         
 562:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 875              	 .loc 1 562 0
 876 00ea FFF7FEFF 	 bl CPU_SR_Save
 877 00ee 7861     	 str r0,[r7,#20]
 563:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI2;
 878              	 .loc 1 563 0
 879 00f0 544B     	 ldr r3,.L72+4
 880 00f2 1B68     	 ldr r3,[r3]
 881 00f4 3B61     	 str r3,[r7,#16]
 564:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 882              	 .loc 1 564 0
 883 00f6 3B69     	 ldr r3,[r7,#16]
 884 00f8 23F07F43 	 bic r3,r3,#-16777216
 885 00fc 3B61     	 str r3,[r7,#16]
 565:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 886              	 .loc 1 565 0
 887 00fe BB79     	 ldrb r3,[r7,#6]
 888 0100 1B06     	 lsls r3,r3,#24
 889 0102 1A46     	 mov r2,r3
 890 0104 3B69     	 ldr r3,[r7,#16]
 891 0106 1343     	 orrs r3,r3,r2
 892 0108 3B61     	 str r3,[r7,#16]
 566:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI2  = temp;
 893              	 .loc 1 566 0
 894 010a 4E4A     	 ldr r2,.L72+4
 895 010c 3B69     	 ldr r3,[r7,#16]
 896 010e 1360     	 str r3,[r2]
 567:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 897              	 .loc 1 567 0
 898 0110 7869     	 ldr r0,[r7,#20]
 899 0112 FFF7FEFF 	 bl CPU_SR_Restore
 568:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 900              	 .loc 1 568 0
 901 0116 8FE0     	 b .L55
 902              	.L64:
 569:../Dave/Generated/UCPROBE/cpu_c.c **** 
 570:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor.                  
 571:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 903              	 .loc 1 571 0
 904 0118 FFF7FEFF 	 bl CPU_SR_Save
 905 011c 7861     	 str r0,[r7,#20]
 572:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                = CPU_REG_NVIC_SHPRI3;
 906              	 .loc 1 572 0
 907 011e 4A4B     	 ldr r3,.L72+8
 908 0120 1B68     	 ldr r3,[r3]
 909 0122 3B61     	 str r3,[r7,#16]
 573:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (0 * DEF_OCTET_NBR_BITS));
 910              	 .loc 1 573 0
 911 0124 3B69     	 ldr r3,[r7,#16]
 912 0126 23F0FF03 	 bic r3,r3,#255
 913 012a 3B61     	 str r3,[r7,#16]
 574:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio           << (0 * DEF_OCTET_NBR_BITS));
 914              	 .loc 1 574 0
 915 012c BB79     	 ldrb r3,[r7,#6]
 916 012e 3A69     	 ldr r2,[r7,#16]
 917 0130 1343     	 orrs r3,r3,r2
 918 0132 3B61     	 str r3,[r7,#16]
 575:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 919              	 .loc 1 575 0
 920 0134 444A     	 ldr r2,.L72+8
 921 0136 3B69     	 ldr r3,[r7,#16]
 922 0138 1360     	 str r3,[r2]
 576:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 923              	 .loc 1 576 0
 924 013a 7869     	 ldr r0,[r7,#20]
 925 013c FFF7FEFF 	 bl CPU_SR_Restore
 577:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 926              	 .loc 1 577 0
 927 0140 7AE0     	 b .L55
 928              	.L65:
 578:../Dave/Generated/UCPROBE/cpu_c.c **** 
 579:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV.                         
 580:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 929              	 .loc 1 580 0
 930 0142 FFF7FEFF 	 bl CPU_SR_Save
 931 0146 7861     	 str r0,[r7,#20]
 581:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI3;
 932              	 .loc 1 581 0
 933 0148 3F4B     	 ldr r3,.L72+8
 934 014a 1B68     	 ldr r3,[r3]
 935 014c 3B61     	 str r3,[r7,#16]
 582:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~(DEF_OCTET_MASK << (2 * DEF_OCTET_NBR_BITS));
 936              	 .loc 1 582 0
 937 014e 3B69     	 ldr r3,[r7,#16]
 938 0150 23F47F03 	 bic r3,r3,#16711680
 939 0154 3B61     	 str r3,[r7,#16]
 583:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio           << (2 * DEF_OCTET_NBR_BITS));
 940              	 .loc 1 583 0
 941 0156 BB79     	 ldrb r3,[r7,#6]
 942 0158 1B04     	 lsls r3,r3,#16
 943 015a 1A46     	 mov r2,r3
 944 015c 3B69     	 ldr r3,[r7,#16]
 945 015e 1343     	 orrs r3,r3,r2
 946 0160 3B61     	 str r3,[r7,#16]
 584:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 947              	 .loc 1 584 0
 948 0162 394A     	 ldr r2,.L72+8
 949 0164 3B69     	 ldr r3,[r7,#16]
 950 0166 1360     	 str r3,[r2]
 585:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 951              	 .loc 1 585 0
 952 0168 7869     	 ldr r0,[r7,#20]
 953 016a FFF7FEFF 	 bl CPU_SR_Restore
 586:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 954              	 .loc 1 586 0
 955 016e 63E0     	 b .L55
 956              	.L66:
 587:../Dave/Generated/UCPROBE/cpu_c.c **** 
 588:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 589:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 957              	 .loc 1 589 0
 958 0170 FFF7FEFF 	 bl CPU_SR_Save
 959 0174 7861     	 str r0,[r7,#20]
 590:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                 = CPU_REG_NVIC_SHPRI3;
 960              	 .loc 1 590 0
 961 0176 344B     	 ldr r3,.L72+8
 962 0178 1B68     	 ldr r3,[r3]
 963 017a 3B61     	 str r3,[r7,#16]
 591:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                &= ~((CPU_INT32U)DEF_OCTET_MASK << (3 * DEF_OCTET_NBR_BITS));
 964              	 .loc 1 591 0
 965 017c 3B69     	 ldr r3,[r7,#16]
 966 017e 23F07F43 	 bic r3,r3,#-16777216
 967 0182 3B61     	 str r3,[r7,#16]
 592:../Dave/Generated/UCPROBE/cpu_c.c ****              temp                |=  (prio                       << (3 * DEF_OCTET_NBR_BITS));
 968              	 .loc 1 592 0
 969 0184 BB79     	 ldrb r3,[r7,#6]
 970 0186 1B06     	 lsls r3,r3,#24
 971 0188 1A46     	 mov r2,r3
 972 018a 3B69     	 ldr r3,[r7,#16]
 973 018c 1343     	 orrs r3,r3,r2
 974 018e 3B61     	 str r3,[r7,#16]
 593:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_REG_NVIC_SHPRI3  = temp;
 975              	 .loc 1 593 0
 976 0190 2D4A     	 ldr r2,.L72+8
 977 0192 3B69     	 ldr r3,[r7,#16]
 978 0194 1360     	 str r3,[r2]
 594:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 979              	 .loc 1 594 0
 980 0196 7869     	 ldr r0,[r7,#20]
 981 0198 FFF7FEFF 	 bl CPU_SR_Restore
 595:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 982              	 .loc 1 595 0
 983 019c 4CE0     	 b .L55
 984              	.L56:
 596:../Dave/Generated/UCPROBE/cpu_c.c **** 
 597:../Dave/Generated/UCPROBE/cpu_c.c **** 
 598:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 599:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 600:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 985              	 .loc 1 600 0
 986 019e 2B4B     	 ldr r3,.L72+12
 987 01a0 1B68     	 ldr r3,[r3]
 988 01a2 0133     	 adds r3,r3,#1
 989 01a4 DBB2     	 uxtb r3,r3
 990 01a6 03F01F03 	 and r3,r3,#31
 991 01aa DBB2     	 uxtb r3,r3
 992 01ac 5B01     	 lsls r3,r3,#5
 993 01ae DBB2     	 uxtb r3,r3
 994 01b0 1033     	 adds r3,r3,#16
 995 01b2 FB73     	 strb r3,[r7,#15]
 601:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 996              	 .loc 1 601 0
 997 01b4 FA79     	 ldrb r2,[r7,#7]
 998 01b6 FB7B     	 ldrb r3,[r7,#15]
 999 01b8 9A42     	 cmp r2,r3
 1000 01ba 3AD2     	 bcs .L68
 602:../Dave/Generated/UCPROBE/cpu_c.c ****                  group                    = (pos - 16) / 4;
 1001              	 .loc 1 602 0
 1002 01bc FB79     	 ldrb r3,[r7,#7]
 1003 01be 103B     	 subs r3,r3,#16
 1004 01c0 002B     	 cmp r3,#0
 1005 01c2 00DA     	 bge .L69
 1006 01c4 0333     	 adds r3,r3,#3
 1007              	.L69:
 1008 01c6 9B10     	 asrs r3,r3,#2
 1009 01c8 BB73     	 strb r3,[r7,#14]
 603:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr                      = (pos - 16) % 4;
 1010              	 .loc 1 603 0
 1011 01ca FB79     	 ldrb r3,[r7,#7]
 1012 01cc A3F11002 	 sub r2,r3,#16
 1013 01d0 1F4B     	 ldr r3,.L72+16
 1014 01d2 1340     	 ands r3,r3,r2
 1015 01d4 002B     	 cmp r3,#0
 1016 01d6 03DA     	 bge .L70
 1017 01d8 013B     	 subs r3,r3,#1
 1018 01da 63F00303 	 orn r3,r3,#3
 1019 01de 0133     	 adds r3,r3,#1
 1020              	.L70:
 1021 01e0 7B73     	 strb r3,[r7,#13]
 604:../Dave/Generated/UCPROBE/cpu_c.c **** 
 605:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 1022              	 .loc 1 605 0
 1023 01e2 FFF7FEFF 	 bl CPU_SR_Save
 1024 01e6 7861     	 str r0,[r7,#20]
 606:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                     = CPU_REG_NVIC_PRIO(group);
 1025              	 .loc 1 606 0
 1026 01e8 BB7B     	 ldrb r3,[r7,#14]
 1027 01ea 03F16053 	 add r3,r3,#939524096
 1028 01ee 03F56453 	 add r3,r3,#14592
 1029 01f2 9B00     	 lsls r3,r3,#2
 1030 01f4 1B68     	 ldr r3,[r3]
 1031 01f6 3B61     	 str r3,[r7,#16]
 607:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    &= ~(DEF_OCTET_MASK << (nbr * DEF_OCTET_NBR_BITS));
 1032              	 .loc 1 607 0
 1033 01f8 7B7B     	 ldrb r3,[r7,#13]
 1034 01fa DB00     	 lsls r3,r3,#3
 1035 01fc 1A46     	 mov r2,r3
 1036 01fe FF23     	 movs r3,#255
 1037 0200 9340     	 lsls r3,r3,r2
 1038 0202 DB43     	 mvns r3,r3
 1039 0204 3A69     	 ldr r2,[r7,#16]
 1040 0206 1340     	 ands r3,r3,r2
 1041 0208 3B61     	 str r3,[r7,#16]
 608:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp                    |=  (prio           << (nbr * DEF_OCTET_NBR_BITS));
 1042              	 .loc 1 608 0
 1043 020a BB79     	 ldrb r3,[r7,#6]
 1044 020c 7A7B     	 ldrb r2,[r7,#13]
 1045 020e D200     	 lsls r2,r2,#3
 1046 0210 9340     	 lsls r3,r3,r2
 1047 0212 1A46     	 mov r2,r3
 1048 0214 3B69     	 ldr r3,[r7,#16]
 1049 0216 1343     	 orrs r3,r3,r2
 1050 0218 3B61     	 str r3,[r7,#16]
 609:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_REG_NVIC_PRIO(group) = temp;
 1051              	 .loc 1 609 0
 1052 021a BB7B     	 ldrb r3,[r7,#14]
 1053 021c 03F16053 	 add r3,r3,#939524096
 1054 0220 03F56453 	 add r3,r3,#14592
 1055 0224 9B00     	 lsls r3,r3,#2
 1056 0226 1A46     	 mov r2,r3
 1057 0228 3B69     	 ldr r3,[r7,#16]
 1058 022a 1360     	 str r3,[r2]
 610:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 1059              	 .loc 1 610 0
 1060 022c 7869     	 ldr r0,[r7,#20]
 1061 022e FFF7FEFF 	 bl CPU_SR_Restore
 1062              	.L68:
 611:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 612:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1063              	 .loc 1 612 0
 1064 0232 00BF     	 nop
 1065 0234 00E0     	 b .L55
 1066              	.L71:
 525:../Dave/Generated/UCPROBE/cpu_c.c **** 
 1067              	 .loc 1 525 0
 1068 0236 00BF     	 nop
 1069              	.L55:
 613:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 614:../Dave/Generated/UCPROBE/cpu_c.c **** }
 1070              	 .loc 1 614 0
 1071 0238 1837     	 adds r7,r7,#24
 1072              	.LCFI30:
 1073              	 .cfi_def_cfa_offset 8
 1074 023a BD46     	 mov sp,r7
 1075              	.LCFI31:
 1076              	 .cfi_def_cfa_register 13
 1077              	 
 1078 023c 80BD     	 pop {r7,pc}
 1079              	.L73:
 1080 023e 00BF     	 .align 2
 1081              	.L72:
 1082 0240 18ED00E0 	 .word -536810216
 1083 0244 1CED00E0 	 .word -536810212
 1084 0248 20ED00E0 	 .word -536810208
 1085 024c 04E000E0 	 .word -536813564
 1086 0250 03000080 	 .word -2147483645
 1087              	 .cfi_endproc
 1088              	.LFE5:
 1090              	 .section .text.CPU_IntSrcPrioGet,"ax",%progbits
 1091              	 .align 2
 1092              	 .global CPU_IntSrcPrioGet
 1093              	 .thumb
 1094              	 .thumb_func
 1096              	CPU_IntSrcPrioGet:
 1097              	.LFB6:
 615:../Dave/Generated/UCPROBE/cpu_c.c **** 
 616:../Dave/Generated/UCPROBE/cpu_c.c **** 
 617:../Dave/Generated/UCPROBE/cpu_c.c **** /*
 618:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 619:../Dave/Generated/UCPROBE/cpu_c.c **** *                                         CPU_IntSrcPrioGet()
 620:../Dave/Generated/UCPROBE/cpu_c.c **** *
 621:../Dave/Generated/UCPROBE/cpu_c.c **** * Description : Get priority of an interrupt source.
 622:../Dave/Generated/UCPROBE/cpu_c.c **** *
 623:../Dave/Generated/UCPROBE/cpu_c.c **** * Argument(s) : pos     Position of interrupt vector in interrupt table (see 'CPU_IntSrcDis()').
 624:../Dave/Generated/UCPROBE/cpu_c.c **** *
 625:../Dave/Generated/UCPROBE/cpu_c.c **** * Return(s)   : Priority of interrupt source.  If the interrupt source specified is invalid, then
 626:../Dave/Generated/UCPROBE/cpu_c.c **** *               DEF_INT_16S_MIN_VAL is returned.
 627:../Dave/Generated/UCPROBE/cpu_c.c **** *
 628:../Dave/Generated/UCPROBE/cpu_c.c **** * Caller(s)   : Application.
 629:../Dave/Generated/UCPROBE/cpu_c.c **** *
 630:../Dave/Generated/UCPROBE/cpu_c.c **** * Note(s)     : (1) See 'CPU_IntSrcDis()      Note #1'.
 631:../Dave/Generated/UCPROBE/cpu_c.c **** *
 632:../Dave/Generated/UCPROBE/cpu_c.c **** *               (2) See 'CPU_IntSrcPrioSet()  Note #2'.
 633:../Dave/Generated/UCPROBE/cpu_c.c **** *
 634:../Dave/Generated/UCPROBE/cpu_c.c **** *               (3) See 'CPU_IntSrcDis()      Note #3'.
 635:../Dave/Generated/UCPROBE/cpu_c.c **** ***************************************************************************************************
 636:../Dave/Generated/UCPROBE/cpu_c.c **** */
 637:../Dave/Generated/UCPROBE/cpu_c.c **** 
 638:../Dave/Generated/UCPROBE/cpu_c.c **** CPU_INT16S  CPU_IntSrcPrioGet (CPU_INT08U  pos)
 639:../Dave/Generated/UCPROBE/cpu_c.c **** {
 1098              	 .loc 1 639 0
 1099              	 .cfi_startproc
 1100              	 
 1101              	 
 1102 0000 80B5     	 push {r7,lr}
 1103              	.LCFI32:
 1104              	 .cfi_def_cfa_offset 8
 1105              	 .cfi_offset 7,-8
 1106              	 .cfi_offset 14,-4
 1107 0002 86B0     	 sub sp,sp,#24
 1108              	.LCFI33:
 1109              	 .cfi_def_cfa_offset 32
 1110 0004 00AF     	 add r7,sp,#0
 1111              	.LCFI34:
 1112              	 .cfi_def_cfa_register 7
 1113 0006 0346     	 mov r3,r0
 1114 0008 FB71     	 strb r3,[r7,#7]
 640:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  group;
 641:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  nbr;
 642:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT08U  pos_max;
 643:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT16S  prio;
 644:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_INT32U  temp;
 645:../Dave/Generated/UCPROBE/cpu_c.c ****     CPU_SR_ALLOC();
 1115              	 .loc 1 645 0
 1116 000a 0023     	 movs r3,#0
 1117 000c 3B61     	 str r3,[r7,#16]
 646:../Dave/Generated/UCPROBE/cpu_c.c **** 
 647:../Dave/Generated/UCPROBE/cpu_c.c **** 
 648:../Dave/Generated/UCPROBE/cpu_c.c ****     switch (pos) {
 1118              	 .loc 1 648 0
 1119 000e FB79     	 ldrb r3,[r7,#7]
 1120 0010 0F2B     	 cmp r3,#15
 1121 0012 00F29680 	 bhi .L75
 1122 0016 01A2     	 adr r2,.L77
 1123 0018 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 1124              	 .p2align 2
 1125              	.L77:
 1126 001c 5D000000 	 .word .L76+1
 1127 0020 65000000 	 .word .L78+1
 1128 0024 6D000000 	 .word .L79+1
 1129 0028 75000000 	 .word .L80+1
 1130 002c 7D000000 	 .word .L81+1
 1131 0030 99000000 	 .word .L82+1
 1132 0034 B7000000 	 .word .L83+1
 1133 0038 5D000000 	 .word .L76+1
 1134 003c 5D000000 	 .word .L76+1
 1135 0040 5D000000 	 .word .L76+1
 1136 0044 5D000000 	 .word .L76+1
 1137 0048 D5000000 	 .word .L84+1
 1138 004c EF000000 	 .word .L85+1
 1139 0050 5D000000 	 .word .L76+1
 1140 0054 0B010000 	 .word .L86+1
 1141 0058 29010000 	 .word .L87+1
 1142              	 .p2align 1
 1143              	.L76:
 649:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_STK_PTR:                                   /* ---------------- INVALID OR RESE
 650:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_07:
 651:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_08:
 652:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_09:
 653:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_10:
 654:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RSVD_13:
 655:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = DEF_INT_16S_MIN_VAL;
 1144              	 .loc 1 655 0
 1145 005c 4FF40043 	 mov r3,#32768
 1146 0060 FB82     	 strh r3,[r7,#22]
 656:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1147              	 .loc 1 656 0
 1148 0062 ABE0     	 b .L88
 1149              	.L78:
 657:../Dave/Generated/UCPROBE/cpu_c.c **** 
 658:../Dave/Generated/UCPROBE/cpu_c.c **** 
 659:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ----------------- SYSTEM EXCEPTI
 660:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_RESET:                                     /* Reset (see Note #2).            
 661:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = -3;
 1150              	 .loc 1 661 0
 1151 0064 4FF6FD73 	 movw r3,#65533
 1152 0068 FB82     	 strh r3,[r7,#22]
 662:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1153              	 .loc 1 662 0
 1154 006a A7E0     	 b .L88
 1155              	.L79:
 663:../Dave/Generated/UCPROBE/cpu_c.c **** 
 664:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_NMI:                                       /* Non-maskable interrupt (see Note
 665:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = -2;
 1156              	 .loc 1 665 0
 1157 006c 4FF6FE73 	 movw r3,#65534
 1158 0070 FB82     	 strh r3,[r7,#22]
 666:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1159              	 .loc 1 666 0
 1160 0072 A3E0     	 b .L88
 1161              	.L80:
 667:../Dave/Generated/UCPROBE/cpu_c.c **** 
 668:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_HFAULT:                                    /* Hard fault (see Note #2).       
 669:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = -1;
 1162              	 .loc 1 669 0
 1163 0074 4FF6FF73 	 movw r3,#65535
 1164 0078 FB82     	 strh r3,[r7,#22]
 670:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1165              	 .loc 1 670 0
 1166 007a 9FE0     	 b .L88
 1167              	.L81:
 671:../Dave/Generated/UCPROBE/cpu_c.c **** 
 672:../Dave/Generated/UCPROBE/cpu_c.c **** 
 673:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_MEM:                                       /* Memory management.              
 674:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1168              	 .loc 1 674 0
 1169 007c FFF7FEFF 	 bl CPU_SR_Save
 1170 0080 3861     	 str r0,[r7,#16]
 675:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1171              	 .loc 1 675 0
 1172 0082 514B     	 ldr r3,.L95
 1173 0084 1B68     	 ldr r3,[r3]
 1174 0086 FB60     	 str r3,[r7,#12]
 676:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1175              	 .loc 1 676 0
 1176 0088 FB68     	 ldr r3,[r7,#12]
 1177 008a 9BB2     	 uxth r3,r3
 1178 008c DBB2     	 uxtb r3,r3
 1179 008e FB82     	 strh r3,[r7,#22]
 677:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1180              	 .loc 1 677 0
 1181 0090 3869     	 ldr r0,[r7,#16]
 1182 0092 FFF7FEFF 	 bl CPU_SR_Restore
 678:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1183              	 .loc 1 678 0
 1184 0096 91E0     	 b .L88
 1185              	.L82:
 679:../Dave/Generated/UCPROBE/cpu_c.c **** 
 680:../Dave/Generated/UCPROBE/cpu_c.c **** 
 681:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_BUSFAULT:                                  /* Bus fault.                      
 682:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1186              	 .loc 1 682 0
 1187 0098 FFF7FEFF 	 bl CPU_SR_Save
 1188 009c 3861     	 str r0,[r7,#16]
 683:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1189              	 .loc 1 683 0
 1190 009e 4A4B     	 ldr r3,.L95
 1191 00a0 1B68     	 ldr r3,[r3]
 1192 00a2 FB60     	 str r3,[r7,#12]
 684:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (1 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1193              	 .loc 1 684 0
 1194 00a4 FB68     	 ldr r3,[r7,#12]
 1195 00a6 1B0A     	 lsrs r3,r3,#8
 1196 00a8 9BB2     	 uxth r3,r3
 1197 00aa DBB2     	 uxtb r3,r3
 1198 00ac FB82     	 strh r3,[r7,#22]
 685:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1199              	 .loc 1 685 0
 1200 00ae 3869     	 ldr r0,[r7,#16]
 1201 00b0 FFF7FEFF 	 bl CPU_SR_Restore
 686:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1202              	 .loc 1 686 0
 1203 00b4 82E0     	 b .L88
 1204              	.L83:
 687:../Dave/Generated/UCPROBE/cpu_c.c **** 
 688:../Dave/Generated/UCPROBE/cpu_c.c **** 
 689:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_USAGEFAULT:                                /* Usage fault.                    
 690:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1205              	 .loc 1 690 0
 1206 00b6 FFF7FEFF 	 bl CPU_SR_Save
 1207 00ba 3861     	 str r0,[r7,#16]
 691:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI1;
 1208              	 .loc 1 691 0
 1209 00bc 424B     	 ldr r3,.L95
 1210 00be 1B68     	 ldr r3,[r3]
 1211 00c0 FB60     	 str r3,[r7,#12]
 692:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1212              	 .loc 1 692 0
 1213 00c2 FB68     	 ldr r3,[r7,#12]
 1214 00c4 1B0C     	 lsrs r3,r3,#16
 1215 00c6 9BB2     	 uxth r3,r3
 1216 00c8 DBB2     	 uxtb r3,r3
 1217 00ca FB82     	 strh r3,[r7,#22]
 693:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1218              	 .loc 1 693 0
 1219 00cc 3869     	 ldr r0,[r7,#16]
 1220 00ce FFF7FEFF 	 bl CPU_SR_Restore
 694:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1221              	 .loc 1 694 0
 1222 00d2 73E0     	 b .L88
 1223              	.L84:
 695:../Dave/Generated/UCPROBE/cpu_c.c **** 
 696:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SVCALL:                                    /* SVCall.                         
 697:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1224              	 .loc 1 697 0
 1225 00d4 FFF7FEFF 	 bl CPU_SR_Save
 1226 00d8 3861     	 str r0,[r7,#16]
 698:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI2;
 1227              	 .loc 1 698 0
 1228 00da 3C4B     	 ldr r3,.L95+4
 1229 00dc 1B68     	 ldr r3,[r3]
 1230 00de FB60     	 str r3,[r7,#12]
 699:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1231              	 .loc 1 699 0
 1232 00e0 FB68     	 ldr r3,[r7,#12]
 1233 00e2 1B0E     	 lsrs r3,r3,#24
 1234 00e4 FB82     	 strh r3,[r7,#22]
 700:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1235              	 .loc 1 700 0
 1236 00e6 3869     	 ldr r0,[r7,#16]
 1237 00e8 FFF7FEFF 	 bl CPU_SR_Restore
 701:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1238              	 .loc 1 701 0
 1239 00ec 66E0     	 b .L88
 1240              	.L85:
 702:../Dave/Generated/UCPROBE/cpu_c.c **** 
 703:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_DBGMON:                                    /* Debug monitor.                  
 704:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1241              	 .loc 1 704 0
 1242 00ee FFF7FEFF 	 bl CPU_SR_Save
 1243 00f2 3861     	 str r0,[r7,#16]
 705:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1244              	 .loc 1 705 0
 1245 00f4 364B     	 ldr r3,.L95+8
 1246 00f6 1B68     	 ldr r3,[r3]
 1247 00f8 FB60     	 str r3,[r7,#12]
 706:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (0 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1248              	 .loc 1 706 0
 1249 00fa FB68     	 ldr r3,[r7,#12]
 1250 00fc 9BB2     	 uxth r3,r3
 1251 00fe DBB2     	 uxtb r3,r3
 1252 0100 FB82     	 strh r3,[r7,#22]
 707:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1253              	 .loc 1 707 0
 1254 0102 3869     	 ldr r0,[r7,#16]
 1255 0104 FFF7FEFF 	 bl CPU_SR_Restore
 708:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1256              	 .loc 1 708 0
 1257 0108 58E0     	 b .L88
 1258              	.L86:
 709:../Dave/Generated/UCPROBE/cpu_c.c **** 
 710:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_PENDSV:                                    /* PendSV.                         
 711:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1259              	 .loc 1 711 0
 1260 010a FFF7FEFF 	 bl CPU_SR_Save
 1261 010e 3861     	 str r0,[r7,#16]
 712:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1262              	 .loc 1 712 0
 1263 0110 2F4B     	 ldr r3,.L95+8
 1264 0112 1B68     	 ldr r3,[r3]
 1265 0114 FB60     	 str r3,[r7,#12]
 713:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (2 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1266              	 .loc 1 713 0
 1267 0116 FB68     	 ldr r3,[r7,#12]
 1268 0118 1B0C     	 lsrs r3,r3,#16
 1269 011a 9BB2     	 uxth r3,r3
 1270 011c DBB2     	 uxtb r3,r3
 1271 011e FB82     	 strh r3,[r7,#22]
 714:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1272              	 .loc 1 714 0
 1273 0120 3869     	 ldr r0,[r7,#16]
 1274 0122 FFF7FEFF 	 bl CPU_SR_Restore
 715:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1275              	 .loc 1 715 0
 1276 0126 49E0     	 b .L88
 1277              	.L87:
 716:../Dave/Generated/UCPROBE/cpu_c.c **** 
 717:../Dave/Generated/UCPROBE/cpu_c.c ****         case CPU_INT_SYSTICK:                                   /* SysTick.                        
 718:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_ENTER();
 1278              	 .loc 1 718 0
 1279 0128 FFF7FEFF 	 bl CPU_SR_Save
 1280 012c 3861     	 str r0,[r7,#16]
 719:../Dave/Generated/UCPROBE/cpu_c.c ****              temp = CPU_REG_NVIC_SHPRI3;
 1281              	 .loc 1 719 0
 1282 012e 284B     	 ldr r3,.L95+8
 1283 0130 1B68     	 ldr r3,[r3]
 1284 0132 FB60     	 str r3,[r7,#12]
 720:../Dave/Generated/UCPROBE/cpu_c.c ****              prio = (temp >> (3 * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1285              	 .loc 1 720 0
 1286 0134 FB68     	 ldr r3,[r7,#12]
 1287 0136 1B0E     	 lsrs r3,r3,#24
 1288 0138 FB82     	 strh r3,[r7,#22]
 721:../Dave/Generated/UCPROBE/cpu_c.c ****              CPU_CRITICAL_EXIT();
 1289              	 .loc 1 721 0
 1290 013a 3869     	 ldr r0,[r7,#16]
 1291 013c FFF7FEFF 	 bl CPU_SR_Restore
 722:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1292              	 .loc 1 722 0
 1293 0140 3CE0     	 b .L88
 1294              	.L75:
 723:../Dave/Generated/UCPROBE/cpu_c.c **** 
 724:../Dave/Generated/UCPROBE/cpu_c.c **** 
 725:../Dave/Generated/UCPROBE/cpu_c.c ****                                                                 /* ---------------- EXTERNAL INTERR
 726:../Dave/Generated/UCPROBE/cpu_c.c ****         default:
 727:../Dave/Generated/UCPROBE/cpu_c.c ****             pos_max = CPU_INT_SRC_POS_MAX;
 1295              	 .loc 1 727 0
 1296 0142 244B     	 ldr r3,.L95+12
 1297 0144 1B68     	 ldr r3,[r3]
 1298 0146 0133     	 adds r3,r3,#1
 1299 0148 DBB2     	 uxtb r3,r3
 1300 014a 03F01F03 	 and r3,r3,#31
 1301 014e DBB2     	 uxtb r3,r3
 1302 0150 5B01     	 lsls r3,r3,#5
 1303 0152 DBB2     	 uxtb r3,r3
 1304 0154 1033     	 adds r3,r3,#16
 1305 0156 FB72     	 strb r3,[r7,#11]
 728:../Dave/Generated/UCPROBE/cpu_c.c ****             if (pos < pos_max) {                                /* See Note #3.                    
 1306              	 .loc 1 728 0
 1307 0158 FA79     	 ldrb r2,[r7,#7]
 1308 015a FB7A     	 ldrb r3,[r7,#11]
 1309 015c 9A42     	 cmp r2,r3
 1310 015e 29D2     	 bcs .L89
 729:../Dave/Generated/UCPROBE/cpu_c.c ****                  group = (pos - 16) / 4;
 1311              	 .loc 1 729 0
 1312 0160 FB79     	 ldrb r3,[r7,#7]
 1313 0162 103B     	 subs r3,r3,#16
 1314 0164 002B     	 cmp r3,#0
 1315 0166 00DA     	 bge .L90
 1316 0168 0333     	 adds r3,r3,#3
 1317              	.L90:
 1318 016a 9B10     	 asrs r3,r3,#2
 1319 016c BB72     	 strb r3,[r7,#10]
 730:../Dave/Generated/UCPROBE/cpu_c.c ****                  nbr   = (pos - 16) % 4;
 1320              	 .loc 1 730 0
 1321 016e FB79     	 ldrb r3,[r7,#7]
 1322 0170 A3F11002 	 sub r2,r3,#16
 1323 0174 184B     	 ldr r3,.L95+16
 1324 0176 1340     	 ands r3,r3,r2
 1325 0178 002B     	 cmp r3,#0
 1326 017a 03DA     	 bge .L91
 1327 017c 013B     	 subs r3,r3,#1
 1328 017e 63F00303 	 orn r3,r3,#3
 1329 0182 0133     	 adds r3,r3,#1
 1330              	.L91:
 1331 0184 7B72     	 strb r3,[r7,#9]
 731:../Dave/Generated/UCPROBE/cpu_c.c **** 
 732:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_ENTER();
 1332              	 .loc 1 732 0
 1333 0186 FFF7FEFF 	 bl CPU_SR_Save
 1334 018a 3861     	 str r0,[r7,#16]
 733:../Dave/Generated/UCPROBE/cpu_c.c ****                  temp  = CPU_REG_NVIC_PRIO(group);
 1335              	 .loc 1 733 0
 1336 018c BB7A     	 ldrb r3,[r7,#10]
 1337 018e 03F16053 	 add r3,r3,#939524096
 1338 0192 03F56453 	 add r3,r3,#14592
 1339 0196 9B00     	 lsls r3,r3,#2
 1340 0198 1B68     	 ldr r3,[r3]
 1341 019a FB60     	 str r3,[r7,#12]
 734:../Dave/Generated/UCPROBE/cpu_c.c ****                  CPU_CRITICAL_EXIT();
 1342              	 .loc 1 734 0
 1343 019c 3869     	 ldr r0,[r7,#16]
 1344 019e FFF7FEFF 	 bl CPU_SR_Restore
 735:../Dave/Generated/UCPROBE/cpu_c.c **** 
 736:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = (temp >> (nbr * DEF_OCTET_NBR_BITS)) & DEF_OCTET_MASK;
 1345              	 .loc 1 736 0
 1346 01a2 7B7A     	 ldrb r3,[r7,#9]
 1347 01a4 DB00     	 lsls r3,r3,#3
 1348 01a6 1A46     	 mov r2,r3
 1349 01a8 FB68     	 ldr r3,[r7,#12]
 1350 01aa D340     	 lsrs r3,r3,r2
 1351 01ac 9BB2     	 uxth r3,r3
 1352 01ae DBB2     	 uxtb r3,r3
 1353 01b0 FB82     	 strh r3,[r7,#22]
 737:../Dave/Generated/UCPROBE/cpu_c.c ****              } else {
 738:../Dave/Generated/UCPROBE/cpu_c.c ****                  prio  = DEF_INT_16S_MIN_VAL;
 739:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 740:../Dave/Generated/UCPROBE/cpu_c.c ****              break;
 1354              	 .loc 1 740 0
 1355 01b2 02E0     	 b .L94
 1356              	.L89:
 738:../Dave/Generated/UCPROBE/cpu_c.c ****              }
 1357              	 .loc 1 738 0
 1358 01b4 4FF40043 	 mov r3,#32768
 1359 01b8 FB82     	 strh r3,[r7,#22]
 1360              	.L94:
 1361              	 .loc 1 740 0
 1362 01ba 00BF     	 nop
 1363              	.L88:
 741:../Dave/Generated/UCPROBE/cpu_c.c ****     }
 742:../Dave/Generated/UCPROBE/cpu_c.c **** 
 743:../Dave/Generated/UCPROBE/cpu_c.c ****     return (prio);
 1364              	 .loc 1 743 0
 1365 01bc FB8A     	 ldrh r3,[r7,#22]
 1366 01be 1BB2     	 sxth r3,r3
 744:../Dave/Generated/UCPROBE/cpu_c.c **** }
 1367              	 .loc 1 744 0
 1368 01c0 1846     	 mov r0,r3
 1369 01c2 1837     	 adds r7,r7,#24
 1370              	.LCFI35:
 1371              	 .cfi_def_cfa_offset 8
 1372 01c4 BD46     	 mov sp,r7
 1373              	.LCFI36:
 1374              	 .cfi_def_cfa_register 13
 1375              	 
 1376 01c6 80BD     	 pop {r7,pc}
 1377              	.L96:
 1378              	 .align 2
 1379              	.L95:
 1380 01c8 18ED00E0 	 .word -536810216
 1381 01cc 1CED00E0 	 .word -536810212
 1382 01d0 20ED00E0 	 .word -536810208
 1383 01d4 04E000E0 	 .word -536813564
 1384 01d8 03000080 	 .word -2147483645
 1385              	 .cfi_endproc
 1386              	.LFE6:
 1388              	 .text
 1389              	.Letext0:
 1390              	 .file 2 "../Dave/Generated/UCPROBE/cpu.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_c.c
    {standard input}:20     .text.CPU_BitBandClr:00000000 $t
    {standard input}:25     .text.CPU_BitBandClr:00000000 CPU_BitBandClr
    {standard input}:113    .text.CPU_BitBandClr:0000006c $d
    {standard input}:119    .text.CPU_BitBandSet:00000000 $t
    {standard input}:124    .text.CPU_BitBandSet:00000000 CPU_BitBandSet
    {standard input}:211    .text.CPU_BitBandSet:0000006c $d
    {standard input}:217    .text.CPU_IntSrcDis:00000000 $t
    {standard input}:222    .text.CPU_IntSrcDis:00000000 CPU_IntSrcDis
    {standard input}:252    .text.CPU_IntSrcDis:0000001c $d
    {standard input}:268    .text.CPU_IntSrcDis:0000005c $t
    {standard input}:403    .text.CPU_IntSrcDis:00000138 $d
    {standard input}:411    .text.CPU_IntSrcEn:00000000 $t
    {standard input}:416    .text.CPU_IntSrcEn:00000000 CPU_IntSrcEn
    {standard input}:446    .text.CPU_IntSrcEn:0000001c $d
    {standard input}:462    .text.CPU_IntSrcEn:0000005c $t
    {standard input}:597    .text.CPU_IntSrcEn:00000138 $d
    {standard input}:605    .text.CPU_IntSrcPendClr:00000000 $t
    {standard input}:610    .text.CPU_IntSrcPendClr:00000000 CPU_IntSrcPendClr
    {standard input}:640    .text.CPU_IntSrcPendClr:0000001c $d
    {standard input}:656    .text.CPU_IntSrcPendClr:0000005c $t
    {standard input}:731    .text.CPU_IntSrcPendClr:000000d0 $d
    {standard input}:737    .text.CPU_IntSrcPrioSet:00000000 $t
    {standard input}:742    .text.CPU_IntSrcPrioSet:00000000 CPU_IntSrcPrioSet
    {standard input}:775    .text.CPU_IntSrcPrioSet:00000024 $d
    {standard input}:791    .text.CPU_IntSrcPrioSet:00000064 $t
    {standard input}:1082   .text.CPU_IntSrcPrioSet:00000240 $d
    {standard input}:1091   .text.CPU_IntSrcPrioGet:00000000 $t
    {standard input}:1096   .text.CPU_IntSrcPrioGet:00000000 CPU_IntSrcPrioGet
    {standard input}:1126   .text.CPU_IntSrcPrioGet:0000001c $d
    {standard input}:1142   .text.CPU_IntSrcPrioGet:0000005c $t
    {standard input}:1380   .text.CPU_IntSrcPrioGet:000001c8 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
CPU_SR_Save
CPU_SR_Restore
