#Caches
Chose to add buses since L2 cache expects only one connection from the L1 cache
The caches can hide some complexity in the management of the memory
HBM could be modeled as an L1 for example.
