-- EASICS generated file
-- command : ariadne test.ari
-- tool_version : 1.4.26
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  component a
    generic (
          g_a : natural range 0 to 4
         );
    port (
          first : in std_logic_vector ( g_a - 1 downto 0 );
          second : out std_logic_vector ( g_a - 1 downto 0 )
         );
  end component;

  component b
    generic (
          g_a : natural range 0 to 4
         );
    port (
          data1 : in std_logic_vector ( g_a - 1 downto 0 );
          data2 : out std_logic_vector ( g_a - 1 downto 0 )
         );
  end component;


begin
  a_0 : a
    generic map (
      g_a => 2)
    port map (
      first => first,
      second => second);
  b_0 : b
    generic map (
      g_a => g_a)
    port map (
      data1 => data1,
      data2 => data2);

end rtl;
