Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Feb 19 00:27:24 2025
| Host         : LAPTOP-DUUNQKAE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZYNQ_CORE_wrapper_control_sets_placed.rpt
| Design       : ZYNQ_CORE_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   178 |
|    Minimum number of control sets                        |   178 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   410 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   178 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     7 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1769 |          509 |
| No           | No                    | Yes                    |             143 |           63 |
| No           | Yes                   | No                     |             560 |          257 |
| Yes          | No                    | No                     |             717 |          186 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |            2397 |          752 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                                                                      Enable Signal                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                        |                                                                                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                         |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                2 |              3 |         1.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[9]_i_1_n_0                                                                   |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                         | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                               | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                         |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                    | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_5x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/DVI_Transmitter_0/inst/par_to_ser_inst3/p_4_in                                                                                                                                                                                                                     |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                               | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              5 |         1.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                       | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                       | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                      | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                               | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | ZYNQ_CORE_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                               | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                1 |              7 |         7.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                                                           |                3 |              7 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                     | ZYNQ_CORE_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg_0[0]                                                                                              |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                              | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                   | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |              9 |         1.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]   | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                4 |             11 |         2.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |         5.50 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                          | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                 | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                5 |             13 |         2.60 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                           | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                |                4 |             14 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                7 |             14 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                             | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                6 |             14 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                         | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                5 |             14 |         2.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                6 |             15 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                                                |                7 |             15 |         2.14 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                7 |             16 |         2.29 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                               |                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                8 |             17 |         2.12 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             19 |         3.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             19 |         3.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             20 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                               |                                                                                                                                                                                                                                                                                |                7 |             21 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                 | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                6 |             21 |         3.50 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             22 |         1.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                           | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                  | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                4 |             22 |         5.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                     | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                6 |             22 |         3.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                           | ZYNQ_CORE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                8 |             23 |         2.88 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                       | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             24 |         2.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                       | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                       | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |               10 |             24 |         2.40 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                      | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                7 |             24 |         3.43 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                              | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                       | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                 |                                                                                                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                       | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                7 |             25 |         3.57 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             25 |         1.39 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                     |                                                                                                                                                                                                                                                                                |                4 |             26 |         6.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                   |                                                                                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                        | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                9 |             31 |         3.44 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                           | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                          | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     |                                                                                                                                                                                                                                                                                |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 |                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                          |               15 |             32 |         2.13 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                    |               27 |             32 |         1.19 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                   | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                         | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                        |               16 |             33 |         2.06 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |               10 |             33 |         3.30 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               12 |             33 |         2.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                 |                                                                                                                                                                                                                                                                                |               12 |             34 |         2.83 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                                |                9 |             34 |         3.78 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                |               10 |             35 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               13 |             38 |         2.92 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                             | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |               14 |             38 |         2.71 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                            | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |               12 |             38 |         3.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                |                                                                                                                                                                                                                                                                                |                9 |             38 |         4.22 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               18 |             38 |         2.11 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                  | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                8 |             45 |         5.62 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_5x               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |               12 |             45 |         3.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                |               11 |             47 |         4.27 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                |               10 |             47 |         4.70 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               10 |             48 |         4.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                |                9 |             48 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                |                8 |             48 |         6.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                |               11 |             48 |         4.36 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                |                7 |             48 |         6.86 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                     | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                           |                8 |             50 |         6.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               20 |             52 |         2.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                           | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               20 |             64 |         3.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | ZYNQ_CORE_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               22 |             77 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 | ZYNQ_CORE_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                   |                                                                                                                                                                                                                                                                                |               19 |             98 |         5.16 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               59 |            100 |         1.69 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        | ZYNQ_CORE_i/DVI_Transmitter_0/inst/encoder_inst0/sys_rst_n_0                                                                                                                                                                                                                   |               59 |            129 |         2.19 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | ZYNQ_CORE_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               33 |            145 |         4.39 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                      | ZYNQ_CORE_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               43 |            173 |         4.02 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |              211 |            698 |         3.31 |
|  ZYNQ_CORE_i/clk_wiz_0/inst/clk_1x               |                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                |              289 |           1034 |         3.58 |
+--------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


