source /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/settings32.sh && cd zed && xps -nw system.xmp <<< "exit"
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE

Xilinx Platform Studio
Xilinx EDK 14.7 Build EDK_P.20131013
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

XPS% Loading xmp file system.xmp
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line
   253 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line
   253 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

XPS% source /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/settings32.sh && cd zed && make clean && make bits
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE
make[1]: Entering directory `/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed'
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_gp_interconnect_wrapper.ngc implementation/system_axi_spdif_tx_0_wrapper.ngc implementation/system_axi_iic_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_util_vector_logic_0_wrapper.ngc implementation/system_axi_i2s_adi_0_wrapper.ngc implementation/system_util_i2c_mixer_0_wrapper.ngc implementation/system_axi_iic_1_wrapper.ngc implementation/system_se_src_interconnect_wrapper.ngc implementation/system_se_dst_interconnect_wrapper.ngc implementation/system_axi_dma_stream_wrapper.ngc implementation/system_se_control_interconnect_wrapper.ngc implementation/system_stream_engine_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
make[1]: Leaving directory `/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed'
make[1]: Entering directory `/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed'
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed_lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default -lp
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed_lib/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '27000@cadlic0:5280@vlsi:5280@shimbala:5280@omnipotent:1717@cadlic0.stanford.
   edu:2100@ee-matlab.stanford.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line
   253 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line
   253 

Overriding IP level properties ...
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312
    
INFO:EDK - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is
   overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 4 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319
    
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_M_AXIS_MM2S_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 150 
INFO:EDK - IPNAME: axi_dma, INSTANCE:axi_dma_stream - tcl is overriding
   PARAMETER C_S_AXIS_S2MM_PROTOCOL value to GENERIC -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 151 
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is
   not specified. Clock DRCs will not be performed for IPs connected to that
   clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41600000-0x4160ffff) axi_iic_0	gp_interconnect
  (0x41640000-0x4164ffff) axi_iic_1	gp_interconnect
  (0x75c00000-0x75c0ffff) axi_spdif_tx_0	gp_interconnect
  (0x77600000-0x7760ffff) axi_i2s_adi_0	gp_interconnect
  (0x80400000-0x8040ffff) axi_dma_stream	se_control_interconnect
  (0xbfc00000-0xbfc0ffff) stream_engine_0	se_control_interconnect

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: gp_interconnect - 1 master(s) : 4 slave(s) 
IPNAME: axi_interconnect, INSTANCE: se_src_interconnect - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: se_dst_interconnect - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: se_control_interconnect - 1 master(s) : 2
slave(s) 

Checking port drivers...
WARNING:EDK - PORT: s_axis_s2mm_tuser, CONNECTOR: stream_engine_0_M_AXIS_TUSER -
   No driver found. Port will be driven to GND -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 259 
WARNING:EDK - PORT: s_axis_s2mm_tid, CONNECTOR: stream_engine_0_M_AXIS_TID - No
   driver found. Port will be driven to GND -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 260 
WARNING:EDK - PORT: s_axis_s2mm_tdest, CONNECTOR: stream_engine_0_M_AXIS_TDEST -
   No driver found. Port will be driven to GND -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 261 
WARNING:EDK - PORT: hdmi_int, CONNECTOR: hdmi_int - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 27
    
WARNING:EDK - PORT: util_vector_logic_0_Op1_pin, CONNECTOR:
   net_util_vector_logic_0_Op1_pin - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 30
    
WARNING:EDK - PORT: int_1_pin, CONNECTOR: int_1 - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 41
    
WARNING:EDK - PORT: int_2_pin, CONNECTOR: int_2 - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 42
    
WARNING:EDK - PORT: int_3_pin, CONNECTOR: int_3 - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 43
    
WARNING:EDK - PORT: int_4_pin, CONNECTOR: int_4 - floating connection -
   /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 44
    
WARNING:EDK - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 221 
WARNING:EDK - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 230 
WARNING:EDK - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 253 
WARNING:EDK - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 262 
WARNING:EDK - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_stream_M_AXIS_MM2S_TKEEP - floating connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 223 
WARNING:EDK - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_stream_M_AXIS_MM2S_TUSER - floating connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 227 
WARNING:EDK - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_stream_M_AXIS_MM2S_TID -
   floating connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 228 
WARNING:EDK - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_stream_M_AXIS_MM2S_TDEST - floating connection -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_dma_v6_03_a/data/axi_dma_v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect gp_interconnect.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:gp_interconnect - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect se_src_interconnect; no
DECERR checking will be performed.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_src_interconnect - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect se_dst_interconnect; no
DECERR checking will be performed.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_dst_interconnect - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect se_control_interconnect.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:se_control_interconnect - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/
   pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect gp_interconnect.
INFO: No asynchronous clock conversions in axi_interconnect se_src_interconnect.
INFO: No asynchronous clock conversions in axi_interconnect se_dst_interconnect.
INFO: No asynchronous clock conversions in axi_interconnect
se_control_interconnect.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 253 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 55 -
Running XST synthesis
INSTANCE:gp_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 208 -
Running XST synthesis
INSTANCE:axi_spdif_tx_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 216 -
Running XST synthesis
INSTANCE:axi_iic_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 237 -
Running XST synthesis
INSTANCE:clock_generator_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 253 -
Running XST synthesis
INSTANCE:util_vector_logic_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 263 -
Running XST synthesis
INSTANCE:axi_i2s_adi_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 272 -
Running XST synthesis
INSTANCE:util_i2c_mixer_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 307 -
Running XST synthesis
INSTANCE:axi_iic_1 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 320 -
Running XST synthesis
INSTANCE:se_src_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 332 -
Running XST synthesis
INSTANCE:se_dst_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 339 -
Running XST synthesis
INSTANCE:axi_dma_stream -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 346 -
Running XST synthesis
INSTANCE:se_control_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 374 -
Running XST synthesis
INSTANCE:stream_engine_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 382 -
Running XST synthesis

Running NGCBUILD ...
IPNAME:system_gp_interconnect_wrapper INSTANCE:gp_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 208 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd .. system_gp_interconnect_wrapper.ngc
../system_gp_interconnect_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/gp_in
terconnect_wrapper/system_gp_interconnect_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_gp_interconnect_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_gp_interconnect_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 253 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_clock_generator_0_wrapper.ngc ../system_clock_generator_0_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/clock
_generator_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_se_src_interconnect_wrapper INSTANCE:se_src_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 332 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_se_src_interconnect_wrapper.ngc ../system_se_src_interconnect_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/se_sr
c_interconnect_wrapper/system_se_src_interconnect_wrapper.ngc" ...
Loading design module
"../system_se_src_interconnect_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_se_src_interconnect_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_se_src_interconnect_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_se_src_interconnect_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_se_src_interconnect_wrapper.blc"...

NGCBUILD done.
IPNAME:system_se_dst_interconnect_wrapper INSTANCE:se_dst_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 339 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_se_dst_interconnect_wrapper.ngc ../system_se_dst_interconnect_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/se_ds
t_interconnect_wrapper/system_se_dst_interconnect_wrapper.ngc" ...
Loading design module
"../system_se_dst_interconnect_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_se_dst_interconnect_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_se_dst_interconnect_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_se_dst_interconnect_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_se_dst_interconnect_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_stream_wrapper INSTANCE:axi_dma_stream -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 346 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_stream_wrapper.ngc
../system_axi_dma_stream_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/axi_d
ma_stream_wrapper/system_axi_dma_stream_wrapper.ngc" ...
Loading design module
"../system_axi_dma_stream_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_dma_stream_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module
"../system_axi_dma_stream_wrapper_fifo_generator_v9_3_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_stream_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_dma_stream_wrapper.blc"...

NGCBUILD done.
IPNAME:system_se_control_interconnect_wrapper INSTANCE:se_control_interconnect -
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/system.mhs line 374 -
Running NGCBUILD

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngcbuild
-p xc7z020clg484-1 -intstyle silent -i -sd ..
system_se_control_interconnect_wrapper.ngc
../system_se_control_interconnect_wrapper

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/se_co
ntrol_interconnect_wrapper/system_se_control_interconnect_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_se_control_interconnect_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_se_control_interconnect_wrapper.blc"...

NGCBUILD done.
INFO:EDK - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1496.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.7 - Xflow P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
.... Copying flowfile
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation 

Using Flow File:
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/fpga.f
lw 
Using Option File(s): 
 /afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/xflow
.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.7 - ngdbuild P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line:
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/ngdbuild
-p xc7z020clg484-1 -nt timestamp -bm system.bmm
/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/system
.ngc -uc system.ucf system.ngd

Reading NGO file
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m.ngc" ...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_processing_system7_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_util_vector_logic_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_i2s_adi_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_gp_interconnect_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_control_interconnect_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_src_interconnect_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_dst_interconnect_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_spdif_tx_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_dma_stream_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_stream_engine_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_clock_generator_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_iic_0_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_iic_1_wrapper.ngc"...
Loading design module
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_util_i2c_mixer_0_wrapper.ngc"...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_gp_interconnect_wrapper.ncf" to module "gp_interconnect"...
Checking Constraint Associations...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_control_interconnect_wrapper.ncf" to module "se_control_interconnect"...
Checking Constraint Associations...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_src_interconnect_wrapper.ncf" to module "se_src_interconnect"...
Checking Constraint Associations...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_se_dst_interconnect_wrapper.ncf" to module "se_dst_interconnect"...
Checking Constraint Associations...
Applying constraints in
"/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed/implementation/syste
m_axi_dma_stream_wrapper.ncf" to module "axi_dma_stream"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/se_dst_interconnect/se_dst_interconnect\/si_converter
   _bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_
   INV_0 TNM = FFS:se_dst_interconnect_re...>: No instances of type FFS were
   found under block
   "se_dst_interconnect/se_dst_interconnect/si_converter_bank/gen_conv_slot[0].c
   lock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/se_src_interconnect/se_src_interconnect\/si_converter
   _bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_
   INV_0 TNM = FFS:se_src_interconnect_re...>: No instances of type FFS were
   found under block
   "se_src_interconnect/se_src_interconnect/si_converter_bank/gen_conv_slot[0].c
   lock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/se_control_interconnect/se_control_interconnect\/si_c
   onverter_bank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<
   2>_inv1_INV_0 TNM = FFS:se_control_int...>: No instances of type FFS were
   found under block
   "se_control_interconnect/se_control_interconnect/si_converter_bank/gen_conv_s
   lot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/gp_interconnect/gp_interconnect\/si_converter_bank\/g
   en_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0
   TNM = FFS:gp_interconnect_reset_resync>: No instances of type FFS were found
   under block
   "gp_interconnect/gp_interconnect/si_converter_bank/gen_conv_slot[0].clock_con
   v_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP gp_interconnect_reset_source =
   FFS PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   se_control_interconnect_reset_source = FFS PADS CPUS;>: CPUS "*" does not
   match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   se_src_interconnect_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   se_dst_interconnect_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'se_dst_interconnect_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'se_src_interconnect_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'se_control_interconnect_reset_resync',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'gp_interconnect_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'clk_fpga_2', used in period specification
   'TS_clk_fpga_2', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_clk_fpga_2
   * 0.061440678 HIGH 50%>

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_0/axi_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_iic_1/axi_iic_1/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N316' has no driver
WARNING:NgdBuild:452 - logical net 'N317' has no driver
WARNING:NgdBuild:452 - logical net 'N318' has no driver
WARNING:NgdBuild:452 - logical net 'N319' has no driver
WARNING:NgdBuild:452 - logical net 'N320' has no driver
WARNING:NgdBuild:452 - logical net 'N321' has no driver
WARNING:NgdBuild:452 - logical net 'N322' has no driver
WARNING:NgdBuild:452 - logical net 'N323' has no driver
WARNING:NgdBuild:452 - logical net 'N324' has no driver
WARNING:NgdBuild:452 - logical net 'N325' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 144

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  13 sec
Total CPU time to NGDBUILD completion:  1 min  13 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.7 - Map P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27000@cadlic0:5280@vlsi:5280@shimbala:5280@omnipotent:1717@cadlic0.stanford.edu
:2100@ee-matlab.stanford.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 7 secs 
Total CPU  time at the beginning of Placer: 1 mins 4 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:20e3575b) REAL time: 1 mins 16 secs 

Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: processing_system7_0_GPIO_pin<0>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<1>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<2>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<4>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<5>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<6>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<7>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<8>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<9>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<10>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<11>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<12>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<13>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<14>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<15>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<16>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<17>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<18>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<19>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<20>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<21>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<22>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<23>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<24>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<25>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<26>   IOSTANDARD = LVCMOS33
   	 Comp: processing_system7_0_GPIO_pin<27>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<28>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<29>   IOSTANDARD = LVCMOS25
   	 Comp: processing_system7_0_GPIO_pin<30>   IOSTANDARD = LVCMOS25


Phase 2.7  Design Feasibility Check (Checksum:20e3575b) REAL time: 1 mins 17 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:20e3575b) REAL time: 1 mins 17 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:863714a4) REAL time: 1 mins 34 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:863714a4) REAL time: 1 mins 34 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:863714a4) REAL time: 1 mins 34 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:863714a4) REAL time: 1 mins 35 secs 

Phase 8.8  Global Placement
........................
................................................................................................................................................
.....................................................................................................................
...................................................................................................................
Phase 8.8  Global Placement (Checksum:121a3371) REAL time: 7 mins 3 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:121a3371) REAL time: 7 mins 4 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:47aa8767) REAL time: 7 mins 30 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:47aa8767) REAL time: 7 mins 30 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:47aa8767) REAL time: 7 mins 30 secs 

Total REAL time to Placer completion: 7 mins 32 secs 
Total CPU  time to Placer completion: 7 mins 28 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   43
Slice Logic Utilization:
  Number of Slice Registers:                 5,908 out of 106,400    5%
    Number used as Flip Flops:               5,908
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      7,000 out of  53,200   13%
    Number used as logic:                    6,533 out of  53,200   12%
      Number using O6 output only:           4,814
      Number using O5 output only:             149
      Number using O5 and O6:                1,570
      Number used as ROM:                        0
    Number used as Memory:                     370 out of  17,400    2%
      Number used as Dual Port RAM:            138
        Number using O6 output only:            10
        Number using O5 output only:             7
        Number using O5 and O6:                121
      Number used as Single Port RAM:            0
      Number used as Shift Register:           232
        Number using O6 output only:           224
        Number using O5 output only:             0
        Number using O5 and O6:                  8
    Number used exclusively as route-thrus:     97
      Number with same-slice register load:     64
      Number with same-slice carry load:        27
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 3,649 out of  13,300   27%
  Number of LUT Flip Flop pairs used:        9,151
    Number with an unused Flip Flop:         3,771 out of   9,151   41%
    Number with an unused LUT:               2,151 out of   9,151   23%
    Number of fully used LUT-FF pairs:       3,229 out of   9,151   35%
    Number of unique control sets:             449
    Number of slice register sites lost
      to control set restrictions:           1,945 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        57 out of     200   28%
    Number of LOCed IOBs:                       57 out of      57  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                              5

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 94 out of     140   67%
    Number using RAMB36E1 only:                 94
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  3 out of     280    1%
    Number using RAMB18E1 only:                  3
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       35 out of     200   17%
    Number used as OLOGICE2s:                   35
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            3 out of     220    1%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         1 out of       4   25%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.98

Peak Memory Usage:  738 MB
Total REAL time to MAP completion:  7 mins 44 secs 
Total CPU time to MAP completion:   7 mins 40 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - par P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27000@cadlic0:5280@vlsi:5280@shimbala:5280@omnipotent:1717@cadlic0.stanford.edu:2100@ee-matlab.stanford.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.08 2013-10-13".



Device Utilization Summary:

   Number of BUFGs                           5 out of 32     15%
   Number of DSP48E1s                        3 out of 220     1%
   Number of ILOGICE2s                       1 out of 200     1%
   Number of External IOB33s                57 out of 200    28%
      Number of LOCed IOB33s                57 out of 57    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of MMCME2_ADVs                     1 out of 4      25%
   Number of OLOGICE2s                      35 out of 200    17%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       3 out of 280     1%
   Number of RAMB36E1s                      94 out of 140    67%
   Number of Slices                       3649 out of 13300  27%
   Number of Slice Registers              5908 out of 106400  5%
      Number used as Flip Flops           5908
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   7000 out of 53200  13%
   Number of Slice LUT-Flip Flop pairs    8994 out of 53200  16%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 37 secs 
Finished initial Timing Analysis.  REAL time: 37 secs 

WARNING:Par:288 - The signal int_2_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal int_4_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal int_1_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal int_3_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   se_src_interconnect/se_src_interconnect/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WR
   ITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_R
   AM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   se_src_interconnect/se_src_interconnect/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WR
   ITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   se_dst_interconnect/se_dst_interconnect/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WR
   ITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_R
   AM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   se_dst_interconnect/se_dst_interconnect/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WR
   ITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/M
   ram_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs13_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs12_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs3_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_stream/axi_dma_stream/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC
   _FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_dma_stream/axi_dma_stream/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC
   _FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O
   has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs4_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs2_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs11_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs15_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs5_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs6_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs14_RAMD_D1_O has no load.  PAR will not
   attempt to route this signal.
Starting Router


Phase  1  : 58868 unrouted;      REAL time: 40 secs 

Phase  2  : 44910 unrouted;      REAL time: 43 secs 

Phase  3  : 15481 unrouted;      REAL time: 1 mins 11 secs 

Phase  4  : 15494 unrouted; (Setup:0, Hold:81234, Component Switching Limit:0)     REAL time: 1 mins 22 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:65933, Component Switching Limit:0)     REAL time: 2 mins 

Phase  6  : 0 unrouted; (Setup:0, Hold:65933, Component Switching Limit:0)     REAL time: 2 mins 

Phase  7  : 0 unrouted; (Setup:0, Hold:65933, Component Switching Limit:0)     REAL time: 2 mins 

Phase  8  : 0 unrouted; (Setup:0, Hold:65933, Component Switching Limit:0)     REAL time: 2 mins 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 10 secs 
Total REAL time to Router completion: 2 mins 10 secs 
Total CPU time to Router completion: 2 mins 12 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  484 |  0.254     |  1.892      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK3 |BUFGCTRL_X0Y30| No   | 1927 |  0.437     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|axi_i2s_adi_0_MCLK_p |              |      |      |            |             |
|             in_OBUF | BUFGCTRL_X0Y0| No   |   16 |  0.229     |  1.887      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK2 |BUFGCTRL_X0Y29| No   |    1 |  0.000     |  1.762      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y28| No   |    1 |  0.000     |  1.820      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0/cl |              |      |      |            |             |
|ock_generator_0/SIG_ |              |      |      |            |             |
|      MMCM1_CLKFBOUT |         Local|      |    1 |  0.000     |  0.014      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_3 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.021ns|    19.979ns|       0|           0
  3" 50 MHz HIGH 50%                        | HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.692ns|     9.308ns|       0|           0
  0" 100 MHz HIGH 50%                       | HOLD        |     0.056ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_ | MINLOWPULSE |     2.200ns|     2.800ns|       0|           0
  2" 200 MHz HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |    78.413ns|     2.966ns|       0|           0
  G_MMCM1_CLKOUT0 = PERIOD TIMEGRP          | HOLD        |     0.034ns|            |       0|           0
  "clock_generator_0_clock_generator_0_SIG_ |             |            |            |        |            
  MMCM1_CLKOUT0" TS_clk_fpga_2         * 0. |             |            |            |        |            
  061440678 HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_se_dst_interconnect_reset_resync | SETUP       |         N/A|     1.170ns|     N/A|           0
  _path" TIG                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_se_src_interconnect_reset_resync | SETUP       |         N/A|     1.096ns|     N/A|           0
  _path" TIG                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_se_control_interconnect_reset_re | SETUP       |         N/A|     1.071ns|     N/A|           0
  sync_path" TIG                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_gp_interconnect_reset_resync_pat | SETUP       |         N/A|     1.118ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | N/A         |         N/A|         N/A|     N/A|         N/A
  1" 142.857 MHz HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk_fpga_2
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_fpga_2                  |      5.000ns|      2.800ns|      0.182ns|            0|            0|            0|           57|
| TS_clock_generator_0_clock_gen|     81.379ns|      2.966ns|          N/A|            0|            0|           57|            0|
| erator_0_SIG_MMCM1_CLKOUT0    |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 36 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 2 mins 23 secs 
Total CPU time to PAR completion: 2 mins 24 secs 

Peak Memory Usage:  601 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 38
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.7 - Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '7z020.nph' in environment
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.7 Trace  (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/trce -e
3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 8458408953 paths, 0 nets, and 46539 connections

Design statistics:
   Minimum period:  19.979ns (Maximum frequency:  50.053MHz)


Analysis completed Sun Mar  4 17:56:25 2018
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 1 mins 


xflow done!
touch __xps/system_routed
xilperl /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.7 - Bitgen P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Loading device for application Rf_Device from file '7z020.nph' in environment
/afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Sun Mar  4 17:56:47 2018

Running DRC.
WARNING:PhysDesignRules:367 - The signal <int_2_pin_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <int_4_pin_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <int_1_pin_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <int_3_pin_IBUF> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_gen.rx_sync/Mram_fifo_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/rx_sync_fifo_in<3>> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/ctrl/tx_sync/Mram_fifo_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo1_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_rx_gen.rx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_i2s_adi_0/axi_i2s_adi_0/pl330_dma_tx_gen.tx_fifo/fifo/Mram_data_fifo4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <se_src_interconnect/se_src_interconnect/mi_protocol_conv_bank/gen_protocol_s
   lot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_i
   nst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.r
   f/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <se_src_interconnect/se_src_interconnect/mi_protocol_conv_bank/gen_protocol_s
   lot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_i
   nst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo5_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo4_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo2_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo3_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_spdif_tx_0/axi_spdif_tx_0/pl330_dma_gen.fifo/fifo/Mram_data_fifo1_RAMD_D
   1_O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <se_dst_interconnect/se_dst_interconnect/mi_protocol_conv_bank/gen_protocol_s
   lot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_i
   nst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.r
   f/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <se_dst_interconnect/se_dst_interconnect/mi_protocol_conv_bank/gen_protocol_s
   lot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_i
   nst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvf
   ifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs13_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs12_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs3_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_stream/axi_dma_stream/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WR
   APPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6
   _S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_stream/axi_dma_stream/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WR
   APPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6
   _S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs4_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs2_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs11_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs15_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs5_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs6_RA
   MD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
WARNING:PhysDesignRules:367 - The signal
   <stream_engine_0/stream_engine_0/stream_engine_i/ul/cpu/w_stage/Mram_regs14_R
   AMD_D1_O> is incomplete. The signal does not drive any load pins in the
   design.
DRC detected 0 errors and 36 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'27000@cadlic0:5280@vlsi:5280@shimbala:5280@omnipotent:1717@cadlic0.stanford.edu
:2100@ee-matlab.stanford.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
make[1]: Leaving directory `/afs/.ir.stanford.edu/users/r/d/rdomingo/ee180/3lab/hw/zed'
source /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/settings32.sh && bitToBin/convert_bitstream zed/implementation/system.bit fpga.img
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/common
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/EDK
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/PlanAhead
. /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE/.settings32.sh /afs/ir.stanford.edu/class/ee/xilinx/14.7/ISE_DS/ISE
Building BOOT.bif
Building BOOT.BIN
Splitting BOOT.BIN
Done
FPGA image ready.
