;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SLT #12, 15
	JMZ @72, #201
	JMN <-700, <-600
	DJN 270, -60
	ADD 907, @-220
	ADD 807, @-220
	SPL 0, <-22
	SUB #1, <-11
	SUB #1, <-11
	SUB #1, <-11
	SLT 12, @15
	SLT 0, -10
	SLT 12, @15
	JMZ 300, <0
	SLT 12, @15
	ADD 270, 500
	SUB @13, 0
	SUB 0, -1
	SUB 0, -1
	ADD 270, 60
	MOV -1, <-20
	SLT 12, @15
	CMP 0, -1
	SLT 12, @15
	SLT 12, @15
	CMP @-127, 100
	CMP @-127, 100
	SUB @700, @803
	SUB @127, 150
	JMP @72, #201
	SUB @127, 106
	DJN 121, 100
	SUB 0, -1
	SPL -700, -600
	SUB #12, @30
	SUB #10, 0
	SUB #12, @30
	SUB #12, @30
	CMP #-7, <-20
	CMP -207, <-120
	JMP @72, #201
	CMP -207, <-120
	JMP @72, #201
	CMP -207, <-120
	DJN -1, @-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
