$date
	Mon Mar 19 19:07:44 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 1 " t $end
$var reg 1 # cp $end
$var reg 1 $ j $end
$var reg 1 % k $end
$var reg 1 & qb $end
$scope module f1 $end
$var wire 1 ' cp $end
$var wire 1 ( j $end
$var wire 1 ) k $end
$var wire 1 ! q $end
$var wire 1 * q1 $end
$var wire 1 + q2 $end
$var wire 1 , q3 $end
$var wire 1 - q4 $end
$var wire 1 . q5 $end
$var wire 1 / q6 $end
$var wire 1 0 qb $end
$var wire 1 " t $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
1-
1,
0+
0*
0)
0(
1'
0&
0%
0$
1#
1"
1!
$end
#5
0-
1+
1%
1)
#10
1-
0+
0%
0)
1$
1(
#15
0-
1+
1%
1)
#25
0"
0,
0!
0+
0%
0)
0$
0(
1&
10
#30
1%
1)
#35
1-
1,
1*
0%
0)
1$
1(
#40
1%
1)
#50
1!
1/
0*
0%
0)
0$
0(
0&
00
0#
0'
#55
1%
1)
#60
0%
0)
1$
1(
#65
1%
1)
#75
0!
0-
0"
0,
0/
0.
0%
0)
0$
0(
1&
10
#80
1%
1)
#85
0%
0)
1$
1(
#90
1%
1)
#100
