$date
	Mon Nov 20 18:07:51 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divider $end
$var wire 1 ! clk $end
$var wire 32 " dividend [31:0] $end
$var wire 32 # divisor [31:0] $end
$var wire 1 $ rst $end
$var wire 1 % start $end
$var wire 25 & temp_mantissa2 [24:0] $end
$var wire 25 ' temp_mantissa1 [24:0] $end
$var wire 8 ( out_wire [7:0] $end
$var wire 32 ) out [31:0] $end
$var wire 9 * diff [8:0] $end
$var wire 5 + count [4:0] $end
$var reg 1 , busy $end
$var reg 1 - control $end
$var reg 1 . finish $end
$var reg 6 / i [5:0] $end
$var reg 49 0 mantissa1 [48:0] $end
$var reg 49 1 mantissa2 [48:0] $end
$var reg 32 2 out_reg [31:0] $end
$var reg 24 3 result [23:0] $end
$var reg 1 4 start_reg $end
$var reg 4 5 state [3:0] $end
$var reg 1 6 valid $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
bx 5
x4
bx 3
bx 2
bx 1
bx 0
bx /
x.
x-
x,
b1 +
bx *
bx )
bx (
bx '
bx &
z%
z$
bz #
bz "
z!
$end
#2
