 ==  Bambu executed with: bambu -Og -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/prime/includes/values_75 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/RECIPE/prime/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    my_fmod
    divides
    even
    prime
    main


  Memory allocation information:
    BRAM bitsize: 8
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 8
    ADDRESS bus bitsize: 7
    SIZE bus bitsize: 4
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 64
    Internally allocated memory: 64
  Time to perform memory allocation: 0.00 seconds


  Module allocation information for function my_fmod:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function my_fmod:
    Number of control steps: 12
    Minimum slack: 0.58000000000000018
    Estimated max frequency (MHz): 226.24434389140271
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function my_fmod:
    Number of states: 10
    Minimum number of cycles: 10
    Maximum number of cycles 10
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function my_fmod:
    Bound operations:9/9
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function my_fmod:
    Number of storage values inserted: 2
  Time to compute storage value information: 0.00 seconds


  Module binding information for function my_fmod:
    Number of modules instantiated: 9
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 215
    Estimated area of MUX21: 0
    Total estimated area: 215
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function my_fmod:
    Register allocation algorithm obtains a sub-optimal result: 2 registers(LB:1)
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function my_fmod: 16
  All registers are without enable: function pipelining may come for free
  Resources are not shared in function my_fmod: function pipelining may come for free

  Module allocation information for function divides:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function divides:
    Number of control steps: 5
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function divides:
    Number of states: 5
    Parameters are registered
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function divides:
    Bound operations:19/19
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function divides:
    Number of storage values inserted: 3
  Time to compute storage value information: 0.00 seconds


  Module binding information for function divides:
    Number of modules instantiated: 19
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2029
    Estimated area of MUX21: 0
    Total estimated area: 2029
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function divides:
    Register allocation algorithm obtains an optimal result: 3 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function divides: 24

  Module allocation information for function even:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.01 seconds


  Scheduling Information of function even:
    Number of control steps: 5
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function even:
    Number of states: 4
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function even:
    Bound operations:6/6
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function even:
    Number of storage values inserted: 2
  Time to compute storage value information: 0.00 seconds


  Module binding information for function even:
    Number of modules instantiated: 6
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2002
    Estimated area of MUX21: 0
    Total estimated area: 2002
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function even:
    Register allocation algorithm obtains an optimal result: 2 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function even: 9

  Module allocation information for function prime:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.03 seconds


  Scheduling Information of function prime:
    Number of control steps: 15
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.01 seconds


  State Transition Graph Information of function prime:
    Number of states: 15
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function prime:
    Bound operations:41/44
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function prime:
    Number of storage values inserted: 11
  Time to compute storage value information: 0.00 seconds


  Register binding information for function prime:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Register binding information for function prime:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Module binding information for function prime:
    Number of modules instantiated: 43
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 6050
    Estimated area of MUX21: 33
    Total estimated area: 6083
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function prime:
    Register allocation algorithm obtains a sub-optimal result: 11 registers(LB:7)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function prime:
    Number of allocated multiplexers (2-to-1 equivalent): 3
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function prime: 66

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.02 seconds


  Scheduling Information of function main:
    Number of control steps: 4
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.00 seconds


  State Transition Graph Information of function main:
    Number of states: 3
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:4/4
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 0
  Time to compute storage value information: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 4
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 2000
    Estimated area of MUX21: 0
    Total estimated area: 2000
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains an optimal result: 0 registers
  Time to perform register binding: 0.00 seconds

  Total number of flip-flops in function main: 0
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR/RECIPE_INT/prime/files/values_75/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 95 cycles
  Number of executions     : 1
  Average execution        : 95 cycles
