# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Nov 6 2020 17:13:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ShiftRegisterPiSo_RevA|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (ShiftRegisterPiSo_RevA|clk:R vs. ShiftRegisterPiSo_RevA|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: parallelIn[0]
			6.1.2::Path details for port: parallelIn[1]
			6.1.3::Path details for port: parallelIn[2]
			6.1.4::Path details for port: parallelIn[3]
			6.1.5::Path details for port: parallelIn[4]
			6.1.6::Path details for port: parallelIn[5]
			6.1.7::Path details for port: parallelIn[6]
			6.1.8::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: serialOut
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: parallelIn[0]
			6.4.2::Path details for port: parallelIn[1]
			6.4.3::Path details for port: parallelIn[2]
			6.4.4::Path details for port: parallelIn[3]
			6.4.5::Path details for port: parallelIn[4]
			6.4.6::Path details for port: parallelIn[5]
			6.4.7::Path details for port: parallelIn[6]
			6.4.8::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: serialOut
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: ShiftRegisterPiSo_RevA|clk  | Frequency: 184.27 MHz  | Target: 112.36 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ShiftRegisterPiSo_RevA|clk  ShiftRegisterPiSo_RevA|clk  8900             3473        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port      Clock Port  Setup Times  Clock Reference:Phase         
-------------  ----------  -----------  ----------------------------  
parallelIn[0]  clk         1878         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[1]  clk         1609         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[2]  clk         1889         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[3]  clk         741          ShiftRegisterPiSo_RevA|clk:R  
parallelIn[4]  clk         1361         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[5]  clk         1361         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[6]  clk         131          ShiftRegisterPiSo_RevA|clk:R  
reset          clk         1506         ShiftRegisterPiSo_RevA|clk:R  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase         
---------  ----------  ------------  ----------------------------  
serialOut  clk         12793         ShiftRegisterPiSo_RevA|clk:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port      Clock Port  Hold Times  Clock Reference:Phase         
-------------  ----------  ----------  ----------------------------  
parallelIn[0]  clk         -720        ShiftRegisterPiSo_RevA|clk:R  
parallelIn[1]  clk         -575        ShiftRegisterPiSo_RevA|clk:R  
parallelIn[2]  clk         -782        ShiftRegisterPiSo_RevA|clk:R  
parallelIn[3]  clk         428         ShiftRegisterPiSo_RevA|clk:R  
parallelIn[4]  clk         -172        ShiftRegisterPiSo_RevA|clk:R  
parallelIn[5]  clk         -172        ShiftRegisterPiSo_RevA|clk:R  
parallelIn[6]  clk         996         ShiftRegisterPiSo_RevA|clk:R  
reset          clk         2019        ShiftRegisterPiSo_RevA|clk:R  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase         
---------  ----------  --------------------  ----------------------------  
serialOut  clk         12236                 ShiftRegisterPiSo_RevA|clk:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ShiftRegisterPiSo_RevA|clk
********************************************************
Clock: ShiftRegisterPiSo_RevA|clk
Frequency: 184.27 MHz | Target: 112.36 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : serialOutZ0_LC_1_21_2/in3
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : 8900p
Path slack       : 3473p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            4228
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                8961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              4733   3473  RISE       7
I__177/I                         LocalMux                       0              4733   3473  RISE       1
I__177/O                         LocalMux                     486              5219   3473  RISE       1
I__182/I                         InMux                          0              5219   3473  RISE       1
I__182/O                         InMux                        382              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   3473  RISE       1
I__90/I                          LocalMux                       0              6263   3473  RISE       1
I__90/O                          LocalMux                     486              6749   3473  RISE       1
I__91/I                          InMux                          0              6749   3473  RISE       1
I__91/O                          InMux                        382              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/in3    LogicCell40_SEQ_MODE_0000      0              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/ltout  LogicCell40_SEQ_MODE_0000    403              7534   3473  FALL       1
I__89/I                          CascadeMux                     0              7534   3473  FALL       1
I__89/O                          CascadeMux                     0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/in2    LogicCell40_SEQ_MODE_0000      0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000    558              8092   3473  RISE       1
I__68/I                          LocalMux                       0              8092   3473  RISE       1
I__68/O                          LocalMux                     486              8578   3473  RISE       1
I__69/I                          InMux                          0              8578   3473  RISE       1
I__69/O                          InMux                        382              8961   3473  RISE       1
serialOutZ0_LC_1_21_2/in3        LogicCell40_SEQ_MODE_1000      0              8961   3473  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (ShiftRegisterPiSo_RevA|clk:R vs. ShiftRegisterPiSo_RevA|clk:R)
*********************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : serialOutZ0_LC_1_21_2/in3
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : 8900p
Path slack       : 3473p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            4228
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                8961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              4733   3473  RISE       7
I__177/I                         LocalMux                       0              4733   3473  RISE       1
I__177/O                         LocalMux                     486              5219   3473  RISE       1
I__182/I                         InMux                          0              5219   3473  RISE       1
I__182/O                         InMux                        382              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   3473  RISE       1
I__90/I                          LocalMux                       0              6263   3473  RISE       1
I__90/O                          LocalMux                     486              6749   3473  RISE       1
I__91/I                          InMux                          0              6749   3473  RISE       1
I__91/O                          InMux                        382              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/in3    LogicCell40_SEQ_MODE_0000      0              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/ltout  LogicCell40_SEQ_MODE_0000    403              7534   3473  FALL       1
I__89/I                          CascadeMux                     0              7534   3473  FALL       1
I__89/O                          CascadeMux                     0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/in2    LogicCell40_SEQ_MODE_0000      0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000    558              8092   3473  RISE       1
I__68/I                          LocalMux                       0              8092   3473  RISE       1
I__68/O                          LocalMux                     486              8578   3473  RISE       1
I__69/I                          InMux                          0              8578   3473  RISE       1
I__69/O                          InMux                        382              8961   3473  RISE       1
serialOutZ0_LC_1_21_2/in3        LogicCell40_SEQ_MODE_1000      0              8961   3473  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: parallelIn[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[0]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1878


Data Path Delay                5122
+ Setup Time                    693
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1878

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[0]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_0_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__50/I                                Odrv4                      0      1670               RISE  1       
I__50/O                                Odrv4                      517    2186               RISE  1       
I__51/I                                Span4Mux_v                 0      2186               RISE  1       
I__51/O                                Span4Mux_v                 517    2703               RISE  1       
I__52/I                                Span4Mux_v                 0      2703               RISE  1       
I__52/O                                Span4Mux_v                 517    3220               RISE  1       
I__53/I                                Span4Mux_v                 0      3220               RISE  1       
I__53/O                                Span4Mux_v                 517    3737               RISE  1       
I__54/I                                Span4Mux_v                 0      3737               RISE  1       
I__54/O                                Span4Mux_v                 517    4254               RISE  1       
I__55/I                                LocalMux                   0      4254               RISE  1       
I__55/O                                LocalMux                   486    4740               RISE  1       
I__56/I                                InMux                      0      4740               RISE  1       
I__56/O                                InMux                      382    5122               RISE  1       
latch_0_LC_1_19_2/in0                  LogicCell40_SEQ_MODE_1000  0      5122               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.2::Path details for port: parallelIn[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[1]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1609


Data Path Delay                4957
+ Setup Time                    589
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1609

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[1]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_1_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__44/I                                Odrv12                     0      1670               RISE  1       
I__44/O                                Odrv12                     724    2393               RISE  1       
I__45/I                                Span12Mux_v                0      2393               RISE  1       
I__45/O                                Span12Mux_v                724    3117               RISE  1       
I__46/I                                Sp12to4                    0      3117               RISE  1       
I__46/O                                Sp12to4                    631    3747               RISE  1       
I__47/I                                Span4Mux_s3_h              0      3747               RISE  1       
I__47/O                                Span4Mux_s3_h              341    4088               RISE  1       
I__48/I                                LocalMux                   0      4088               RISE  1       
I__48/O                                LocalMux                   486    4574               RISE  1       
I__49/I                                InMux                      0      4574               RISE  1       
I__49/O                                InMux                      382    4957               RISE  1       
latch_1_LC_1_19_5/in1                  LogicCell40_SEQ_MODE_1000  0      4957               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.3::Path details for port: parallelIn[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[2]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1889


Data Path Delay                5133
+ Setup Time                    693
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1889

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[2]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_2_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__171/I                               Odrv12                     0      1670               RISE  1       
I__171/O                               Odrv12                     724    2393               RISE  1       
I__172/I                               Span12Mux_h                0      2393               RISE  1       
I__172/O                               Span12Mux_h                724    3117               RISE  1       
I__173/I                               Sp12to4                    0      3117               RISE  1       
I__173/O                               Sp12to4                    631    3747               RISE  1       
I__174/I                               Span4Mux_v                 0      3747               RISE  1       
I__174/O                               Span4Mux_v                 517    4264               RISE  1       
I__175/I                               LocalMux                   0      4264               RISE  1       
I__175/O                               LocalMux                   486    4750               RISE  1       
I__176/I                               InMux                      0      4750               RISE  1       
I__176/O                               InMux                      382    5133               RISE  1       
latch_2_LC_2_20_4/in0                  LogicCell40_SEQ_MODE_1000  0      5133               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__133/I                                          ClkMux                     0      3482               RISE  1       
I__133/O                                          ClkMux                     455    3937               RISE  1       
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.4::Path details for port: parallelIn[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[3]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 741


Data Path Delay                3985
+ Setup Time                    693
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                  741

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[3]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_3_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__205/I                               Odrv12                     0      1670               RISE  1       
I__205/O                               Odrv12                     724    2393               RISE  1       
I__206/I                               Span12Mux_v                0      2393               RISE  1       
I__206/O                               Span12Mux_v                724    3117               RISE  1       
I__207/I                               LocalMux                   0      3117               RISE  1       
I__207/O                               LocalMux                   486    3603               RISE  1       
I__208/I                               InMux                      0      3603               RISE  1       
I__208/O                               InMux                      382    3985               RISE  1       
latch_3_LC_2_20_0/in0                  LogicCell40_SEQ_MODE_1000  0      3985               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__133/I                                          ClkMux                     0      3482               RISE  1       
I__133/O                                          ClkMux                     455    3937               RISE  1       
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.5::Path details for port: parallelIn[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[4]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1361


Data Path Delay                4605
+ Setup Time                    693
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1361

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[4]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_4_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__81/I                                Odrv4                      0      1670               RISE  1       
I__81/O                                Odrv4                      517    2186               RISE  1       
I__82/I                                Span4Mux_v                 0      2186               RISE  1       
I__82/O                                Span4Mux_v                 517    2703               RISE  1       
I__83/I                                Span4Mux_v                 0      2703               RISE  1       
I__83/O                                Span4Mux_v                 517    3220               RISE  1       
I__84/I                                Span4Mux_v                 0      3220               RISE  1       
I__84/O                                Span4Mux_v                 517    3737               RISE  1       
I__85/I                                LocalMux                   0      3737               RISE  1       
I__85/O                                LocalMux                   486    4223               RISE  1       
I__86/I                                InMux                      0      4223               RISE  1       
I__86/O                                InMux                      382    4605               RISE  1       
latch_4_LC_1_21_0/in0                  LogicCell40_SEQ_MODE_1000  0      4605               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__132/I                                          ClkMux                     0      3482               RISE  1       
I__132/O                                          ClkMux                     455    3937               RISE  1       
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.6::Path details for port: parallelIn[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[5]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1361


Data Path Delay                4605
+ Setup Time                    693
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1361

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[5]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_5_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__38/I                                Odrv4                      0      1670               RISE  1       
I__38/O                                Odrv4                      517    2186               RISE  1       
I__39/I                                Span4Mux_v                 0      2186               RISE  1       
I__39/O                                Span4Mux_v                 517    2703               RISE  1       
I__40/I                                Span4Mux_v                 0      2703               RISE  1       
I__40/O                                Span4Mux_v                 517    3220               RISE  1       
I__41/I                                Span4Mux_v                 0      3220               RISE  1       
I__41/O                                Span4Mux_v                 517    3737               RISE  1       
I__42/I                                LocalMux                   0      3737               RISE  1       
I__42/O                                LocalMux                   486    4223               RISE  1       
I__43/I                                InMux                      0      4223               RISE  1       
I__43/O                                InMux                      382    4605               RISE  1       
latch_5_LC_1_19_6/in0                  LogicCell40_SEQ_MODE_1000  0      4605               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.7::Path details for port: parallelIn[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[6]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 131


Data Path Delay                3479
+ Setup Time                    589
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                  131

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[6]                          ShiftRegisterPiSo_RevA     0      0                  RISE  1       
parallelIn_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
parallelIn_ibuf_6_iopad/DOUT           IO_PAD                     760    760                RISE  1       
parallelIn_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
parallelIn_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__57/I                                Odrv4                      0      1670               RISE  1       
I__57/O                                Odrv4                      517    2186               RISE  1       
I__58/I                                IoSpan4Mux                 0      2186               RISE  1       
I__58/O                                IoSpan4Mux                 424    2610               RISE  1       
I__59/I                                LocalMux                   0      2610               RISE  1       
I__59/O                                LocalMux                   486    3096               RISE  1       
I__60/I                                InMux                      0      3096               RISE  1       
I__60/O                                InMux                      382    3479               RISE  1       
latch_6_LC_1_19_1/in1                  LogicCell40_SEQ_MODE_1000  0      3479               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.1.8::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Setup Time        : 1506


Data Path Delay                5143
+ Setup Time                    300
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 1506

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT               IO_PAD                     760    760                RISE  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__70/I                             LocalMux                   0      1670               RISE  1       
I__70/O                             LocalMux                   486    2155               RISE  1       
I__73/I                             InMux                      0      2155               RISE  1       
I__73/O                             InMux                      382    2538               RISE  1       
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000  0      2538               RISE  1       
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000  662    3200               RISE  13      
I__115/I                            Odrv4                      0      3200               RISE  1       
I__115/O                            Odrv4                      517    3716               RISE  1       
I__117/I                            Span4Mux_s1_h              0      3716               RISE  1       
I__117/O                            Span4Mux_s1_h              258    3975               RISE  1       
I__121/I                            LocalMux                   0      3975               RISE  1       
I__121/O                            LocalMux                   486    4461               RISE  1       
I__125/I                            SRMux                      0      4461               RISE  1       
I__125/O                            SRMux                      682    5143               RISE  1       
activeBit_fast_0_LC_1_19_7/sr       LogicCell40_SEQ_MODE_1000  0      5143               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: serialOut 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : serialOut
Clock Port         : clk
Clock Reference    : ShiftRegisterPiSo_RevA|clk:R
Clock to Out Delay : 12793


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              8060
---------------------------- ------
Clock To Out Delay            12793

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__132/I                                          ClkMux                     0      3482               RISE  1       
I__132/O                                          ClkMux                     455    3937               RISE  1       
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
serialOutZ0_LC_1_21_2/lcout          LogicCell40_SEQ_MODE_1000  796    4733               FALL  2       
I__62/I                              Odrv4                      0      4733               FALL  1       
I__62/O                              Odrv4                      548    5281               FALL  1       
I__64/I                              IoSpan4Mux                 0      5281               FALL  1       
I__64/O                              IoSpan4Mux                 475    5756               FALL  1       
I__65/I                              IoSpan4Mux                 0      5756               FALL  1       
I__65/O                              IoSpan4Mux                 475    6232               FALL  1       
I__66/I                              LocalMux                   0      6232               FALL  1       
I__66/O                              LocalMux                   455    6687               FALL  1       
I__67/I                              IoInMux                    0      6687               FALL  1       
I__67/O                              IoInMux                    320    7007               FALL  1       
serialOut_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      7007               FALL  1       
serialOut_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   10305              FALL  1       
serialOut_obuf_iopad/DIN             IO_PAD                     0      10305              FALL  1       
serialOut_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   12793              FALL  1       
serialOut                            ShiftRegisterPiSo_RevA     0      12793              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: parallelIn[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[0]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : -720


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4657
---------------------------- ------
Hold Time                      -720

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[0]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_0_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__50/I                                Odrv4                      0      1142               FALL  1       
I__50/O                                Odrv4                      548    1690               FALL  1       
I__51/I                                Span4Mux_v                 0      1690               FALL  1       
I__51/O                                Span4Mux_v                 548    2238               FALL  1       
I__52/I                                Span4Mux_v                 0      2238               FALL  1       
I__52/O                                Span4Mux_v                 548    2786               FALL  1       
I__53/I                                Span4Mux_v                 0      2786               FALL  1       
I__53/O                                Span4Mux_v                 548    3334               FALL  1       
I__54/I                                Span4Mux_v                 0      3334               FALL  1       
I__54/O                                Span4Mux_v                 548    3882               FALL  1       
I__55/I                                LocalMux                   0      3882               FALL  1       
I__55/O                                LocalMux                   455    4336               FALL  1       
I__56/I                                InMux                      0      4336               FALL  1       
I__56/O                                InMux                      320    4657               FALL  1       
latch_0_LC_1_19_2/in0                  LogicCell40_SEQ_MODE_1000  0      4657               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.2::Path details for port: parallelIn[1]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[1]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : -575


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4512
---------------------------- ------
Hold Time                      -575

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[1]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_1_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__44/I                                Odrv12                     0      1142               FALL  1       
I__44/O                                Odrv12                     796    1938               FALL  1       
I__45/I                                Span12Mux_v                0      1938               FALL  1       
I__45/O                                Span12Mux_v                796    2734               FALL  1       
I__46/I                                Sp12to4                    0      2734               FALL  1       
I__46/O                                Sp12to4                    662    3396               FALL  1       
I__47/I                                Span4Mux_s3_h              0      3396               FALL  1       
I__47/O                                Span4Mux_s3_h              341    3737               FALL  1       
I__48/I                                LocalMux                   0      3737               FALL  1       
I__48/O                                LocalMux                   455    4192               FALL  1       
I__49/I                                InMux                      0      4192               FALL  1       
I__49/O                                InMux                      320    4512               FALL  1       
latch_1_LC_1_19_5/in1                  LogicCell40_SEQ_MODE_1000  0      4512               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.3::Path details for port: parallelIn[2]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[2]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : -782


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4719
---------------------------- ------
Hold Time                      -782

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[2]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_2_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__171/I                               Odrv12                     0      1142               FALL  1       
I__171/O                               Odrv12                     796    1938               FALL  1       
I__172/I                               Span12Mux_h                0      1938               FALL  1       
I__172/O                               Span12Mux_h                796    2734               FALL  1       
I__173/I                               Sp12to4                    0      2734               FALL  1       
I__173/O                               Sp12to4                    662    3396               FALL  1       
I__174/I                               Span4Mux_v                 0      3396               FALL  1       
I__174/O                               Span4Mux_v                 548    3944               FALL  1       
I__175/I                               LocalMux                   0      3944               FALL  1       
I__175/O                               LocalMux                   455    4398               FALL  1       
I__176/I                               InMux                      0      4398               FALL  1       
I__176/O                               InMux                      320    4719               FALL  1       
latch_2_LC_2_20_4/in0                  LogicCell40_SEQ_MODE_1000  0      4719               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__133/I                                          ClkMux                     0      3482               RISE  1       
I__133/O                                          ClkMux                     455    3937               RISE  1       
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.4::Path details for port: parallelIn[3]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[3]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : 428


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -3509
---------------------------- ------
Hold Time                       428

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[3]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_3_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__205/I                               Odrv12                     0      1142               FALL  1       
I__205/O                               Odrv12                     796    1938               FALL  1       
I__206/I                               Span12Mux_v                0      1938               FALL  1       
I__206/O                               Span12Mux_v                796    2734               FALL  1       
I__207/I                               LocalMux                   0      2734               FALL  1       
I__207/O                               LocalMux                   455    3189               FALL  1       
I__208/I                               InMux                      0      3189               FALL  1       
I__208/O                               InMux                      320    3509               FALL  1       
latch_3_LC_2_20_0/in0                  LogicCell40_SEQ_MODE_1000  0      3509               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__133/I                                          ClkMux                     0      3482               RISE  1       
I__133/O                                          ClkMux                     455    3937               RISE  1       
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.5::Path details for port: parallelIn[4]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[4]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : -172


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4109
---------------------------- ------
Hold Time                      -172

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[4]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_4_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__81/I                                Odrv4                      0      1142               FALL  1       
I__81/O                                Odrv4                      548    1690               FALL  1       
I__82/I                                Span4Mux_v                 0      1690               FALL  1       
I__82/O                                Span4Mux_v                 548    2238               FALL  1       
I__83/I                                Span4Mux_v                 0      2238               FALL  1       
I__83/O                                Span4Mux_v                 548    2786               FALL  1       
I__84/I                                Span4Mux_v                 0      2786               FALL  1       
I__84/O                                Span4Mux_v                 548    3334               FALL  1       
I__85/I                                LocalMux                   0      3334               FALL  1       
I__85/O                                LocalMux                   455    3788               FALL  1       
I__86/I                                InMux                      0      3788               FALL  1       
I__86/O                                InMux                      320    4109               FALL  1       
latch_4_LC_1_21_0/in0                  LogicCell40_SEQ_MODE_1000  0      4109               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__132/I                                          ClkMux                     0      3482               RISE  1       
I__132/O                                          ClkMux                     455    3937               RISE  1       
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.6::Path details for port: parallelIn[5]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[5]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : -172


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4109
---------------------------- ------
Hold Time                      -172

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[5]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_5_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__38/I                                Odrv4                      0      1142               FALL  1       
I__38/O                                Odrv4                      548    1690               FALL  1       
I__39/I                                Span4Mux_v                 0      1690               FALL  1       
I__39/O                                Span4Mux_v                 548    2238               FALL  1       
I__40/I                                Span4Mux_v                 0      2238               FALL  1       
I__40/O                                Span4Mux_v                 548    2786               FALL  1       
I__41/I                                Span4Mux_v                 0      2786               FALL  1       
I__41/O                                Span4Mux_v                 548    3334               FALL  1       
I__42/I                                LocalMux                   0      3334               FALL  1       
I__42/O                                LocalMux                   455    3788               FALL  1       
I__43/I                                InMux                      0      3788               FALL  1       
I__43/O                                InMux                      320    4109               FALL  1       
latch_5_LC_1_19_6/in0                  LogicCell40_SEQ_MODE_1000  0      4109               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.7::Path details for port: parallelIn[6]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : parallelIn[6]
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : 996


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -2941
---------------------------- ------
Hold Time                       996

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
parallelIn[6]                          ShiftRegisterPiSo_RevA     0      0                  FALL  1       
parallelIn_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
parallelIn_ibuf_6_iopad/DOUT           IO_PAD                     460    460                FALL  1       
parallelIn_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
parallelIn_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__57/I                                Odrv4                      0      1142               FALL  1       
I__57/O                                Odrv4                      548    1690               FALL  1       
I__58/I                                IoSpan4Mux                 0      1690               FALL  1       
I__58/O                                IoSpan4Mux                 475    2166               FALL  1       
I__59/I                                LocalMux                   0      2166               FALL  1       
I__59/O                                LocalMux                   455    2620               FALL  1       
I__60/I                                InMux                      0      2620               FALL  1       
I__60/O                                InMux                      320    2941               FALL  1       
latch_6_LC_1_19_1/in1                  LogicCell40_SEQ_MODE_1000  0      2941               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__129/I                                          ClkMux                     0      3482               RISE  1       
I__129/O                                          ClkMux                     455    3937               RISE  1       
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.4.8::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : clk
Clock Reference   : ShiftRegisterPiSo_RevA|clk:R
Hold Time         : 2019


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -1918
---------------------------- ------
Hold Time                      2019

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                           ShiftRegisterPiSo_RevA     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__70/I                         LocalMux                   0      1142               FALL  1       
I__70/O                         LocalMux                   455    1597               FALL  1       
I__72/I                         InMux                      0      1597               FALL  1       
I__72/O                         InMux                      320    1918               FALL  1       
readyNewData_LC_1_20_7/in1      LogicCell40_SEQ_MODE_1000  0      1918               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__131/I                                          ClkMux                     0      3482               RISE  1       
I__131/O                                          ClkMux                     455    3937               RISE  1       
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: serialOut 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : serialOut
Clock Port         : clk
Clock Reference    : ShiftRegisterPiSo_RevA|clk:R
Clock to Out Delay : 12236


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7503
---------------------------- ------
Clock To Out Delay            12236

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               ShiftRegisterPiSo_RevA     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__127/I                                          gio2CtrlBuf                0      3255               RISE  1       
I__127/O                                          gio2CtrlBuf                0      3255               RISE  1       
I__128/I                                          GlobalMux                  0      3255               RISE  1       
I__128/O                                          GlobalMux                  227    3482               RISE  1       
I__132/I                                          ClkMux                     0      3482               RISE  1       
I__132/O                                          ClkMux                     455    3937               RISE  1       
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000  0      3937               RISE  1       

Data Path
pin name                             model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------  -------------------------  -----  -----------------  ----  ------  
serialOutZ0_LC_1_21_2/lcout          LogicCell40_SEQ_MODE_1000  796    4733               RISE  2       
I__62/I                              Odrv4                      0      4733               RISE  1       
I__62/O                              Odrv4                      517    5250               RISE  1       
I__64/I                              IoSpan4Mux                 0      5250               RISE  1       
I__64/O                              IoSpan4Mux                 424    5674               RISE  1       
I__65/I                              IoSpan4Mux                 0      5674               RISE  1       
I__65/O                              IoSpan4Mux                 424    6097               RISE  1       
I__66/I                              LocalMux                   0      6097               RISE  1       
I__66/O                              LocalMux                   486    6583               RISE  1       
I__67/I                              IoInMux                    0      6583               RISE  1       
I__67/O                              IoInMux                    382    6966               RISE  1       
serialOut_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6966               RISE  1       
serialOut_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9922               RISE  1       
serialOut_obuf_iopad/DIN             IO_PAD                     0      9922               RISE  1       
serialOut_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   12236              RISE  1       
serialOut                            ShiftRegisterPiSo_RevA     0      12236              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : serialOutZ0_LC_1_21_2/in3
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : 8900p
Path slack       : 3473p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            4228
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                8961
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout      LogicCell40_SEQ_MODE_1000    796              4733   3473  RISE       7
I__177/I                         LocalMux                       0              4733   3473  RISE       1
I__177/O                         LocalMux                     486              5219   3473  RISE       1
I__182/I                         InMux                          0              5219   3473  RISE       1
I__182/O                         InMux                        382              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   3473  RISE       1
serialOut_RNO_5_LC_1_20_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   3473  RISE       1
I__90/I                          LocalMux                       0              6263   3473  RISE       1
I__90/O                          LocalMux                     486              6749   3473  RISE       1
I__91/I                          InMux                          0              6749   3473  RISE       1
I__91/O                          InMux                        382              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/in3    LogicCell40_SEQ_MODE_0000      0              7131   3473  RISE       1
serialOut_RNO_2_LC_1_20_4/ltout  LogicCell40_SEQ_MODE_0000    403              7534   3473  FALL       1
I__89/I                          CascadeMux                     0              7534   3473  FALL       1
I__89/O                          CascadeMux                     0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/in2    LogicCell40_SEQ_MODE_0000      0              7534   3473  FALL       1
serialOut_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000    558              8092   3473  RISE       1
I__68/I                          LocalMux                       0              8092   3473  RISE       1
I__68/O                          LocalMux                     486              8578   3473  RISE       1
I__69/I                          InMux                          0              8578   3473  RISE       1
I__69/O                          InMux                        382              8961   3473  RISE       1
serialOutZ0_LC_1_21_2/in3        LogicCell40_SEQ_MODE_1000      0              8961   3473  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : readyNewData_LC_1_20_7/in0
Capture Clock    : readyNewData_LC_1_20_7/clk
Setup Constraint : 8900p
Path slack       : 5013p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            2398
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout         LogicCell40_SEQ_MODE_1000    796              4733   5013  RISE       5
I__189/I                            LocalMux                       0              4733   5013  RISE       1
I__189/O                            LocalMux                     486              5219   5013  RISE       1
I__194/I                            InMux                          0              5219   5013  RISE       1
I__194/O                            InMux                        382              5601   5013  RISE       1
readyNewData_RNO_0_LC_2_19_5/in0    LogicCell40_SEQ_MODE_0000      0              5601   5013  RISE       1
readyNewData_RNO_0_LC_2_19_5/lcout  LogicCell40_SEQ_MODE_0000    662              6263   5013  RISE       1
I__211/I                            LocalMux                       0              6263   5013  RISE       1
I__211/O                            LocalMux                     486              6749   5013  RISE       1
I__212/I                            InMux                          0              6749   5013  RISE       1
I__212/O                            InMux                        382              7131   5013  RISE       1
readyNewData_LC_1_20_7/in0          LogicCell40_SEQ_MODE_1000      0              7131   5013  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_3_LC_2_18_0/in0
Capture Clock    : activeBit_3_LC_2_18_0/clk
Setup Constraint : 8900p
Path slack       : 5085p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            2326
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                7059
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout       LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__145/I                           LocalMux                       0              4733   5086  RISE       1
I__145/O                           LocalMux                     486              5219   5086  RISE       1
I__150/I                           InMux                          0              5219   5086  RISE       1
I__150/O                           InMux                        382              5601   5086  RISE       1
activeBit_RNO_0_3_LC_2_19_7/in1    LogicCell40_SEQ_MODE_0000      0              5601   5086  RISE       1
activeBit_RNO_0_3_LC_2_19_7/lcout  LogicCell40_SEQ_MODE_0000    589              6190   5086  RISE       1
I__209/I                           LocalMux                       0              6190   5086  RISE       1
I__209/O                           LocalMux                     486              6676   5086  RISE       1
I__210/I                           InMux                          0              6676   5086  RISE       1
I__210/O                           InMux                        382              7059   5086  RISE       1
activeBit_3_LC_2_18_0/in0          LogicCell40_SEQ_MODE_1000      0              7059   5086  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : activeBit_3_LC_2_18_0/in3
Capture Clock    : activeBit_3_LC_2_18_0/clk
Setup Constraint : 8900p
Path slack       : 6316p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            1385
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6118
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3473  RISE       7
I__179/I                     Odrv4                          0              4733   6316  RISE       1
I__179/O                     Odrv4                        517              5250   6316  RISE       1
I__186/I                     LocalMux                       0              5250   6316  RISE       1
I__186/O                     LocalMux                     486              5736   6316  RISE       1
I__188/I                     InMux                          0              5736   6316  RISE       1
I__188/O                     InMux                        382              6118   6316  RISE       1
activeBit_3_LC_2_18_0/in3    LogicCell40_SEQ_MODE_1000      0              6118   6316  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_2_LC_2_20_1/in0
Capture Clock    : activeBit_2_LC_2_20_1/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3545  RISE       7
I__136/I                     LocalMux                       0              4733   6543  RISE       1
I__136/O                     LocalMux                     486              5219   6543  RISE       1
I__142/I                     InMux                          0              5219   6543  RISE       1
I__142/O                     InMux                        382              5601   6543  RISE       1
activeBit_2_LC_2_20_1/in0    LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serialOutZ0_LC_1_21_2/lcout
Path End         : serialOutZ0_LC_1_21_2/in0
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
serialOutZ0_LC_1_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   6543  RISE       2
I__61/I                      LocalMux                       0              4733   6543  RISE       1
I__61/O                      LocalMux                     486              5219   6543  RISE       1
I__63/I                      InMux                          0              5219   6543  RISE       1
I__63/O                      InMux                        382              5601   6543  RISE       1
serialOutZ0_LC_1_21_2/in0    LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_fast_0_LC_1_19_7/in0
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout    LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                        LocalMux                       0              4733   6543  RISE       1
I__149/O                        LocalMux                     486              5219   6543  RISE       1
I__158/I                        InMux                          0              5219   6543  RISE       1
I__158/O                        InMux                        382              5601   6543  RISE       1
activeBit_fast_0_LC_1_19_7/in0  LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_1_LC_1_19_3/in0
Capture Clock    : activeBit_1_LC_1_19_3/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                      LocalMux                       0              4733   6543  RISE       1
I__149/O                      LocalMux                     486              5219   6543  RISE       1
I__159/I                      InMux                          0              5219   6543  RISE       1
I__159/O                      InMux                        382              5601   6543  RISE       1
activeBit_1_LC_1_19_3/in0     LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_1_LC_1_19_5/in0
Capture Clock    : latch_1_LC_1_19_5/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                      LocalMux                       0              4733   6543  RISE       1
I__149/O                      LocalMux                     486              5219   6543  RISE       1
I__161/I                      InMux                          0              5219   6543  RISE       1
I__161/O                      InMux                        382              5601   6543  RISE       1
latch_1_LC_1_19_5/in0         LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_6_LC_1_19_1/in0
Capture Clock    : latch_6_LC_1_19_1/clk
Setup Constraint : 8900p
Path slack       : 6543p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -693
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12144

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                      LocalMux                       0              4733   6543  RISE       1
I__149/O                      LocalMux                     486              5219   6543  RISE       1
I__163/I                      InMux                          0              5219   6543  RISE       1
I__163/O                      InMux                        382              5601   6543  RISE       1
latch_6_LC_1_19_1/in0         LogicCell40_SEQ_MODE_1000      0              5601   6543  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_0_LC_1_19_2/in1
Capture Clock    : latch_0_LC_1_19_2/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                      LocalMux                       0              4733   6543  RISE       1
I__149/O                      LocalMux                     486              5219   6543  RISE       1
I__160/I                      InMux                          0              5219   6647  RISE       1
I__160/O                      InMux                        382              5601   6647  RISE       1
latch_0_LC_1_19_2/in1         LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_5_LC_1_19_6/in1
Capture Clock    : latch_5_LC_1_19_6/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__149/I                      LocalMux                       0              4733   6543  RISE       1
I__149/O                      LocalMux                     486              5219   6543  RISE       1
I__162/I                      InMux                          0              5219   6647  RISE       1
I__162/O                      InMux                        382              5601   6647  RISE       1
latch_5_LC_1_19_6/in1         LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : serialOutZ0_LC_1_21_2/in1
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__147/I                      LocalMux                       0              4733   6647  RISE       1
I__147/O                      LocalMux                     486              5219   6647  RISE       1
I__152/I                      InMux                          0              5219   6647  RISE       1
I__152/O                      InMux                        382              5601   6647  RISE       1
serialOutZ0_LC_1_21_2/in1     LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_4_LC_1_21_0/in1
Capture Clock    : latch_4_LC_1_21_0/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__147/I                      LocalMux                       0              4733   6647  RISE       1
I__147/O                      LocalMux                     486              5219   6647  RISE       1
I__153/I                      InMux                          0              5219   6647  RISE       1
I__153/O                      InMux                        382              5601   6647  RISE       1
latch_4_LC_1_21_0/in1         LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_0_LC_2_20_6/in1
Capture Clock    : activeBit_0_LC_2_20_6/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__148/I                      LocalMux                       0              4733   6647  RISE       1
I__148/O                      LocalMux                     486              5219   6647  RISE       1
I__154/I                      InMux                          0              5219   6647  RISE       1
I__154/O                      InMux                        382              5601   6647  RISE       1
activeBit_0_LC_2_20_6/in1     LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_2_LC_2_20_4/in1
Capture Clock    : latch_2_LC_2_20_4/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__148/I                      LocalMux                       0              4733   6647  RISE       1
I__148/O                      LocalMux                     486              5219   6647  RISE       1
I__155/I                      InMux                          0              5219   6647  RISE       1
I__155/O                      InMux                        382              5601   6647  RISE       1
latch_2_LC_2_20_4/in1         LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_3_LC_2_20_0/in1
Capture Clock    : latch_3_LC_2_20_0/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__148/I                      LocalMux                       0              4733   6647  RISE       1
I__148/O                      LocalMux                     486              5219   6647  RISE       1
I__156/I                      InMux                          0              5219   6647  RISE       1
I__156/O                      InMux                        382              5601   6647  RISE       1
latch_3_LC_2_20_0/in1         LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_3_LC_2_18_0/in1
Capture Clock    : activeBit_3_LC_2_18_0/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5013  RISE       5
I__191/I                     LocalMux                       0              4733   6647  RISE       1
I__191/O                     LocalMux                     486              5219   6647  RISE       1
I__196/I                     InMux                          0              5219   6647  RISE       1
I__196/O                     InMux                        382              5601   6647  RISE       1
activeBit_3_LC_2_18_0/in1    LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_1_LC_1_19_3/in1
Capture Clock    : activeBit_1_LC_1_19_3/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5013  RISE       5
I__192/I                     LocalMux                       0              4733   6647  RISE       1
I__192/O                     LocalMux                     486              5219   6647  RISE       1
I__197/I                     InMux                          0              5219   6647  RISE       1
I__197/O                     InMux                        382              5601   6647  RISE       1
activeBit_1_LC_1_19_3/in1    LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_2_LC_2_20_1/in1
Capture Clock    : activeBit_2_LC_2_20_1/clk
Setup Constraint : 8900p
Path slack       : 6647p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12248

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5013  RISE       5
I__193/I                     LocalMux                       0              4733   6647  RISE       1
I__193/O                     LocalMux                     486              5219   6647  RISE       1
I__198/I                     InMux                          0              5219   6647  RISE       1
I__198/O                     InMux                        382              5601   6647  RISE       1
activeBit_2_LC_2_20_1/in1    LogicCell40_SEQ_MODE_1000      0              5601   6647  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_3_LC_2_18_0/lcout
Path End         : activeBit_3_LC_2_18_0/in2
Capture Clock    : activeBit_3_LC_2_18_0/clk
Setup Constraint : 8900p
Path slack       : 6688p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -548
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12289

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_3_LC_2_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5117  RISE       2
I__214/I                     LocalMux                       0              4733   6688  RISE       1
I__214/O                     LocalMux                     486              5219   6688  RISE       1
I__216/I                     InMux                          0              5219   6688  RISE       1
I__216/O                     InMux                        382              5601   6688  RISE       1
I__218/I                     CascadeMux                     0              5601   6688  RISE       1
I__218/O                     CascadeMux                     0              5601   6688  RISE       1
activeBit_3_LC_2_18_0/in2    LogicCell40_SEQ_MODE_1000      0              5601   6688  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_2_LC_2_20_1/in2
Capture Clock    : activeBit_2_LC_2_20_1/clk
Setup Constraint : 8900p
Path slack       : 6688p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -548
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12289

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__148/I                      LocalMux                       0              4733   6647  RISE       1
I__148/O                      LocalMux                     486              5219   6647  RISE       1
I__157/I                      InMux                          0              5219   6688  RISE       1
I__157/O                      InMux                        382              5601   6688  RISE       1
I__164/I                      CascadeMux                     0              5601   6688  RISE       1
I__164/O                      CascadeMux                     0              5601   6688  RISE       1
activeBit_2_LC_2_20_1/in2     LogicCell40_SEQ_MODE_1000      0              5601   6688  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_2_LC_2_20_4/lcout
Path End         : latch_2_LC_2_20_4/in3
Capture Clock    : latch_2_LC_2_20_4/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_2_LC_2_20_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3576  RISE       3
I__166/I                 LocalMux                       0              4733   6833  RISE       1
I__166/O                 LocalMux                     486              5219   6833  RISE       1
I__169/I                 InMux                          0              5219   6833  RISE       1
I__169/O                 InMux                        382              5601   6833  RISE       1
latch_2_LC_2_20_4/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_3_LC_2_20_0/lcout
Path End         : latch_3_LC_2_20_0/in3
Capture Clock    : latch_3_LC_2_20_0/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_3_LC_2_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3670  RISE       3
I__200/I                 LocalMux                       0              4733   6833  RISE       1
I__200/O                 LocalMux                     486              5219   6833  RISE       1
I__203/I                 InMux                          0              5219   6833  RISE       1
I__203/O                 InMux                        382              5601   6833  RISE       1
latch_3_LC_2_20_0/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_4_LC_1_21_0/lcout
Path End         : latch_4_LC_1_21_0/in3
Capture Clock    : latch_4_LC_1_21_0/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_4_LC_1_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3649  RISE       2
I__77/I                  LocalMux                       0              4733   6833  RISE       1
I__77/O                  LocalMux                     486              5219   6833  RISE       1
I__79/I                  InMux                          0              5219   6833  RISE       1
I__79/O                  InMux                        382              5601   6833  RISE       1
latch_4_LC_1_21_0/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_fast_0_LC_1_19_7/lcout
Path End         : activeBit_fast_0_LC_1_19_7/in3
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_fast_0_LC_1_19_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3566  RISE       2
I__107/I                          LocalMux                       0              4733   6833  RISE       1
I__107/O                          LocalMux                     486              5219   6833  RISE       1
I__109/I                          InMux                          0              5219   6833  RISE       1
I__109/O                          InMux                        382              5601   6833  RISE       1
activeBit_fast_0_LC_1_19_7/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_5_LC_1_19_6/lcout
Path End         : latch_5_LC_1_19_6/in3
Capture Clock    : latch_5_LC_1_19_6/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_5_LC_1_19_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4042  RISE       2
I__99/I                  LocalMux                       0              4733   6833  RISE       1
I__99/O                  LocalMux                     486              5219   6833  RISE       1
I__101/I                 InMux                          0              5219   6833  RISE       1
I__101/O                 InMux                        382              5601   6833  RISE       1
latch_5_LC_1_19_6/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_1_LC_1_19_5/lcout
Path End         : latch_1_LC_1_19_5/in3
Capture Clock    : latch_1_LC_1_19_5/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_1_LC_1_19_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3670  RISE       2
I__103/I                 LocalMux                       0              4733   6833  RISE       1
I__103/O                 LocalMux                     486              5219   6833  RISE       1
I__105/I                 InMux                          0              5219   6833  RISE       1
I__105/O                 InMux                        382              5601   6833  RISE       1
latch_1_LC_1_19_5/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_0_LC_1_19_2/lcout
Path End         : latch_0_LC_1_19_2/in3
Capture Clock    : latch_0_LC_1_19_2/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_0_LC_1_19_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3504  RISE       2
I__112/I                 LocalMux                       0              4733   6833  RISE       1
I__112/O                 LocalMux                     486              5219   6833  RISE       1
I__114/I                 InMux                          0              5219   6833  RISE       1
I__114/O                 InMux                        382              5601   6833  RISE       1
latch_0_LC_1_19_2/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_6_LC_1_19_1/lcout
Path End         : latch_6_LC_1_19_1/in3
Capture Clock    : latch_6_LC_1_19_1/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_6_LC_1_19_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   4848  RISE       2
I__94/I                  LocalMux                       0              4733   6833  RISE       1
I__94/O                  LocalMux                     486              5219   6833  RISE       1
I__96/I                  InMux                          0              5219   6833  RISE       1
I__96/O                  InMux                        382              5601   6833  RISE       1
latch_6_LC_1_19_1/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_1_LC_1_19_3/in3
Capture Clock    : activeBit_1_LC_1_19_3/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3545  RISE       7
I__137/I                     LocalMux                       0              4733   6833  RISE       1
I__137/O                     LocalMux                     486              5219   6833  RISE       1
I__144/I                     InMux                          0              5219   6833  RISE       1
I__144/O                     InMux                        382              5601   6833  RISE       1
activeBit_1_LC_1_19_3/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : readyNewData_LC_1_20_7/in3
Capture Clock    : readyNewData_LC_1_20_7/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   5086  RISE      14
I__146/I                      LocalMux                       0              4733   6833  RISE       1
I__146/O                      LocalMux                     486              5219   6833  RISE       1
I__151/I                      InMux                          0              5219   6833  RISE       1
I__151/O                      InMux                        382              5601   6833  RISE       1
readyNewData_LC_1_20_7/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : activeBit_2_LC_2_20_1/in3
Capture Clock    : activeBit_2_LC_2_20_1/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3473  RISE       7
I__180/I                     LocalMux                       0              4733   6833  RISE       1
I__180/O                     LocalMux                     486              5219   6833  RISE       1
I__187/I                     InMux                          0              5219   6833  RISE       1
I__187/O                     InMux                        382              5601   6833  RISE       1
activeBit_2_LC_2_20_1/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_0_LC_2_20_6/in3
Capture Clock    : activeBit_0_LC_2_20_6/clk
Setup Constraint : 8900p
Path slack       : 6833p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#2)    8900
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -403
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                12434

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             868
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   3545  RISE       7
I__136/I                     LocalMux                       0              4733   6543  RISE       1
I__136/O                     LocalMux                     486              5219   6543  RISE       1
I__143/I                     InMux                          0              5219   6833  RISE       1
I__143/O                     InMux                        382              5601   6833  RISE       1
activeBit_0_LC_2_20_6/in3    LogicCell40_SEQ_MODE_1000      0              5601   6833  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : readyNewData_LC_1_20_7/in1
Capture Clock    : readyNewData_LC_1_20_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -558
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2218
---------------------------------------   ---- 
End-of-path arrival time (ps)             2218
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                         LocalMux                       0              1442   +INF  FALL       1
I__70/O                         LocalMux                     455              1897   +INF  FALL       1
I__72/I                         InMux                          0              1897   +INF  FALL       1
I__72/O                         InMux                        320              2218   +INF  FALL       1
readyNewData_LC_1_20_7/in1      LogicCell40_SEQ_MODE_1000      0              2218   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_fast_0_LC_1_19_7/sr
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
activeBit_fast_0_LC_1_19_7/sr       LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[6]
Path End         : latch_6_LC_1_19_1/in1
Capture Clock    : latch_6_LC_1_19_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -558
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3241
---------------------------------------   ---- 
End-of-path arrival time (ps)             3241
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[6]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_6_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__57/I                                Odrv4                          0              1442   +INF  FALL       1
I__57/O                                Odrv4                        548              1990   +INF  FALL       1
I__58/I                                IoSpan4Mux                     0              1990   +INF  FALL       1
I__58/O                                IoSpan4Mux                   475              2466   +INF  FALL       1
I__59/I                                LocalMux                       0              2466   +INF  FALL       1
I__59/O                                LocalMux                     455              2920   +INF  FALL       1
I__60/I                                InMux                          0              2920   +INF  FALL       1
I__60/O                                InMux                        320              3241   +INF  FALL       1
latch_6_LC_1_19_1/in1                  LogicCell40_SEQ_MODE_1000      0              3241   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[5]
Path End         : latch_5_LC_1_19_6/in0
Capture Clock    : latch_5_LC_1_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4409
---------------------------------------   ---- 
End-of-path arrival time (ps)             4409
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[5]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_5_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__38/I                                Odrv4                          0              1442   +INF  FALL       1
I__38/O                                Odrv4                        548              1990   +INF  FALL       1
I__39/I                                Span4Mux_v                     0              1990   +INF  FALL       1
I__39/O                                Span4Mux_v                   548              2538   +INF  FALL       1
I__40/I                                Span4Mux_v                     0              2538   +INF  FALL       1
I__40/O                                Span4Mux_v                   548              3086   +INF  FALL       1
I__41/I                                Span4Mux_v                     0              3086   +INF  FALL       1
I__41/O                                Span4Mux_v                   548              3634   +INF  FALL       1
I__42/I                                LocalMux                       0              3634   +INF  FALL       1
I__42/O                                LocalMux                     455              4088   +INF  FALL       1
I__43/I                                InMux                          0              4088   +INF  FALL       1
I__43/O                                InMux                        320              4409   +INF  FALL       1
latch_5_LC_1_19_6/in0                  LogicCell40_SEQ_MODE_1000      0              4409   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[4]
Path End         : latch_4_LC_1_21_0/in0
Capture Clock    : latch_4_LC_1_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4409
---------------------------------------   ---- 
End-of-path arrival time (ps)             4409
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[4]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_4_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__81/I                                Odrv4                          0              1442   +INF  FALL       1
I__81/O                                Odrv4                        548              1990   +INF  FALL       1
I__82/I                                Span4Mux_v                     0              1990   +INF  FALL       1
I__82/O                                Span4Mux_v                   548              2538   +INF  FALL       1
I__83/I                                Span4Mux_v                     0              2538   +INF  FALL       1
I__83/O                                Span4Mux_v                   548              3086   +INF  FALL       1
I__84/I                                Span4Mux_v                     0              3086   +INF  FALL       1
I__84/O                                Span4Mux_v                   548              3634   +INF  FALL       1
I__85/I                                LocalMux                       0              3634   +INF  FALL       1
I__85/O                                LocalMux                     455              4088   +INF  FALL       1
I__86/I                                InMux                          0              4088   +INF  FALL       1
I__86/O                                InMux                        320              4409   +INF  FALL       1
latch_4_LC_1_21_0/in0                  LogicCell40_SEQ_MODE_1000      0              4409   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[3]
Path End         : latch_3_LC_2_20_0/in0
Capture Clock    : latch_3_LC_2_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3809
---------------------------------------   ---- 
End-of-path arrival time (ps)             3809
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[3]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_3_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__205/I                               Odrv12                         0              1442   +INF  FALL       1
I__205/O                               Odrv12                       796              2238   +INF  FALL       1
I__206/I                               Span12Mux_v                    0              2238   +INF  FALL       1
I__206/O                               Span12Mux_v                  796              3034   +INF  FALL       1
I__207/I                               LocalMux                       0              3034   +INF  FALL       1
I__207/O                               LocalMux                     455              3489   +INF  FALL       1
I__208/I                               InMux                          0              3489   +INF  FALL       1
I__208/O                               InMux                        320              3809   +INF  FALL       1
latch_3_LC_2_20_0/in0                  LogicCell40_SEQ_MODE_1000      0              3809   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[2]
Path End         : latch_2_LC_2_20_4/in0
Capture Clock    : latch_2_LC_2_20_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5019
---------------------------------------   ---- 
End-of-path arrival time (ps)             5019
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[2]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_2_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__171/I                               Odrv12                         0              1442   +INF  FALL       1
I__171/O                               Odrv12                       796              2238   +INF  FALL       1
I__172/I                               Span12Mux_h                    0              2238   +INF  FALL       1
I__172/O                               Span12Mux_h                  796              3034   +INF  FALL       1
I__173/I                               Sp12to4                        0              3034   +INF  FALL       1
I__173/O                               Sp12to4                      662              3696   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              3696   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              4244   +INF  FALL       1
I__175/I                               LocalMux                       0              4244   +INF  FALL       1
I__175/O                               LocalMux                     455              4698   +INF  FALL       1
I__176/I                               InMux                          0              4698   +INF  FALL       1
I__176/O                               InMux                        320              5019   +INF  FALL       1
latch_2_LC_2_20_4/in0                  LogicCell40_SEQ_MODE_1000      0              5019   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[1]
Path End         : latch_1_LC_1_19_5/in1
Capture Clock    : latch_1_LC_1_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -558
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4812
---------------------------------------   ---- 
End-of-path arrival time (ps)             4812
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[1]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_1_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__44/I                                Odrv12                         0              1442   +INF  FALL       1
I__44/O                                Odrv12                       796              2238   +INF  FALL       1
I__45/I                                Span12Mux_v                    0              2238   +INF  FALL       1
I__45/O                                Span12Mux_v                  796              3034   +INF  FALL       1
I__46/I                                Sp12to4                        0              3034   +INF  FALL       1
I__46/O                                Sp12to4                      662              3696   +INF  FALL       1
I__47/I                                Span4Mux_s3_h                  0              3696   +INF  FALL       1
I__47/O                                Span4Mux_s3_h                341              4037   +INF  FALL       1
I__48/I                                LocalMux                       0              4037   +INF  FALL       1
I__48/O                                LocalMux                     455              4492   +INF  FALL       1
I__49/I                                InMux                          0              4492   +INF  FALL       1
I__49/O                                InMux                        320              4812   +INF  FALL       1
latch_1_LC_1_19_5/in1                  LogicCell40_SEQ_MODE_1000      0              4812   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[0]
Path End         : latch_0_LC_1_19_2/in0
Capture Clock    : latch_0_LC_1_19_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -589
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4957
---------------------------------------   ---- 
End-of-path arrival time (ps)             4957
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[0]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_0_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
parallelIn_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
parallelIn_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__50/I                                Odrv4                          0              1442   +INF  FALL       1
I__50/O                                Odrv4                        548              1990   +INF  FALL       1
I__51/I                                Span4Mux_v                     0              1990   +INF  FALL       1
I__51/O                                Span4Mux_v                   548              2538   +INF  FALL       1
I__52/I                                Span4Mux_v                     0              2538   +INF  FALL       1
I__52/O                                Span4Mux_v                   548              3086   +INF  FALL       1
I__53/I                                Span4Mux_v                     0              3086   +INF  FALL       1
I__53/O                                Span4Mux_v                   548              3634   +INF  FALL       1
I__54/I                                Span4Mux_v                     0              3634   +INF  FALL       1
I__54/O                                Span4Mux_v                   548              4182   +INF  FALL       1
I__55/I                                LocalMux                       0              4182   +INF  FALL       1
I__55/O                                LocalMux                     455              4636   +INF  FALL       1
I__56/I                                InMux                          0              4636   +INF  FALL       1
I__56/O                                InMux                        320              4957   +INF  FALL       1
latch_0_LC_1_19_2/in0                  LogicCell40_SEQ_MODE_1000      0              4957   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serialOutZ0_LC_1_21_2/lcout
Path End         : serialOut
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)       0
+ Launch Clock Source Latency                                    0
+ Launch Clock Path Delay                                     3937
+ Clock To Q                                                   796
+ Data Path Delay                                             8018
----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                12751
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serialOutZ0_LC_1_21_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__62/I                              Odrv4                          0              4733   +INF  RISE       1
I__62/O                              Odrv4                        517              5250   +INF  RISE       1
I__64/I                              IoSpan4Mux                     0              5250   +INF  RISE       1
I__64/O                              IoSpan4Mux                   424              5674   +INF  RISE       1
I__65/I                              IoSpan4Mux                     0              5674   +INF  RISE       1
I__65/O                              IoSpan4Mux                   424              6097   +INF  RISE       1
I__66/I                              LocalMux                       0              6097   +INF  RISE       1
I__66/O                              LocalMux                     486              6583   +INF  RISE       1
I__67/I                              IoInMux                        0              6583   +INF  RISE       1
I__67/O                              IoInMux                      382              6966   +INF  RISE       1
serialOut_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6966   +INF  RISE       1
serialOut_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10263   +INF  FALL       1
serialOut_obuf_iopad/DIN             IO_PAD                         0             10263   +INF  FALL       1
serialOut_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12751   +INF  FALL       1
serialOut                            ShiftRegisterPiSo_RevA         0             12751   +INF  FALL       1


++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_5_LC_1_19_6/sr
Capture Clock    : latch_5_LC_1_19_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
latch_5_LC_1_19_6/sr                LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_1_LC_1_19_5/sr
Capture Clock    : latch_1_LC_1_19_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
latch_1_LC_1_19_5/sr                LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_1_LC_1_19_3/sr
Capture Clock    : activeBit_1_LC_1_19_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
activeBit_1_LC_1_19_3/sr            LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_0_LC_1_19_2/sr
Capture Clock    : latch_0_LC_1_19_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
latch_0_LC_1_19_2/sr                LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_6_LC_1_19_1/sr
Capture Clock    : latch_6_LC_1_19_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4514
---------------------------------------   ---- 
End-of-path arrival time (ps)             4514
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__115/I                            Odrv4                          0              2736   +INF  FALL       1
I__115/O                            Odrv4                        548              3284   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3284   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3532   +INF  FALL       1
I__121/I                            LocalMux                       0              3532   +INF  FALL       1
I__121/O                            LocalMux                     455              3987   +INF  FALL       1
I__125/I                            SRMux                          0              3987   +INF  FALL       1
I__125/O                            SRMux                        527              4514   +INF  FALL       1
latch_6_LC_1_19_1/sr                LogicCell40_SEQ_MODE_1000      0              4514   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : serialOutZ0_LC_1_21_2/in2
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -475
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2218
---------------------------------------   ---- 
End-of-path arrival time (ps)             2218
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__71/I                         LocalMux                       0              1442   +INF  FALL       1
I__71/O                         LocalMux                     455              1897   +INF  FALL       1
I__74/I                         InMux                          0              1897   +INF  FALL       1
I__74/O                         InMux                        320              2218   +INF  FALL       1
I__75/I                         CascadeMux                     0              2218   +INF  FALL       1
I__75/O                         CascadeMux                     0              2218   +INF  FALL       1
serialOutZ0_LC_1_21_2/in2       LogicCell40_SEQ_MODE_1000      0              2218   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_0_LC_2_20_6/sr
Capture Clock    : activeBit_0_LC_2_20_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__115/I                            Odrv4                          0              2786   +INF  FALL       1
I__115/O                            Odrv4                        548              3334   +INF  FALL       1
I__118/I                            LocalMux                       0              3334   +INF  FALL       1
I__118/O                            LocalMux                     455              3789   +INF  FALL       1
I__122/I                            SRMux                          0              3789   +INF  FALL       1
I__122/O                            SRMux                        527              4316   +INF  FALL       1
activeBit_0_LC_2_20_6/sr            LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_2_LC_2_20_4/sr
Capture Clock    : latch_2_LC_2_20_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__115/I                            Odrv4                          0              2786   +INF  FALL       1
I__115/O                            Odrv4                        548              3334   +INF  FALL       1
I__118/I                            LocalMux                       0              3334   +INF  FALL       1
I__118/O                            LocalMux                     455              3789   +INF  FALL       1
I__122/I                            SRMux                          0              3789   +INF  FALL       1
I__122/O                            SRMux                        527              4316   +INF  FALL       1
latch_2_LC_2_20_4/sr                LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_2_LC_2_20_1/sr
Capture Clock    : activeBit_2_LC_2_20_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__115/I                            Odrv4                          0              2786   +INF  FALL       1
I__115/O                            Odrv4                        548              3334   +INF  FALL       1
I__118/I                            LocalMux                       0              3334   +INF  FALL       1
I__118/O                            LocalMux                     455              3789   +INF  FALL       1
I__122/I                            SRMux                          0              3789   +INF  FALL       1
I__122/O                            SRMux                        527              4316   +INF  FALL       1
activeBit_2_LC_2_20_1/sr            LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_3_LC_2_20_0/sr
Capture Clock    : latch_3_LC_2_20_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4316
---------------------------------------   ---- 
End-of-path arrival time (ps)             4316
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__115/I                            Odrv4                          0              2786   +INF  FALL       1
I__115/O                            Odrv4                        548              3334   +INF  FALL       1
I__118/I                            LocalMux                       0              3334   +INF  FALL       1
I__118/O                            LocalMux                     455              3789   +INF  FALL       1
I__122/I                            SRMux                          0              3789   +INF  FALL       1
I__122/O                            SRMux                        527              4316   +INF  FALL       1
latch_3_LC_2_20_0/sr                LogicCell40_SEQ_MODE_1000      0              4316   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : serialOutZ0_LC_1_21_2/sr
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4564
---------------------------------------   ---- 
End-of-path arrival time (ps)             4564
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__116/I                            Odrv4                          0              2786   +INF  FALL       1
I__116/O                            Odrv4                        548              3334   +INF  FALL       1
I__119/I                            Span4Mux_s1_h                  0              3334   +INF  FALL       1
I__119/O                            Span4Mux_s1_h                248              3582   +INF  FALL       1
I__123/I                            LocalMux                       0              3582   +INF  FALL       1
I__123/O                            LocalMux                     455              4037   +INF  FALL       1
I__126/I                            SRMux                          0              4037   +INF  FALL       1
I__126/O                            SRMux                        527              4564   +INF  FALL       1
serialOutZ0_LC_1_21_2/sr            LogicCell40_SEQ_MODE_1000      0              4564   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_4_LC_1_21_0/sr
Capture Clock    : latch_4_LC_1_21_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4564
---------------------------------------   ---- 
End-of-path arrival time (ps)             4564
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__70/I                             LocalMux                       0              1442   +INF  FALL       1
I__70/O                             LocalMux                     455              1897   +INF  FALL       1
I__73/I                             InMux                          0              1897   +INF  FALL       1
I__73/O                             InMux                        320              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2786   +INF  FALL      13
I__116/I                            Odrv4                          0              2786   +INF  FALL       1
I__116/O                            Odrv4                        548              3334   +INF  FALL       1
I__119/I                            Span4Mux_s1_h                  0              3334   +INF  FALL       1
I__119/O                            Span4Mux_s1_h                248              3582   +INF  FALL       1
I__123/I                            LocalMux                       0              3582   +INF  FALL       1
I__123/O                            LocalMux                     455              4037   +INF  FALL       1
I__126/I                            SRMux                          0              4037   +INF  FALL       1
I__126/O                            SRMux                        527              4564   +INF  FALL       1
latch_4_LC_1_21_0/sr                LogicCell40_SEQ_MODE_1000      0              4564   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_3_LC_2_18_0/sr
Capture Clock    : activeBit_3_LC_2_18_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    +INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -207
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4266
---------------------------------------   ---- 
End-of-path arrival time (ps)             4266
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__70/I                             LocalMux                       0              1392   +INF  FALL       1
I__70/O                             LocalMux                     455              1847   +INF  FALL       1
I__73/I                             InMux                          0              1847   +INF  FALL       1
I__73/O                             InMux                        320              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2736   +INF  FALL      13
I__116/I                            Odrv4                          0              2736   +INF  FALL       1
I__116/O                            Odrv4                        548              3284   +INF  FALL       1
I__120/I                            LocalMux                       0              3284   +INF  FALL       1
I__120/O                            LocalMux                     455              3739   +INF  FALL       1
I__124/I                            SRMux                          0              3739   +INF  FALL       1
I__124/O                            SRMux                        527              4266   +INF  FALL       1
activeBit_3_LC_2_18_0/sr            LogicCell40_SEQ_MODE_1000      0              4266   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_2_LC_2_20_1/in0
Capture Clock    : activeBit_2_LC_2_20_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__136/I                     LocalMux                       0              4733   1571  FALL       1
I__136/O                     LocalMux                     455              5188   1571  FALL       1
I__142/I                     InMux                          0              5188   1571  FALL       1
I__142/O                     InMux                        320              5508   1571  FALL       1
activeBit_2_LC_2_20_1/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_2_LC_2_20_4/lcout
Path End         : latch_2_LC_2_20_4/in3
Capture Clock    : latch_2_LC_2_20_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_2_LC_2_20_4/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__166/I                 LocalMux                       0              4733   1571  FALL       1
I__166/O                 LocalMux                     455              5188   1571  FALL       1
I__169/I                 InMux                          0              5188   1571  FALL       1
I__169/O                 InMux                        320              5508   1571  FALL       1
latch_2_LC_2_20_4/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : activeBit_2_LC_2_20_1/in3
Capture Clock    : activeBit_2_LC_2_20_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__180/I                     LocalMux                       0              4733   1571  FALL       1
I__180/O                     LocalMux                     455              5188   1571  FALL       1
I__187/I                     InMux                          0              5188   1571  FALL       1
I__187/O                     InMux                        320              5508   1571  FALL       1
activeBit_2_LC_2_20_1/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_3_LC_2_20_0/lcout
Path End         : latch_3_LC_2_20_0/in3
Capture Clock    : latch_3_LC_2_20_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_3_LC_2_20_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       3
I__200/I                 LocalMux                       0              4733   1571  FALL       1
I__200/O                 LocalMux                     455              5188   1571  FALL       1
I__203/I                 InMux                          0              5188   1571  FALL       1
I__203/O                 InMux                        320              5508   1571  FALL       1
latch_3_LC_2_20_0/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_3_LC_2_18_0/lcout
Path End         : activeBit_3_LC_2_18_0/in2
Capture Clock    : activeBit_3_LC_2_18_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_3_LC_2_18_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__214/I                     LocalMux                       0              4733   1571  FALL       1
I__214/O                     LocalMux                     455              5188   1571  FALL       1
I__216/I                     InMux                          0              5188   1571  FALL       1
I__216/O                     InMux                        320              5508   1571  FALL       1
I__218/I                     CascadeMux                     0              5508   1571  FALL       1
I__218/O                     CascadeMux                     0              5508   1571  FALL       1
activeBit_3_LC_2_18_0/in2    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serialOutZ0_LC_1_21_2/lcout
Path End         : serialOutZ0_LC_1_21_2/in0
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
serialOutZ0_LC_1_21_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__61/I                      LocalMux                       0              4733   1571  FALL       1
I__61/O                      LocalMux                     455              5188   1571  FALL       1
I__63/I                      InMux                          0              5188   1571  FALL       1
I__63/O                      InMux                        320              5508   1571  FALL       1
serialOutZ0_LC_1_21_2/in0    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_4_LC_1_21_0/lcout
Path End         : latch_4_LC_1_21_0/in3
Capture Clock    : latch_4_LC_1_21_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_4_LC_1_21_0/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__77/I                  LocalMux                       0              4733   1571  FALL       1
I__77/O                  LocalMux                     455              5188   1571  FALL       1
I__79/I                  InMux                          0              5188   1571  FALL       1
I__79/O                  InMux                        320              5508   1571  FALL       1
latch_4_LC_1_21_0/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : readyNewData_LC_1_20_7/in3
Capture Clock    : readyNewData_LC_1_20_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__146/I                      LocalMux                       0              4733   1571  FALL       1
I__146/O                      LocalMux                     455              5188   1571  FALL       1
I__151/I                      InMux                          0              5188   1571  FALL       1
I__151/O                      InMux                        320              5508   1571  FALL       1
readyNewData_LC_1_20_7/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_fast_0_LC_1_19_7/lcout
Path End         : activeBit_fast_0_LC_1_19_7/in3
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_fast_0_LC_1_19_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__107/I                          LocalMux                       0              4733   1571  FALL       1
I__107/O                          LocalMux                     455              5188   1571  FALL       1
I__109/I                          InMux                          0              5188   1571  FALL       1
I__109/O                          InMux                        320              5508   1571  FALL       1
activeBit_fast_0_LC_1_19_7/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_5_LC_1_19_6/lcout
Path End         : latch_5_LC_1_19_6/in3
Capture Clock    : latch_5_LC_1_19_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_5_LC_1_19_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__99/I                  LocalMux                       0              4733   1571  FALL       1
I__99/O                  LocalMux                     455              5188   1571  FALL       1
I__101/I                 InMux                          0              5188   1571  FALL       1
I__101/O                 InMux                        320              5508   1571  FALL       1
latch_5_LC_1_19_6/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_1_LC_1_19_5/lcout
Path End         : latch_1_LC_1_19_5/in3
Capture Clock    : latch_1_LC_1_19_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_1_LC_1_19_5/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__103/I                 LocalMux                       0              4733   1571  FALL       1
I__103/O                 LocalMux                     455              5188   1571  FALL       1
I__105/I                 InMux                          0              5188   1571  FALL       1
I__105/O                 InMux                        320              5508   1571  FALL       1
latch_1_LC_1_19_5/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_3_LC_2_18_0/in1
Capture Clock    : activeBit_3_LC_2_18_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__191/I                     LocalMux                       0              4733   1571  FALL       1
I__191/O                     LocalMux                     455              5188   1571  FALL       1
I__196/I                     InMux                          0              5188   1571  FALL       1
I__196/O                     InMux                        320              5508   1571  FALL       1
activeBit_3_LC_2_18_0/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_0_LC_1_19_2/lcout
Path End         : latch_0_LC_1_19_2/in3
Capture Clock    : latch_0_LC_1_19_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_0_LC_1_19_2/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__112/I                 LocalMux                       0              4733   1571  FALL       1
I__112/O                 LocalMux                     455              5188   1571  FALL       1
I__114/I                 InMux                          0              5188   1571  FALL       1
I__114/O                 InMux                        320              5508   1571  FALL       1
latch_0_LC_1_19_2/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : latch_6_LC_1_19_1/lcout
Path End         : latch_6_LC_1_19_1/in3
Capture Clock    : latch_6_LC_1_19_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------  -------------------------  -----  ----------------  -----  ----  ------
latch_6_LC_1_19_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       2
I__94/I                  LocalMux                       0              4733   1571  FALL       1
I__94/O                  LocalMux                     455              5188   1571  FALL       1
I__96/I                  InMux                          0              5188   1571  FALL       1
I__96/O                  InMux                        320              5508   1571  FALL       1
latch_6_LC_1_19_1/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_1_LC_1_19_3/in3
Capture Clock    : activeBit_1_LC_1_19_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__137/I                     LocalMux                       0              4733   1571  FALL       1
I__137/O                     LocalMux                     455              5188   1571  FALL       1
I__144/I                     InMux                          0              5188   1571  FALL       1
I__144/O                     InMux                        320              5508   1571  FALL       1
activeBit_1_LC_1_19_3/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_0_LC_2_20_6/in3
Capture Clock    : activeBit_0_LC_2_20_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__136/I                     LocalMux                       0              4733   1571  FALL       1
I__136/O                     LocalMux                     455              5188   1571  FALL       1
I__143/I                     InMux                          0              5188   1571  FALL       1
I__143/O                     InMux                        320              5508   1571  FALL       1
activeBit_0_LC_2_20_6/in3    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : serialOutZ0_LC_1_21_2/in1
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__147/I                      LocalMux                       0              4733   1571  FALL       1
I__147/O                      LocalMux                     455              5188   1571  FALL       1
I__152/I                      InMux                          0              5188   1571  FALL       1
I__152/O                      InMux                        320              5508   1571  FALL       1
serialOutZ0_LC_1_21_2/in1     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_0_LC_2_20_6/in1
Capture Clock    : activeBit_0_LC_2_20_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__148/I                      LocalMux                       0              4733   1571  FALL       1
I__148/O                      LocalMux                     455              5188   1571  FALL       1
I__154/I                      InMux                          0              5188   1571  FALL       1
I__154/O                      InMux                        320              5508   1571  FALL       1
activeBit_0_LC_2_20_6/in1     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_fast_0_LC_1_19_7/in0
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout    LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                        LocalMux                       0              4733   1571  FALL       1
I__149/O                        LocalMux                     455              5188   1571  FALL       1
I__158/I                        InMux                          0              5188   1571  FALL       1
I__158/O                        InMux                        320              5508   1571  FALL       1
activeBit_fast_0_LC_1_19_7/in0  LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_4_LC_1_21_0/in1
Capture Clock    : latch_4_LC_1_21_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__147/I                      LocalMux                       0              4733   1571  FALL       1
I__147/O                      LocalMux                     455              5188   1571  FALL       1
I__153/I                      InMux                          0              5188   1571  FALL       1
I__153/O                      InMux                        320              5508   1571  FALL       1
latch_4_LC_1_21_0/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_2_LC_2_20_4/in1
Capture Clock    : latch_2_LC_2_20_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__148/I                      LocalMux                       0              4733   1571  FALL       1
I__148/O                      LocalMux                     455              5188   1571  FALL       1
I__155/I                      InMux                          0              5188   1571  FALL       1
I__155/O                      InMux                        320              5508   1571  FALL       1
latch_2_LC_2_20_4/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_3_LC_2_20_0/in1
Capture Clock    : latch_3_LC_2_20_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__148/I                      LocalMux                       0              4733   1571  FALL       1
I__148/O                      LocalMux                     455              5188   1571  FALL       1
I__156/I                      InMux                          0              5188   1571  FALL       1
I__156/O                      InMux                        320              5508   1571  FALL       1
latch_3_LC_2_20_0/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_2_LC_2_20_1/in2
Capture Clock    : activeBit_2_LC_2_20_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__148/I                      LocalMux                       0              4733   1571  FALL       1
I__148/O                      LocalMux                     455              5188   1571  FALL       1
I__157/I                      InMux                          0              5188   1571  FALL       1
I__157/O                      InMux                        320              5508   1571  FALL       1
I__164/I                      CascadeMux                     0              5508   1571  FALL       1
I__164/O                      CascadeMux                     0              5508   1571  FALL       1
activeBit_2_LC_2_20_1/in2     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : activeBit_1_LC_1_19_3/in0
Capture Clock    : activeBit_1_LC_1_19_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                      LocalMux                       0              4733   1571  FALL       1
I__149/O                      LocalMux                     455              5188   1571  FALL       1
I__159/I                      InMux                          0              5188   1571  FALL       1
I__159/O                      InMux                        320              5508   1571  FALL       1
activeBit_1_LC_1_19_3/in0     LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_0_LC_1_19_2/in1
Capture Clock    : latch_0_LC_1_19_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                      LocalMux                       0              4733   1571  FALL       1
I__149/O                      LocalMux                     455              5188   1571  FALL       1
I__160/I                      InMux                          0              5188   1571  FALL       1
I__160/O                      InMux                        320              5508   1571  FALL       1
latch_0_LC_1_19_2/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_1_LC_1_19_5/in0
Capture Clock    : latch_1_LC_1_19_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                      LocalMux                       0              4733   1571  FALL       1
I__149/O                      LocalMux                     455              5188   1571  FALL       1
I__161/I                      InMux                          0              5188   1571  FALL       1
I__161/O                      InMux                        320              5508   1571  FALL       1
latch_1_LC_1_19_5/in0         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_5_LC_1_19_6/in1
Capture Clock    : latch_5_LC_1_19_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                      LocalMux                       0              4733   1571  FALL       1
I__149/O                      LocalMux                     455              5188   1571  FALL       1
I__162/I                      InMux                          0              5188   1571  FALL       1
I__162/O                      InMux                        320              5508   1571  FALL       1
latch_5_LC_1_19_6/in1         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : readyNewData_LC_1_20_7/lcout
Path End         : latch_6_LC_1_19_1/in0
Capture Clock    : latch_6_LC_1_19_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
readyNewData_LC_1_20_7/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL      14
I__149/I                      LocalMux                       0              4733   1571  FALL       1
I__149/O                      LocalMux                     455              5188   1571  FALL       1
I__163/I                      InMux                          0              5188   1571  FALL       1
I__163/O                      InMux                        320              5508   1571  FALL       1
latch_6_LC_1_19_1/in0         LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_1_LC_1_19_3/in1
Capture Clock    : activeBit_1_LC_1_19_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__192/I                     LocalMux                       0              4733   1571  FALL       1
I__192/O                     LocalMux                     455              5188   1571  FALL       1
I__197/I                     InMux                          0              5188   1571  FALL       1
I__197/O                     InMux                        320              5508   1571  FALL       1
activeBit_1_LC_1_19_3/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : activeBit_2_LC_2_20_1/in1
Capture Clock    : activeBit_2_LC_2_20_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                             775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__193/I                     LocalMux                       0              4733   1571  FALL       1
I__193/O                     LocalMux                     455              5188   1571  FALL       1
I__198/I                     InMux                          0              5188   1571  FALL       1
I__198/O                     InMux                        320              5508   1571  FALL       1
activeBit_2_LC_2_20_1/in1    LogicCell40_SEQ_MODE_1000      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_2_LC_2_20_1/lcout
Path End         : activeBit_3_LC_2_18_0/in3
Capture Clock    : activeBit_3_LC_2_18_0/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            1323
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_2_LC_2_20_1/lcout  LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__179/I                     Odrv4                          0              4733   2119  FALL       1
I__179/O                     Odrv4                        548              5281   2119  FALL       1
I__186/I                     LocalMux                       0              5281   2119  FALL       1
I__186/O                     LocalMux                     455              5736   2119  FALL       1
I__188/I                     InMux                          0              5736   2119  FALL       1
I__188/O                     InMux                        320              6056   2119  FALL       1
activeBit_3_LC_2_18_0/in3    LogicCell40_SEQ_MODE_1000      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : activeBit_3_LC_2_18_0/in0
Capture Clock    : activeBit_3_LC_2_18_0/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            1974
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout        LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__135/I                           LocalMux                       0              4733   2770  FALL       1
I__135/O                           LocalMux                     455              5188   2770  FALL       1
I__140/I                           InMux                          0              5188   2770  FALL       1
I__140/O                           InMux                        320              5508   2770  FALL       1
activeBit_RNO_0_3_LC_2_19_7/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
activeBit_RNO_0_3_LC_2_19_7/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__209/I                           LocalMux                       0              5932   2770  FALL       1
I__209/O                           LocalMux                     455              6387   2770  FALL       1
I__210/I                           InMux                          0              6387   2770  FALL       1
I__210/O                           InMux                        320              6707   2770  FALL       1
activeBit_3_LC_2_18_0/in0          LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_0_LC_2_20_6/lcout
Path End         : readyNewData_LC_1_20_7/in0
Capture Clock    : readyNewData_LC_1_20_7/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            1974
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_0_LC_2_20_6/lcout         LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       7
I__135/I                            LocalMux                       0              4733   2770  FALL       1
I__135/O                            LocalMux                     455              5188   2770  FALL       1
I__141/I                            InMux                          0              5188   2770  FALL       1
I__141/O                            InMux                        320              5508   2770  FALL       1
readyNewData_RNO_0_LC_2_19_5/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
readyNewData_RNO_0_LC_2_19_5/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__211/I                            LocalMux                       0              5932   2770  FALL       1
I__211/O                            LocalMux                     455              6387   2770  FALL       1
I__212/I                            InMux                          0              6387   2770  FALL       1
I__212/O                            InMux                        320              6707   2770  FALL       1
readyNewData_LC_1_20_7/in0          LogicCell40_SEQ_MODE_1000      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : activeBit_1_LC_1_19_3/lcout
Path End         : serialOutZ0_LC_1_21_2/in3
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Hold Constraint  : 0p
Path slack       : 2905p

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Capture Clock Source Latency                                   0
+ Capture Clock Path Delay                                    3937
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3937

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)      0
+ Launch Clock Source Latency                                   0
+ Launch Clock Path Delay                                    3937
+ Clock To Q                                                  796
+ Data Path Delay                                            2109
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                6842
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
activeBit_1_LC_1_19_3/lcout      LogicCell40_SEQ_MODE_1000    796              4733   1571  FALL       5
I__190/I                         LocalMux                       0              4733   2905  FALL       1
I__190/O                         LocalMux                     455              5188   2905  FALL       1
I__195/I                         InMux                          0              5188   2905  FALL       1
I__195/O                         InMux                        320              5508   2905  FALL       1
serialOut_RNO_0_LC_1_20_5/in1    LogicCell40_SEQ_MODE_0000      0              5508   2905  FALL       1
serialOut_RNO_0_LC_1_20_5/lcout  LogicCell40_SEQ_MODE_0000    558              6066   2905  FALL       1
I__68/I                          LocalMux                       0              6066   2905  FALL       1
I__68/O                          LocalMux                     455              6521   2905  FALL       1
I__69/I                          InMux                          0              6521   2905  FALL       1
I__69/O                          InMux                        320              6842   2905  FALL       1
serialOutZ0_LC_1_21_2/in3        LogicCell40_SEQ_MODE_1000      0              6842   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : readyNewData_LC_1_20_7/in1
Capture Clock    : readyNewData_LC_1_20_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1968
---------------------------------------   ---- 
End-of-path arrival time (ps)             1968
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                         LocalMux                       0              1192   +INF  FALL       1
I__70/O                         LocalMux                     455              1647   +INF  FALL       1
I__72/I                         InMux                          0              1647   +INF  FALL       1
I__72/O                         InMux                        320              1968   +INF  FALL       1
readyNewData_LC_1_20_7/in1      LogicCell40_SEQ_MODE_1000      0              1968   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__131/I                                          ClkMux                         0              3482  RISE       1
I__131/O                                          ClkMux                       455              3937  RISE       1
readyNewData_LC_1_20_7/clk                        LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_fast_0_LC_1_19_7/sr
Capture Clock    : activeBit_fast_0_LC_1_19_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
activeBit_fast_0_LC_1_19_7/sr       LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_fast_0_LC_1_19_7/clk                    LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[6]
Path End         : latch_6_LC_1_19_1/in1
Capture Clock    : latch_6_LC_1_19_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2991
---------------------------------------   ---- 
End-of-path arrival time (ps)             2991
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[6]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_6_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_6_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_6_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_6_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__57/I                                Odrv4                          0              1192   +INF  FALL       1
I__57/O                                Odrv4                        548              1740   +INF  FALL       1
I__58/I                                IoSpan4Mux                     0              1740   +INF  FALL       1
I__58/O                                IoSpan4Mux                   475              2216   +INF  FALL       1
I__59/I                                LocalMux                       0              2216   +INF  FALL       1
I__59/O                                LocalMux                     455              2670   +INF  FALL       1
I__60/I                                InMux                          0              2670   +INF  FALL       1
I__60/O                                InMux                        320              2991   +INF  FALL       1
latch_6_LC_1_19_1/in1                  LogicCell40_SEQ_MODE_1000      0              2991   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[5]
Path End         : latch_5_LC_1_19_6/in0
Capture Clock    : latch_5_LC_1_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4159
---------------------------------------   ---- 
End-of-path arrival time (ps)             4159
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[5]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_5_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_5_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_5_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_5_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__38/I                                Odrv4                          0              1192   +INF  FALL       1
I__38/O                                Odrv4                        548              1740   +INF  FALL       1
I__39/I                                Span4Mux_v                     0              1740   +INF  FALL       1
I__39/O                                Span4Mux_v                   548              2288   +INF  FALL       1
I__40/I                                Span4Mux_v                     0              2288   +INF  FALL       1
I__40/O                                Span4Mux_v                   548              2836   +INF  FALL       1
I__41/I                                Span4Mux_v                     0              2836   +INF  FALL       1
I__41/O                                Span4Mux_v                   548              3384   +INF  FALL       1
I__42/I                                LocalMux                       0              3384   +INF  FALL       1
I__42/O                                LocalMux                     455              3838   +INF  FALL       1
I__43/I                                InMux                          0              3838   +INF  FALL       1
I__43/O                                InMux                        320              4159   +INF  FALL       1
latch_5_LC_1_19_6/in0                  LogicCell40_SEQ_MODE_1000      0              4159   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[4]
Path End         : latch_4_LC_1_21_0/in0
Capture Clock    : latch_4_LC_1_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4159
---------------------------------------   ---- 
End-of-path arrival time (ps)             4159
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[4]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_4_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_4_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_4_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_4_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__81/I                                Odrv4                          0              1192   +INF  FALL       1
I__81/O                                Odrv4                        548              1740   +INF  FALL       1
I__82/I                                Span4Mux_v                     0              1740   +INF  FALL       1
I__82/O                                Span4Mux_v                   548              2288   +INF  FALL       1
I__83/I                                Span4Mux_v                     0              2288   +INF  FALL       1
I__83/O                                Span4Mux_v                   548              2836   +INF  FALL       1
I__84/I                                Span4Mux_v                     0              2836   +INF  FALL       1
I__84/O                                Span4Mux_v                   548              3384   +INF  FALL       1
I__85/I                                LocalMux                       0              3384   +INF  FALL       1
I__85/O                                LocalMux                     455              3838   +INF  FALL       1
I__86/I                                InMux                          0              3838   +INF  FALL       1
I__86/O                                InMux                        320              4159   +INF  FALL       1
latch_4_LC_1_21_0/in0                  LogicCell40_SEQ_MODE_1000      0              4159   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[3]
Path End         : latch_3_LC_2_20_0/in0
Capture Clock    : latch_3_LC_2_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3559
---------------------------------------   ---- 
End-of-path arrival time (ps)             3559
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[3]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_3_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_3_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_3_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_3_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__205/I                               Odrv12                         0              1192   +INF  FALL       1
I__205/O                               Odrv12                       796              1988   +INF  FALL       1
I__206/I                               Span12Mux_v                    0              1988   +INF  FALL       1
I__206/O                               Span12Mux_v                  796              2784   +INF  FALL       1
I__207/I                               LocalMux                       0              2784   +INF  FALL       1
I__207/O                               LocalMux                     455              3239   +INF  FALL       1
I__208/I                               InMux                          0              3239   +INF  FALL       1
I__208/O                               InMux                        320              3559   +INF  FALL       1
latch_3_LC_2_20_0/in0                  LogicCell40_SEQ_MODE_1000      0              3559   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[2]
Path End         : latch_2_LC_2_20_4/in0
Capture Clock    : latch_2_LC_2_20_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4769
---------------------------------------   ---- 
End-of-path arrival time (ps)             4769
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[2]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_2_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_2_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_2_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_2_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__171/I                               Odrv12                         0              1192   +INF  FALL       1
I__171/O                               Odrv12                       796              1988   +INF  FALL       1
I__172/I                               Span12Mux_h                    0              1988   +INF  FALL       1
I__172/O                               Span12Mux_h                  796              2784   +INF  FALL       1
I__173/I                               Sp12to4                        0              2784   +INF  FALL       1
I__173/O                               Sp12to4                      662              3446   +INF  FALL       1
I__174/I                               Span4Mux_v                     0              3446   +INF  FALL       1
I__174/O                               Span4Mux_v                   548              3994   +INF  FALL       1
I__175/I                               LocalMux                       0              3994   +INF  FALL       1
I__175/O                               LocalMux                     455              4448   +INF  FALL       1
I__176/I                               InMux                          0              4448   +INF  FALL       1
I__176/O                               InMux                        320              4769   +INF  FALL       1
latch_2_LC_2_20_4/in0                  LogicCell40_SEQ_MODE_1000      0              4769   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[1]
Path End         : latch_1_LC_1_19_5/in1
Capture Clock    : latch_1_LC_1_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4562
---------------------------------------   ---- 
End-of-path arrival time (ps)             4562
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[1]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_1_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_1_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_1_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_1_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__44/I                                Odrv12                         0              1192   +INF  FALL       1
I__44/O                                Odrv12                       796              1988   +INF  FALL       1
I__45/I                                Span12Mux_v                    0              1988   +INF  FALL       1
I__45/O                                Span12Mux_v                  796              2784   +INF  FALL       1
I__46/I                                Sp12to4                        0              2784   +INF  FALL       1
I__46/O                                Sp12to4                      662              3446   +INF  FALL       1
I__47/I                                Span4Mux_s3_h                  0              3446   +INF  FALL       1
I__47/O                                Span4Mux_s3_h                341              3787   +INF  FALL       1
I__48/I                                LocalMux                       0              3787   +INF  FALL       1
I__48/O                                LocalMux                     455              4242   +INF  FALL       1
I__49/I                                InMux                          0              4242   +INF  FALL       1
I__49/O                                InMux                        320              4562   +INF  FALL       1
latch_1_LC_1_19_5/in1                  LogicCell40_SEQ_MODE_1000      0              4562   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : parallelIn[0]
Path End         : latch_0_LC_1_19_2/in0
Capture Clock    : latch_0_LC_1_19_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4707
---------------------------------------   ---- 
End-of-path arrival time (ps)             4707
 
Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
parallelIn[0]                          ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
parallelIn_ibuf_0_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
parallelIn_ibuf_0_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
parallelIn_ibuf_0_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
parallelIn_ibuf_0_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__50/I                                Odrv4                          0              1192   +INF  FALL       1
I__50/O                                Odrv4                        548              1740   +INF  FALL       1
I__51/I                                Span4Mux_v                     0              1740   +INF  FALL       1
I__51/O                                Span4Mux_v                   548              2288   +INF  FALL       1
I__52/I                                Span4Mux_v                     0              2288   +INF  FALL       1
I__52/O                                Span4Mux_v                   548              2836   +INF  FALL       1
I__53/I                                Span4Mux_v                     0              2836   +INF  FALL       1
I__53/O                                Span4Mux_v                   548              3384   +INF  FALL       1
I__54/I                                Span4Mux_v                     0              3384   +INF  FALL       1
I__54/O                                Span4Mux_v                   548              3932   +INF  FALL       1
I__55/I                                LocalMux                       0              3932   +INF  FALL       1
I__55/O                                LocalMux                     455              4386   +INF  FALL       1
I__56/I                                InMux                          0              4386   +INF  FALL       1
I__56/O                                InMux                        320              4707   +INF  FALL       1
latch_0_LC_1_19_2/in0                  LogicCell40_SEQ_MODE_1000      0              4707   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : serialOutZ0_LC_1_21_2/lcout
Path End         : serialOut
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)       0
+ Launch Clock Source Latency                                    0
+ Launch Clock Path Delay                                     3937
+ Clock To Q                                                   796
+ Data Path Delay                                             8018
----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                12751
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
serialOutZ0_LC_1_21_2/lcout          LogicCell40_SEQ_MODE_1000    796              4733   +INF  RISE       2
I__62/I                              Odrv4                          0              4733   +INF  RISE       1
I__62/O                              Odrv4                        517              5250   +INF  RISE       1
I__64/I                              IoSpan4Mux                     0              5250   +INF  RISE       1
I__64/O                              IoSpan4Mux                   424              5674   +INF  RISE       1
I__65/I                              IoSpan4Mux                     0              5674   +INF  RISE       1
I__65/O                              IoSpan4Mux                   424              6097   +INF  RISE       1
I__66/I                              LocalMux                       0              6097   +INF  RISE       1
I__66/O                              LocalMux                     486              6583   +INF  RISE       1
I__67/I                              IoInMux                        0              6583   +INF  RISE       1
I__67/O                              IoInMux                      382              6966   +INF  RISE       1
serialOut_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6966   +INF  RISE       1
serialOut_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297             10263   +INF  FALL       1
serialOut_obuf_iopad/DIN             IO_PAD                         0             10263   +INF  FALL       1
serialOut_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12751   +INF  FALL       1
serialOut                            ShiftRegisterPiSo_RevA         0             12751   +INF  FALL       1


++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_5_LC_1_19_6/sr
Capture Clock    : latch_5_LC_1_19_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
latch_5_LC_1_19_6/sr                LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_5_LC_1_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_1_LC_1_19_5/sr
Capture Clock    : latch_1_LC_1_19_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
latch_1_LC_1_19_5/sr                LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_1_LC_1_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_1_LC_1_19_3/sr
Capture Clock    : activeBit_1_LC_1_19_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
activeBit_1_LC_1_19_3/sr            LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
activeBit_1_LC_1_19_3/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_0_LC_1_19_2/sr
Capture Clock    : latch_0_LC_1_19_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
latch_0_LC_1_19_2/sr                LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_0_LC_1_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_6_LC_1_19_1/sr
Capture Clock    : latch_6_LC_1_19_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4264
---------------------------------------   ---- 
End-of-path arrival time (ps)             4264
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__115/I                            Odrv4                          0              2486   +INF  FALL       1
I__115/O                            Odrv4                        548              3034   +INF  FALL       1
I__117/I                            Span4Mux_s1_h                  0              3034   +INF  FALL       1
I__117/O                            Span4Mux_s1_h                248              3282   +INF  FALL       1
I__121/I                            LocalMux                       0              3282   +INF  FALL       1
I__121/O                            LocalMux                     455              3737   +INF  FALL       1
I__125/I                            SRMux                          0              3737   +INF  FALL       1
I__125/O                            SRMux                        527              4264   +INF  FALL       1
latch_6_LC_1_19_1/sr                LogicCell40_SEQ_MODE_1000      0              4264   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__129/I                                          ClkMux                         0              3482  RISE       1
I__129/O                                          ClkMux                       455              3937  RISE       1
latch_6_LC_1_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : serialOutZ0_LC_1_21_2/in2
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         1968
---------------------------------------   ---- 
End-of-path arrival time (ps)             1968
 
Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                           ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__71/I                         LocalMux                       0              1192   +INF  FALL       1
I__71/O                         LocalMux                     455              1647   +INF  FALL       1
I__74/I                         InMux                          0              1647   +INF  FALL       1
I__74/O                         InMux                        320              1968   +INF  FALL       1
I__75/I                         CascadeMux                     0              1968   +INF  FALL       1
I__75/O                         CascadeMux                     0              1968   +INF  FALL       1
serialOutZ0_LC_1_21_2/in2       LogicCell40_SEQ_MODE_1000      0              1968   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_0_LC_2_20_6/sr
Capture Clock    : activeBit_0_LC_2_20_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__115/I                            Odrv4                          0              2536   +INF  FALL       1
I__115/O                            Odrv4                        548              3084   +INF  FALL       1
I__118/I                            LocalMux                       0              3084   +INF  FALL       1
I__118/O                            LocalMux                     455              3539   +INF  FALL       1
I__122/I                            SRMux                          0              3539   +INF  FALL       1
I__122/O                            SRMux                        527              4066   +INF  FALL       1
activeBit_0_LC_2_20_6/sr            LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_0_LC_2_20_6/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_2_LC_2_20_4/sr
Capture Clock    : latch_2_LC_2_20_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__115/I                            Odrv4                          0              2536   +INF  FALL       1
I__115/O                            Odrv4                        548              3084   +INF  FALL       1
I__118/I                            LocalMux                       0              3084   +INF  FALL       1
I__118/O                            LocalMux                     455              3539   +INF  FALL       1
I__122/I                            SRMux                          0              3539   +INF  FALL       1
I__122/O                            SRMux                        527              4066   +INF  FALL       1
latch_2_LC_2_20_4/sr                LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_2_LC_2_20_4/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_2_LC_2_20_1/sr
Capture Clock    : activeBit_2_LC_2_20_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__115/I                            Odrv4                          0              2536   +INF  FALL       1
I__115/O                            Odrv4                        548              3084   +INF  FALL       1
I__118/I                            LocalMux                       0              3084   +INF  FALL       1
I__118/O                            LocalMux                     455              3539   +INF  FALL       1
I__122/I                            SRMux                          0              3539   +INF  FALL       1
I__122/O                            SRMux                        527              4066   +INF  FALL       1
activeBit_2_LC_2_20_1/sr            LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
activeBit_2_LC_2_20_1/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_3_LC_2_20_0/sr
Capture Clock    : latch_3_LC_2_20_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4066
---------------------------------------   ---- 
End-of-path arrival time (ps)             4066
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__115/I                            Odrv4                          0              2536   +INF  FALL       1
I__115/O                            Odrv4                        548              3084   +INF  FALL       1
I__118/I                            LocalMux                       0              3084   +INF  FALL       1
I__118/O                            LocalMux                     455              3539   +INF  FALL       1
I__122/I                            SRMux                          0              3539   +INF  FALL       1
I__122/O                            SRMux                        527              4066   +INF  FALL       1
latch_3_LC_2_20_0/sr                LogicCell40_SEQ_MODE_1000      0              4066   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__133/I                                          ClkMux                         0              3482  RISE       1
I__133/O                                          ClkMux                       455              3937  RISE       1
latch_3_LC_2_20_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : serialOutZ0_LC_1_21_2/sr
Capture Clock    : serialOutZ0_LC_1_21_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4314
---------------------------------------   ---- 
End-of-path arrival time (ps)             4314
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__116/I                            Odrv4                          0              2536   +INF  FALL       1
I__116/O                            Odrv4                        548              3084   +INF  FALL       1
I__119/I                            Span4Mux_s1_h                  0              3084   +INF  FALL       1
I__119/O                            Span4Mux_s1_h                248              3332   +INF  FALL       1
I__123/I                            LocalMux                       0              3332   +INF  FALL       1
I__123/O                            LocalMux                     455              3787   +INF  FALL       1
I__126/I                            SRMux                          0              3787   +INF  FALL       1
I__126/O                            SRMux                        527              4314   +INF  FALL       1
serialOutZ0_LC_1_21_2/sr            LogicCell40_SEQ_MODE_1000      0              4314   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
serialOutZ0_LC_1_21_2/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : latch_4_LC_1_21_0/sr
Capture Clock    : latch_4_LC_1_21_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4314
---------------------------------------   ---- 
End-of-path arrival time (ps)             4314
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__70/I                             LocalMux                       0              1192   +INF  FALL       1
I__70/O                             LocalMux                     455              1647   +INF  FALL       1
I__73/I                             InMux                          0              1647   +INF  FALL       1
I__73/O                             InMux                        320              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2536   +INF  FALL      13
I__116/I                            Odrv4                          0              2536   +INF  FALL       1
I__116/O                            Odrv4                        548              3084   +INF  FALL       1
I__119/I                            Span4Mux_s1_h                  0              3084   +INF  FALL       1
I__119/O                            Span4Mux_s1_h                248              3332   +INF  FALL       1
I__123/I                            LocalMux                       0              3332   +INF  FALL       1
I__123/O                            LocalMux                     455              3787   +INF  FALL       1
I__126/I                            SRMux                          0              3787   +INF  FALL       1
I__126/O                            SRMux                        527              4314   +INF  FALL       1
latch_4_LC_1_21_0/sr                LogicCell40_SEQ_MODE_1000      0              4314   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__132/I                                          ClkMux                         0              3482  RISE       1
I__132/O                                          ClkMux                       455              3937  RISE       1
latch_4_LC_1_21_0/clk                             LogicCell40_SEQ_MODE_1000      0              3937  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : activeBit_3_LC_2_18_0/sr
Capture Clock    : activeBit_3_LC_2_18_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (ShiftRegisterPiSo_RevA|clk:R#1)    -INF
+ Capture Clock Source Latency                                    0
+ Capture Clock Path Delay                                     3937
- Setup Time                                                   -291
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4016
---------------------------------------   ---- 
End-of-path arrival time (ps)             4016
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               ShiftRegisterPiSo_RevA         0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__70/I                             LocalMux                       0              1142   +INF  FALL       1
I__70/O                             LocalMux                     455              1597   +INF  FALL       1
I__73/I                             InMux                          0              1597   +INF  FALL       1
I__73/O                             InMux                        320              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/in0    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
reset_ibuf_RNI8255_LC_1_20_6/lcout  LogicCell40_SEQ_MODE_0000    569              2486   +INF  FALL      13
I__116/I                            Odrv4                          0              2486   +INF  FALL       1
I__116/O                            Odrv4                        548              3034   +INF  FALL       1
I__120/I                            LocalMux                       0              3034   +INF  FALL       1
I__120/O                            LocalMux                     455              3489   +INF  FALL       1
I__124/I                            SRMux                          0              3489   +INF  FALL       1
I__124/O                            SRMux                        527              4016   +INF  FALL       1
activeBit_3_LC_2_18_0/sr            LogicCell40_SEQ_MODE_1000      0              4016   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               ShiftRegisterPiSo_RevA         0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__127/I                                          gio2CtrlBuf                    0              3255  RISE       1
I__127/O                                          gio2CtrlBuf                    0              3255  RISE       1
I__128/I                                          GlobalMux                      0              3255  RISE       1
I__128/O                                          GlobalMux                    227              3482  RISE       1
I__130/I                                          ClkMux                         0              3482  RISE       1
I__130/O                                          ClkMux                       455              3937  RISE       1
activeBit_3_LC_2_18_0/clk                         LogicCell40_SEQ_MODE_1000      0              3937  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

