Analysis for QUEUE_SIZE = 3, ENQ_ENA = 1

Frequency: 100 MHz -> Synthesis: 10s -> 10s
Frequency: 100 MHz -> Implementation: 35s -> 35s
Frequency: 100 MHz -> Power: 0.455 W
Frequency: 100 MHz -> CLB LUTs Used: 82
Frequency: 100 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 100 MHz -> CLB Registers Used: 50
Frequency: 100 MHz -> CLB Registers Util%: 0.02 %
Frequency: 100 MHz -> BRAM Util: 0
Frequency: 100 MHz -> BRAM Util%: 0.00 %
Frequency: 100 MHz -> WNS: 7.610 ns
Frequency: 100 MHz -> Achieved Frequency: 418.410 MHz


Frequency: 150 MHz -> Synthesis: 7s -> 7s
Frequency: 150 MHz -> Implementation: 35s -> 35s
Frequency: 150 MHz -> Power: 0.458 W
Frequency: 150 MHz -> CLB LUTs Used: 82
Frequency: 150 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 150 MHz -> CLB Registers Used: 50
Frequency: 150 MHz -> CLB Registers Util%: 0.02 %
Frequency: 150 MHz -> BRAM Util: 0
Frequency: 150 MHz -> BRAM Util%: 0.00 %
Frequency: 150 MHz -> WNS: 4.368 ns
Frequency: 150 MHz -> Achieved Frequency: 435.035 MHz


Frequency: 200 MHz -> Synthesis: 7s -> 7s
Frequency: 200 MHz -> Implementation: 35s -> 35s
Frequency: 200 MHz -> Power: 0.460 W
Frequency: 200 MHz -> CLB LUTs Used: 82
Frequency: 200 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 200 MHz -> CLB Registers Used: 50
Frequency: 200 MHz -> CLB Registers Util%: 0.02 %
Frequency: 200 MHz -> BRAM Util: 0
Frequency: 200 MHz -> BRAM Util%: 0.00 %
Frequency: 200 MHz -> WNS: 2.718 ns
Frequency: 200 MHz -> Achieved Frequency: 438.212 MHz


Frequency: 250 MHz -> Synthesis: 7s -> 7s
Frequency: 250 MHz -> Implementation: 34s -> 34s
Frequency: 250 MHz -> Power: 0.462 W
Frequency: 250 MHz -> CLB LUTs Used: 82
Frequency: 250 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 250 MHz -> CLB Registers Used: 50
Frequency: 250 MHz -> CLB Registers Util%: 0.02 %
Frequency: 250 MHz -> BRAM Util: 0
Frequency: 250 MHz -> BRAM Util%: 0.00 %
Frequency: 250 MHz -> WNS: 1.845 ns
Frequency: 250 MHz -> Achieved Frequency: 464.037 MHz


Frequency: 300 MHz -> Synthesis: 7s -> 7s
Frequency: 300 MHz -> Implementation: 35s -> 35s
Frequency: 300 MHz -> Power: 0.465 W
Frequency: 300 MHz -> CLB LUTs Used: 82
Frequency: 300 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 300 MHz -> CLB Registers Used: 50
Frequency: 300 MHz -> CLB Registers Util%: 0.02 %
Frequency: 300 MHz -> BRAM Util: 0
Frequency: 300 MHz -> BRAM Util%: 0.00 %
Frequency: 300 MHz -> WNS: 1.255 ns
Frequency: 300 MHz -> Achieved Frequency: 481.155 MHz


Frequency: 350 MHz -> Synthesis: 8s -> 8s
Frequency: 350 MHz -> Implementation: 34s -> 34s
Frequency: 350 MHz -> Power: 0.467 W
Frequency: 350 MHz -> CLB LUTs Used: 82
Frequency: 350 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 350 MHz -> CLB Registers Used: 50
Frequency: 350 MHz -> CLB Registers Util%: 0.02 %
Frequency: 350 MHz -> BRAM Util: 0
Frequency: 350 MHz -> BRAM Util%: 0.00 %
Frequency: 350 MHz -> WNS: 1.019 ns
Frequency: 350 MHz -> Achieved Frequency: 544.027 MHz


Frequency: 400 MHz -> Synthesis: 7s -> 7s
Frequency: 400 MHz -> Implementation: 34s -> 34s
Frequency: 400 MHz -> Power: 0.469 W
Frequency: 400 MHz -> CLB LUTs Used: 82
Frequency: 400 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 400 MHz -> CLB Registers Used: 50
Frequency: 400 MHz -> CLB Registers Util%: 0.02 %
Frequency: 400 MHz -> BRAM Util: 0
Frequency: 400 MHz -> BRAM Util%: 0.00 %
Frequency: 400 MHz -> WNS: 0.501 ns
Frequency: 400 MHz -> Achieved Frequency: 500.250 MHz


Frequency: 450 MHz -> Synthesis: 8s -> 8s
Frequency: 450 MHz -> Implementation: 37s -> 37s
Frequency: 450 MHz -> Power: 0.472 W
Frequency: 450 MHz -> CLB LUTs Used: 82
Frequency: 450 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 450 MHz -> CLB Registers Used: 50
Frequency: 450 MHz -> CLB Registers Util%: 0.02 %
Frequency: 450 MHz -> BRAM Util: 0
Frequency: 450 MHz -> BRAM Util%: 0.00 %
Frequency: 450 MHz -> WNS: 0.512 ns
Frequency: 450 MHz -> Achieved Frequency: 584.719 MHz


Frequency: 500 MHz -> Synthesis: 8s -> 8s
Frequency: 500 MHz -> Implementation: 43s -> 43s
Frequency: 500 MHz -> Power: 0.474 W
Frequency: 500 MHz -> CLB LUTs Used: 82
Frequency: 500 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 500 MHz -> CLB Registers Used: 50
Frequency: 500 MHz -> CLB Registers Util%: 0.02 %
Frequency: 500 MHz -> BRAM Util: 0
Frequency: 500 MHz -> BRAM Util%: 0.00 %
Frequency: 500 MHz -> WNS: 0.194 ns
Frequency: 500 MHz -> Achieved Frequency: 553.710 MHz


Frequency: 550 MHz -> Synthesis: 8s -> 8s
Frequency: 550 MHz -> Implementation: 49s -> 49s
Frequency: 550 MHz -> Power: 0.477 W
Frequency: 550 MHz -> CLB LUTs Used: 83
Frequency: 550 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 550 MHz -> CLB Registers Used: 51
Frequency: 550 MHz -> CLB Registers Util%: 0.02 %
Frequency: 550 MHz -> BRAM Util: 0
Frequency: 550 MHz -> BRAM Util%: 0.00 %
Frequency: 550 MHz -> WNS: -0.026 ns
Frequency: 550 MHz -> Achieved Frequency: 542.246 MHz


Frequency: 600 MHz -> Synthesis: 8s -> 8s
Frequency: 600 MHz -> Implementation: 45s -> 45s
Frequency: 600 MHz -> Power: 0.478 W
Frequency: 600 MHz -> CLB LUTs Used: 82
Frequency: 600 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 600 MHz -> CLB Registers Used: 50
Frequency: 600 MHz -> CLB Registers Util%: 0.02 %
Frequency: 600 MHz -> BRAM Util: 0
Frequency: 600 MHz -> BRAM Util%: 0.00 %
Frequency: 600 MHz -> WNS: 0.086 ns
Frequency: 600 MHz -> Achieved Frequency: 632.644 MHz


Frequency: 650 MHz -> Synthesis: 8s -> 8s
Frequency: 650 MHz -> Implementation: 58s -> 58s
Frequency: 650 MHz -> Power: 0.480 W
Frequency: 650 MHz -> CLB LUTs Used: 82
Frequency: 650 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 650 MHz -> CLB Registers Used: 50
Frequency: 650 MHz -> CLB Registers Util%: 0.02 %
Frequency: 650 MHz -> BRAM Util: 0
Frequency: 650 MHz -> BRAM Util%: 0.00 %
Frequency: 650 MHz -> WNS: -0.058 ns
Frequency: 650 MHz -> Achieved Frequency: 626.385 MHz


Frequency: 700 MHz -> Synthesis: 7s -> 7s
Frequency: 700 MHz -> Implementation: 51s -> 51s
Frequency: 700 MHz -> Power: 0.483 W
Frequency: 700 MHz -> CLB LUTs Used: 82
Frequency: 700 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 700 MHz -> CLB Registers Used: 50
Frequency: 700 MHz -> CLB Registers Util%: 0.02 %
Frequency: 700 MHz -> BRAM Util: 0
Frequency: 700 MHz -> BRAM Util%: 0.00 %
Frequency: 700 MHz -> WNS: -0.156 ns
Frequency: 700 MHz -> Achieved Frequency: 631.085 MHz


Frequency: 750 MHz -> Synthesis: 7s -> 7s
Frequency: 750 MHz -> Implementation: 51s -> 51s
Frequency: 750 MHz -> Power: 0.484 W
Frequency: 750 MHz -> CLB LUTs Used: 89
Frequency: 750 MHz -> CLB LUTs Util%: 0.06 %
Frequency: 750 MHz -> CLB Registers Used: 50
Frequency: 750 MHz -> CLB Registers Util%: 0.02 %
Frequency: 750 MHz -> BRAM Util: 0
Frequency: 750 MHz -> BRAM Util%: 0.00 %
Frequency: 750 MHz -> WNS: -0.063 ns
Frequency: 750 MHz -> Achieved Frequency: 716.161 MHz


Frequency: 800 MHz -> Synthesis: 8s -> 8s
Frequency: 800 MHz -> Implementation: 57s -> 57s
Frequency: 800 MHz -> Power: 0.487 W
Frequency: 800 MHz -> CLB LUTs Used: 92
Frequency: 800 MHz -> CLB LUTs Util%: 0.07 %
Frequency: 800 MHz -> CLB Registers Used: 51
Frequency: 800 MHz -> CLB Registers Util%: 0.02 %
Frequency: 800 MHz -> BRAM Util: 0
Frequency: 800 MHz -> BRAM Util%: 0.00 %
Frequency: 800 MHz -> WNS: -0.220 ns
Frequency: 800 MHz -> Achieved Frequency: 680.272 MHz


