|RegisterFile
Wdata[0] => reg16_parallel:reg0.I[0]
Wdata[0] => reg16_parallel:reg1.I[0]
Wdata[0] => reg16_parallel:reg2.I[0]
Wdata[0] => reg16_parallel:reg3.I[0]
Wdata[0] => reg16_parallel:reg4.I[0]
Wdata[0] => reg16_parallel:reg5.I[0]
Wdata[0] => reg16_parallel:reg6.I[0]
Wdata[0] => reg16_parallel:reg7.I[0]
Wdata[0] => reg16_parallel:reg8.I[0]
Wdata[0] => reg16_parallel:reg9.I[0]
Wdata[0] => reg16_parallel:reg10.I[0]
Wdata[0] => reg16_parallel:reg11.I[0]
Wdata[0] => reg16_parallel:reg12.I[0]
Wdata[0] => reg16_parallel:reg13.I[0]
Wdata[0] => reg16_parallel:reg14.I[0]
Wdata[0] => reg16_parallel:reg15.I[0]
Wdata[1] => reg16_parallel:reg0.I[1]
Wdata[1] => reg16_parallel:reg1.I[1]
Wdata[1] => reg16_parallel:reg2.I[1]
Wdata[1] => reg16_parallel:reg3.I[1]
Wdata[1] => reg16_parallel:reg4.I[1]
Wdata[1] => reg16_parallel:reg5.I[1]
Wdata[1] => reg16_parallel:reg6.I[1]
Wdata[1] => reg16_parallel:reg7.I[1]
Wdata[1] => reg16_parallel:reg8.I[1]
Wdata[1] => reg16_parallel:reg9.I[1]
Wdata[1] => reg16_parallel:reg10.I[1]
Wdata[1] => reg16_parallel:reg11.I[1]
Wdata[1] => reg16_parallel:reg12.I[1]
Wdata[1] => reg16_parallel:reg13.I[1]
Wdata[1] => reg16_parallel:reg14.I[1]
Wdata[1] => reg16_parallel:reg15.I[1]
Wdata[2] => reg16_parallel:reg0.I[2]
Wdata[2] => reg16_parallel:reg1.I[2]
Wdata[2] => reg16_parallel:reg2.I[2]
Wdata[2] => reg16_parallel:reg3.I[2]
Wdata[2] => reg16_parallel:reg4.I[2]
Wdata[2] => reg16_parallel:reg5.I[2]
Wdata[2] => reg16_parallel:reg6.I[2]
Wdata[2] => reg16_parallel:reg7.I[2]
Wdata[2] => reg16_parallel:reg8.I[2]
Wdata[2] => reg16_parallel:reg9.I[2]
Wdata[2] => reg16_parallel:reg10.I[2]
Wdata[2] => reg16_parallel:reg11.I[2]
Wdata[2] => reg16_parallel:reg12.I[2]
Wdata[2] => reg16_parallel:reg13.I[2]
Wdata[2] => reg16_parallel:reg14.I[2]
Wdata[2] => reg16_parallel:reg15.I[2]
Wdata[3] => reg16_parallel:reg0.I[3]
Wdata[3] => reg16_parallel:reg1.I[3]
Wdata[3] => reg16_parallel:reg2.I[3]
Wdata[3] => reg16_parallel:reg3.I[3]
Wdata[3] => reg16_parallel:reg4.I[3]
Wdata[3] => reg16_parallel:reg5.I[3]
Wdata[3] => reg16_parallel:reg6.I[3]
Wdata[3] => reg16_parallel:reg7.I[3]
Wdata[3] => reg16_parallel:reg8.I[3]
Wdata[3] => reg16_parallel:reg9.I[3]
Wdata[3] => reg16_parallel:reg10.I[3]
Wdata[3] => reg16_parallel:reg11.I[3]
Wdata[3] => reg16_parallel:reg12.I[3]
Wdata[3] => reg16_parallel:reg13.I[3]
Wdata[3] => reg16_parallel:reg14.I[3]
Wdata[3] => reg16_parallel:reg15.I[3]
Wdata[4] => reg16_parallel:reg0.I[4]
Wdata[4] => reg16_parallel:reg1.I[4]
Wdata[4] => reg16_parallel:reg2.I[4]
Wdata[4] => reg16_parallel:reg3.I[4]
Wdata[4] => reg16_parallel:reg4.I[4]
Wdata[4] => reg16_parallel:reg5.I[4]
Wdata[4] => reg16_parallel:reg6.I[4]
Wdata[4] => reg16_parallel:reg7.I[4]
Wdata[4] => reg16_parallel:reg8.I[4]
Wdata[4] => reg16_parallel:reg9.I[4]
Wdata[4] => reg16_parallel:reg10.I[4]
Wdata[4] => reg16_parallel:reg11.I[4]
Wdata[4] => reg16_parallel:reg12.I[4]
Wdata[4] => reg16_parallel:reg13.I[4]
Wdata[4] => reg16_parallel:reg14.I[4]
Wdata[4] => reg16_parallel:reg15.I[4]
Wdata[5] => reg16_parallel:reg0.I[5]
Wdata[5] => reg16_parallel:reg1.I[5]
Wdata[5] => reg16_parallel:reg2.I[5]
Wdata[5] => reg16_parallel:reg3.I[5]
Wdata[5] => reg16_parallel:reg4.I[5]
Wdata[5] => reg16_parallel:reg5.I[5]
Wdata[5] => reg16_parallel:reg6.I[5]
Wdata[5] => reg16_parallel:reg7.I[5]
Wdata[5] => reg16_parallel:reg8.I[5]
Wdata[5] => reg16_parallel:reg9.I[5]
Wdata[5] => reg16_parallel:reg10.I[5]
Wdata[5] => reg16_parallel:reg11.I[5]
Wdata[5] => reg16_parallel:reg12.I[5]
Wdata[5] => reg16_parallel:reg13.I[5]
Wdata[5] => reg16_parallel:reg14.I[5]
Wdata[5] => reg16_parallel:reg15.I[5]
Wdata[6] => reg16_parallel:reg0.I[6]
Wdata[6] => reg16_parallel:reg1.I[6]
Wdata[6] => reg16_parallel:reg2.I[6]
Wdata[6] => reg16_parallel:reg3.I[6]
Wdata[6] => reg16_parallel:reg4.I[6]
Wdata[6] => reg16_parallel:reg5.I[6]
Wdata[6] => reg16_parallel:reg6.I[6]
Wdata[6] => reg16_parallel:reg7.I[6]
Wdata[6] => reg16_parallel:reg8.I[6]
Wdata[6] => reg16_parallel:reg9.I[6]
Wdata[6] => reg16_parallel:reg10.I[6]
Wdata[6] => reg16_parallel:reg11.I[6]
Wdata[6] => reg16_parallel:reg12.I[6]
Wdata[6] => reg16_parallel:reg13.I[6]
Wdata[6] => reg16_parallel:reg14.I[6]
Wdata[6] => reg16_parallel:reg15.I[6]
Wdata[7] => reg16_parallel:reg0.I[7]
Wdata[7] => reg16_parallel:reg1.I[7]
Wdata[7] => reg16_parallel:reg2.I[7]
Wdata[7] => reg16_parallel:reg3.I[7]
Wdata[7] => reg16_parallel:reg4.I[7]
Wdata[7] => reg16_parallel:reg5.I[7]
Wdata[7] => reg16_parallel:reg6.I[7]
Wdata[7] => reg16_parallel:reg7.I[7]
Wdata[7] => reg16_parallel:reg8.I[7]
Wdata[7] => reg16_parallel:reg9.I[7]
Wdata[7] => reg16_parallel:reg10.I[7]
Wdata[7] => reg16_parallel:reg11.I[7]
Wdata[7] => reg16_parallel:reg12.I[7]
Wdata[7] => reg16_parallel:reg13.I[7]
Wdata[7] => reg16_parallel:reg14.I[7]
Wdata[7] => reg16_parallel:reg15.I[7]
Wdata[8] => reg16_parallel:reg0.I[8]
Wdata[8] => reg16_parallel:reg1.I[8]
Wdata[8] => reg16_parallel:reg2.I[8]
Wdata[8] => reg16_parallel:reg3.I[8]
Wdata[8] => reg16_parallel:reg4.I[8]
Wdata[8] => reg16_parallel:reg5.I[8]
Wdata[8] => reg16_parallel:reg6.I[8]
Wdata[8] => reg16_parallel:reg7.I[8]
Wdata[8] => reg16_parallel:reg8.I[8]
Wdata[8] => reg16_parallel:reg9.I[8]
Wdata[8] => reg16_parallel:reg10.I[8]
Wdata[8] => reg16_parallel:reg11.I[8]
Wdata[8] => reg16_parallel:reg12.I[8]
Wdata[8] => reg16_parallel:reg13.I[8]
Wdata[8] => reg16_parallel:reg14.I[8]
Wdata[8] => reg16_parallel:reg15.I[8]
Wdata[9] => reg16_parallel:reg0.I[9]
Wdata[9] => reg16_parallel:reg1.I[9]
Wdata[9] => reg16_parallel:reg2.I[9]
Wdata[9] => reg16_parallel:reg3.I[9]
Wdata[9] => reg16_parallel:reg4.I[9]
Wdata[9] => reg16_parallel:reg5.I[9]
Wdata[9] => reg16_parallel:reg6.I[9]
Wdata[9] => reg16_parallel:reg7.I[9]
Wdata[9] => reg16_parallel:reg8.I[9]
Wdata[9] => reg16_parallel:reg9.I[9]
Wdata[9] => reg16_parallel:reg10.I[9]
Wdata[9] => reg16_parallel:reg11.I[9]
Wdata[9] => reg16_parallel:reg12.I[9]
Wdata[9] => reg16_parallel:reg13.I[9]
Wdata[9] => reg16_parallel:reg14.I[9]
Wdata[9] => reg16_parallel:reg15.I[9]
Wdata[10] => reg16_parallel:reg0.I[10]
Wdata[10] => reg16_parallel:reg1.I[10]
Wdata[10] => reg16_parallel:reg2.I[10]
Wdata[10] => reg16_parallel:reg3.I[10]
Wdata[10] => reg16_parallel:reg4.I[10]
Wdata[10] => reg16_parallel:reg5.I[10]
Wdata[10] => reg16_parallel:reg6.I[10]
Wdata[10] => reg16_parallel:reg7.I[10]
Wdata[10] => reg16_parallel:reg8.I[10]
Wdata[10] => reg16_parallel:reg9.I[10]
Wdata[10] => reg16_parallel:reg10.I[10]
Wdata[10] => reg16_parallel:reg11.I[10]
Wdata[10] => reg16_parallel:reg12.I[10]
Wdata[10] => reg16_parallel:reg13.I[10]
Wdata[10] => reg16_parallel:reg14.I[10]
Wdata[10] => reg16_parallel:reg15.I[10]
Wdata[11] => reg16_parallel:reg0.I[11]
Wdata[11] => reg16_parallel:reg1.I[11]
Wdata[11] => reg16_parallel:reg2.I[11]
Wdata[11] => reg16_parallel:reg3.I[11]
Wdata[11] => reg16_parallel:reg4.I[11]
Wdata[11] => reg16_parallel:reg5.I[11]
Wdata[11] => reg16_parallel:reg6.I[11]
Wdata[11] => reg16_parallel:reg7.I[11]
Wdata[11] => reg16_parallel:reg8.I[11]
Wdata[11] => reg16_parallel:reg9.I[11]
Wdata[11] => reg16_parallel:reg10.I[11]
Wdata[11] => reg16_parallel:reg11.I[11]
Wdata[11] => reg16_parallel:reg12.I[11]
Wdata[11] => reg16_parallel:reg13.I[11]
Wdata[11] => reg16_parallel:reg14.I[11]
Wdata[11] => reg16_parallel:reg15.I[11]
Wdata[12] => reg16_parallel:reg0.I[12]
Wdata[12] => reg16_parallel:reg1.I[12]
Wdata[12] => reg16_parallel:reg2.I[12]
Wdata[12] => reg16_parallel:reg3.I[12]
Wdata[12] => reg16_parallel:reg4.I[12]
Wdata[12] => reg16_parallel:reg5.I[12]
Wdata[12] => reg16_parallel:reg6.I[12]
Wdata[12] => reg16_parallel:reg7.I[12]
Wdata[12] => reg16_parallel:reg8.I[12]
Wdata[12] => reg16_parallel:reg9.I[12]
Wdata[12] => reg16_parallel:reg10.I[12]
Wdata[12] => reg16_parallel:reg11.I[12]
Wdata[12] => reg16_parallel:reg12.I[12]
Wdata[12] => reg16_parallel:reg13.I[12]
Wdata[12] => reg16_parallel:reg14.I[12]
Wdata[12] => reg16_parallel:reg15.I[12]
Wdata[13] => reg16_parallel:reg0.I[13]
Wdata[13] => reg16_parallel:reg1.I[13]
Wdata[13] => reg16_parallel:reg2.I[13]
Wdata[13] => reg16_parallel:reg3.I[13]
Wdata[13] => reg16_parallel:reg4.I[13]
Wdata[13] => reg16_parallel:reg5.I[13]
Wdata[13] => reg16_parallel:reg6.I[13]
Wdata[13] => reg16_parallel:reg7.I[13]
Wdata[13] => reg16_parallel:reg8.I[13]
Wdata[13] => reg16_parallel:reg9.I[13]
Wdata[13] => reg16_parallel:reg10.I[13]
Wdata[13] => reg16_parallel:reg11.I[13]
Wdata[13] => reg16_parallel:reg12.I[13]
Wdata[13] => reg16_parallel:reg13.I[13]
Wdata[13] => reg16_parallel:reg14.I[13]
Wdata[13] => reg16_parallel:reg15.I[13]
Wdata[14] => reg16_parallel:reg0.I[14]
Wdata[14] => reg16_parallel:reg1.I[14]
Wdata[14] => reg16_parallel:reg2.I[14]
Wdata[14] => reg16_parallel:reg3.I[14]
Wdata[14] => reg16_parallel:reg4.I[14]
Wdata[14] => reg16_parallel:reg5.I[14]
Wdata[14] => reg16_parallel:reg6.I[14]
Wdata[14] => reg16_parallel:reg7.I[14]
Wdata[14] => reg16_parallel:reg8.I[14]
Wdata[14] => reg16_parallel:reg9.I[14]
Wdata[14] => reg16_parallel:reg10.I[14]
Wdata[14] => reg16_parallel:reg11.I[14]
Wdata[14] => reg16_parallel:reg12.I[14]
Wdata[14] => reg16_parallel:reg13.I[14]
Wdata[14] => reg16_parallel:reg14.I[14]
Wdata[14] => reg16_parallel:reg15.I[14]
Wdata[15] => reg16_parallel:reg0.I[15]
Wdata[15] => reg16_parallel:reg1.I[15]
Wdata[15] => reg16_parallel:reg2.I[15]
Wdata[15] => reg16_parallel:reg3.I[15]
Wdata[15] => reg16_parallel:reg4.I[15]
Wdata[15] => reg16_parallel:reg5.I[15]
Wdata[15] => reg16_parallel:reg6.I[15]
Wdata[15] => reg16_parallel:reg7.I[15]
Wdata[15] => reg16_parallel:reg8.I[15]
Wdata[15] => reg16_parallel:reg9.I[15]
Wdata[15] => reg16_parallel:reg10.I[15]
Wdata[15] => reg16_parallel:reg11.I[15]
Wdata[15] => reg16_parallel:reg12.I[15]
Wdata[15] => reg16_parallel:reg13.I[15]
Wdata[15] => reg16_parallel:reg14.I[15]
Wdata[15] => reg16_parallel:reg15.I[15]
W_addr[0] => decoder:decoder_WR.A[0]
W_addr[1] => decoder:decoder_WR.A[1]
W_addr[2] => decoder:decoder_WR.A[2]
W_addr[3] => decoder:decoder_WR.A[3]
RP_addr[0] => decoder:decoder_RP.A[0]
RP_addr[1] => decoder:decoder_RP.A[1]
RP_addr[2] => decoder:decoder_RP.A[2]
RP_addr[3] => decoder:decoder_RP.A[3]
RQ_addr[0] => decoder:decoder_RQ.A[0]
RQ_addr[1] => decoder:decoder_RQ.A[1]
RQ_addr[2] => decoder:decoder_RQ.A[2]
RQ_addr[3] => decoder:decoder_RQ.A[3]
Wen => decoder:decoder_WR.E
RenP => decoder:decoder_RP.E
RenP => RPdata[0]~reg0.ENA
RenP => RPdata[1]~reg0.ENA
RenP => RPdata[2]~reg0.ENA
RenP => RPdata[3]~reg0.ENA
RenP => RPdata[4]~reg0.ENA
RenP => RPdata[5]~reg0.ENA
RenP => RPdata[6]~reg0.ENA
RenP => RPdata[7]~reg0.ENA
RenP => RPdata[8]~reg0.ENA
RenP => RPdata[9]~reg0.ENA
RenP => RPdata[10]~reg0.ENA
RenP => RPdata[11]~reg0.ENA
RenP => RPdata[12]~reg0.ENA
RenP => RPdata[13]~reg0.ENA
RenP => RPdata[14]~reg0.ENA
RenP => RPdata[15]~reg0.ENA
RenQ => decoder:decoder_RQ.E
RenQ => RQdata[0]~reg0.ENA
RenQ => RQdata[1]~reg0.ENA
RenQ => RQdata[2]~reg0.ENA
RenQ => RQdata[3]~reg0.ENA
RenQ => RQdata[4]~reg0.ENA
RenQ => RQdata[5]~reg0.ENA
RenQ => RQdata[6]~reg0.ENA
RenQ => RQdata[7]~reg0.ENA
RenQ => RQdata[8]~reg0.ENA
RenQ => RQdata[9]~reg0.ENA
RenQ => RQdata[10]~reg0.ENA
RenQ => RQdata[11]~reg0.ENA
RenQ => RQdata[12]~reg0.ENA
RenQ => RQdata[13]~reg0.ENA
RenQ => RQdata[14]~reg0.ENA
RenQ => RQdata[15]~reg0.ENA
clk => reg16_parallel:reg0.c_r
clk => RQdata[0]~reg0.CLK
clk => RQdata[1]~reg0.CLK
clk => RQdata[2]~reg0.CLK
clk => RQdata[3]~reg0.CLK
clk => RQdata[4]~reg0.CLK
clk => RQdata[5]~reg0.CLK
clk => RQdata[6]~reg0.CLK
clk => RQdata[7]~reg0.CLK
clk => RQdata[8]~reg0.CLK
clk => RQdata[9]~reg0.CLK
clk => RQdata[10]~reg0.CLK
clk => RQdata[11]~reg0.CLK
clk => RQdata[12]~reg0.CLK
clk => RQdata[13]~reg0.CLK
clk => RQdata[14]~reg0.CLK
clk => RQdata[15]~reg0.CLK
clk => RPdata[0]~reg0.CLK
clk => RPdata[1]~reg0.CLK
clk => RPdata[2]~reg0.CLK
clk => RPdata[3]~reg0.CLK
clk => RPdata[4]~reg0.CLK
clk => RPdata[5]~reg0.CLK
clk => RPdata[6]~reg0.CLK
clk => RPdata[7]~reg0.CLK
clk => RPdata[8]~reg0.CLK
clk => RPdata[9]~reg0.CLK
clk => RPdata[10]~reg0.CLK
clk => RPdata[11]~reg0.CLK
clk => RPdata[12]~reg0.CLK
clk => RPdata[13]~reg0.CLK
clk => RPdata[14]~reg0.CLK
clk => RPdata[15]~reg0.CLK
clk => reg16_parallel:reg1.c_r
clk => reg16_parallel:reg2.c_r
clk => reg16_parallel:reg3.c_r
clk => reg16_parallel:reg4.c_r
clk => reg16_parallel:reg5.c_r
clk => reg16_parallel:reg6.c_r
clk => reg16_parallel:reg7.c_r
clk => reg16_parallel:reg8.c_r
clk => reg16_parallel:reg9.c_r
clk => reg16_parallel:reg10.c_r
clk => reg16_parallel:reg11.c_r
clk => reg16_parallel:reg12.c_r
clk => reg16_parallel:reg13.c_r
clk => reg16_parallel:reg14.c_r
clk => reg16_parallel:reg15.c_r
RPdata[0] <= RPdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[1] <= RPdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[2] <= RPdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[3] <= RPdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[4] <= RPdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[5] <= RPdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[6] <= RPdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[7] <= RPdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[8] <= RPdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[9] <= RPdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[10] <= RPdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[11] <= RPdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[12] <= RPdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[13] <= RPdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[14] <= RPdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RPdata[15] <= RPdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[0] <= RQdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[1] <= RQdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[2] <= RQdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[3] <= RQdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[4] <= RQdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[5] <= RQdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[6] <= RQdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[7] <= RQdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[8] <= RQdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[9] <= RQdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[10] <= RQdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[11] <= RQdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[12] <= RQdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[13] <= RQdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[14] <= RQdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RQdata[15] <= RQdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|decoder:decoder_WR
A[0] => Mux0.IN36
A[0] => Mux1.IN36
A[0] => Mux2.IN36
A[0] => Mux3.IN36
A[0] => Mux4.IN36
A[0] => Mux5.IN36
A[0] => Mux6.IN36
A[0] => Mux7.IN36
A[0] => Mux8.IN36
A[0] => Mux9.IN36
A[0] => Mux10.IN36
A[0] => Mux11.IN36
A[0] => Mux12.IN36
A[0] => Mux13.IN36
A[0] => Mux14.IN36
A[0] => Mux15.IN36
A[1] => Mux0.IN35
A[1] => Mux1.IN35
A[1] => Mux2.IN35
A[1] => Mux3.IN35
A[1] => Mux4.IN35
A[1] => Mux5.IN35
A[1] => Mux6.IN35
A[1] => Mux7.IN35
A[1] => Mux8.IN35
A[1] => Mux9.IN35
A[1] => Mux10.IN35
A[1] => Mux11.IN35
A[1] => Mux12.IN35
A[1] => Mux13.IN35
A[1] => Mux14.IN35
A[1] => Mux15.IN35
A[2] => Mux0.IN34
A[2] => Mux1.IN34
A[2] => Mux2.IN34
A[2] => Mux3.IN34
A[2] => Mux4.IN34
A[2] => Mux5.IN34
A[2] => Mux6.IN34
A[2] => Mux7.IN34
A[2] => Mux8.IN34
A[2] => Mux9.IN34
A[2] => Mux10.IN34
A[2] => Mux11.IN34
A[2] => Mux12.IN34
A[2] => Mux13.IN34
A[2] => Mux14.IN34
A[2] => Mux15.IN34
A[3] => Mux0.IN33
A[3] => Mux1.IN33
A[3] => Mux2.IN33
A[3] => Mux3.IN33
A[3] => Mux4.IN33
A[3] => Mux5.IN33
A[3] => Mux6.IN33
A[3] => Mux7.IN33
A[3] => Mux8.IN33
A[3] => Mux9.IN33
A[3] => Mux10.IN33
A[3] => Mux11.IN33
A[3] => Mux12.IN33
A[3] => Mux13.IN33
A[3] => Mux14.IN33
A[3] => Mux15.IN33
E => Mux0.IN32
E => Mux1.IN32
E => Mux2.IN32
E => Mux3.IN32
E => Mux4.IN32
E => Mux5.IN32
E => Mux6.IN32
E => Mux7.IN32
E => Mux8.IN32
E => Mux9.IN32
E => Mux10.IN32
E => Mux11.IN32
E => Mux12.IN32
E => Mux13.IN32
E => Mux14.IN32
E => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|decoder:decoder_RP
A[0] => Mux0.IN36
A[0] => Mux1.IN36
A[0] => Mux2.IN36
A[0] => Mux3.IN36
A[0] => Mux4.IN36
A[0] => Mux5.IN36
A[0] => Mux6.IN36
A[0] => Mux7.IN36
A[0] => Mux8.IN36
A[0] => Mux9.IN36
A[0] => Mux10.IN36
A[0] => Mux11.IN36
A[0] => Mux12.IN36
A[0] => Mux13.IN36
A[0] => Mux14.IN36
A[0] => Mux15.IN36
A[1] => Mux0.IN35
A[1] => Mux1.IN35
A[1] => Mux2.IN35
A[1] => Mux3.IN35
A[1] => Mux4.IN35
A[1] => Mux5.IN35
A[1] => Mux6.IN35
A[1] => Mux7.IN35
A[1] => Mux8.IN35
A[1] => Mux9.IN35
A[1] => Mux10.IN35
A[1] => Mux11.IN35
A[1] => Mux12.IN35
A[1] => Mux13.IN35
A[1] => Mux14.IN35
A[1] => Mux15.IN35
A[2] => Mux0.IN34
A[2] => Mux1.IN34
A[2] => Mux2.IN34
A[2] => Mux3.IN34
A[2] => Mux4.IN34
A[2] => Mux5.IN34
A[2] => Mux6.IN34
A[2] => Mux7.IN34
A[2] => Mux8.IN34
A[2] => Mux9.IN34
A[2] => Mux10.IN34
A[2] => Mux11.IN34
A[2] => Mux12.IN34
A[2] => Mux13.IN34
A[2] => Mux14.IN34
A[2] => Mux15.IN34
A[3] => Mux0.IN33
A[3] => Mux1.IN33
A[3] => Mux2.IN33
A[3] => Mux3.IN33
A[3] => Mux4.IN33
A[3] => Mux5.IN33
A[3] => Mux6.IN33
A[3] => Mux7.IN33
A[3] => Mux8.IN33
A[3] => Mux9.IN33
A[3] => Mux10.IN33
A[3] => Mux11.IN33
A[3] => Mux12.IN33
A[3] => Mux13.IN33
A[3] => Mux14.IN33
A[3] => Mux15.IN33
E => Mux0.IN32
E => Mux1.IN32
E => Mux2.IN32
E => Mux3.IN32
E => Mux4.IN32
E => Mux5.IN32
E => Mux6.IN32
E => Mux7.IN32
E => Mux8.IN32
E => Mux9.IN32
E => Mux10.IN32
E => Mux11.IN32
E => Mux12.IN32
E => Mux13.IN32
E => Mux14.IN32
E => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|decoder:decoder_RQ
A[0] => Mux0.IN36
A[0] => Mux1.IN36
A[0] => Mux2.IN36
A[0] => Mux3.IN36
A[0] => Mux4.IN36
A[0] => Mux5.IN36
A[0] => Mux6.IN36
A[0] => Mux7.IN36
A[0] => Mux8.IN36
A[0] => Mux9.IN36
A[0] => Mux10.IN36
A[0] => Mux11.IN36
A[0] => Mux12.IN36
A[0] => Mux13.IN36
A[0] => Mux14.IN36
A[0] => Mux15.IN36
A[1] => Mux0.IN35
A[1] => Mux1.IN35
A[1] => Mux2.IN35
A[1] => Mux3.IN35
A[1] => Mux4.IN35
A[1] => Mux5.IN35
A[1] => Mux6.IN35
A[1] => Mux7.IN35
A[1] => Mux8.IN35
A[1] => Mux9.IN35
A[1] => Mux10.IN35
A[1] => Mux11.IN35
A[1] => Mux12.IN35
A[1] => Mux13.IN35
A[1] => Mux14.IN35
A[1] => Mux15.IN35
A[2] => Mux0.IN34
A[2] => Mux1.IN34
A[2] => Mux2.IN34
A[2] => Mux3.IN34
A[2] => Mux4.IN34
A[2] => Mux5.IN34
A[2] => Mux6.IN34
A[2] => Mux7.IN34
A[2] => Mux8.IN34
A[2] => Mux9.IN34
A[2] => Mux10.IN34
A[2] => Mux11.IN34
A[2] => Mux12.IN34
A[2] => Mux13.IN34
A[2] => Mux14.IN34
A[2] => Mux15.IN34
A[3] => Mux0.IN33
A[3] => Mux1.IN33
A[3] => Mux2.IN33
A[3] => Mux3.IN33
A[3] => Mux4.IN33
A[3] => Mux5.IN33
A[3] => Mux6.IN33
A[3] => Mux7.IN33
A[3] => Mux8.IN33
A[3] => Mux9.IN33
A[3] => Mux10.IN33
A[3] => Mux11.IN33
A[3] => Mux12.IN33
A[3] => Mux13.IN33
A[3] => Mux14.IN33
A[3] => Mux15.IN33
E => Mux0.IN32
E => Mux1.IN32
E => Mux2.IN32
E => Mux3.IN32
E => Mux4.IN32
E => Mux5.IN32
E => Mux6.IN32
E => Mux7.IN32
E => Mux8.IN32
E => Mux9.IN32
E => Mux10.IN32
E => Mux11.IN32
E => Mux12.IN32
E => Mux13.IN32
E => Mux14.IN32
E => Mux15.IN32
Y[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg0|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg0|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg1|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg1|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg2|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg2|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg3|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg3|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg4|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg4|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg5|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg5|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg6|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg6|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg7|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg7|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg8|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg8|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg9|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg9|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg10|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg10|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg11|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg11|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg12|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg12|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg13|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg13|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg14|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg14|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15
c_r => reg:u.c_r
ld => mux2x1:t0.s0
ld => mux2x1:t1.s0
ld => mux2x1:t2.s0
ld => mux2x1:t3.s0
ld => mux2x1:t4.s0
ld => mux2x1:t5.s0
ld => mux2x1:t6.s0
ld => mux2x1:t7.s0
ld => mux2x1:t8.s0
ld => mux2x1:t9.s0
ld => mux2x1:t10.s0
ld => mux2x1:t11.s0
ld => mux2x1:t12.s0
ld => mux2x1:t13.s0
ld => mux2x1:t14.s0
ld => mux2x1:t15.s0
I[0] => mux2x1:t0.I1
I[1] => mux2x1:t1.I1
I[2] => mux2x1:t2.I1
I[3] => mux2x1:t3.I1
I[4] => mux2x1:t4.I1
I[5] => mux2x1:t5.I1
I[6] => mux2x1:t6.I1
I[7] => mux2x1:t7.I1
I[8] => mux2x1:t8.I1
I[9] => mux2x1:t9.I1
I[10] => mux2x1:t10.I1
I[11] => mux2x1:t11.I1
I[12] => mux2x1:t12.I1
I[13] => mux2x1:t13.I1
I[14] => mux2x1:t14.I1
I[15] => mux2x1:t15.I1
Q[0] <= reg:u.Q[0]
Q[1] <= reg:u.Q[1]
Q[2] <= reg:u.Q[2]
Q[3] <= reg:u.Q[3]
Q[4] <= reg:u.Q[4]
Q[5] <= reg:u.Q[5]
Q[6] <= reg:u.Q[6]
Q[7] <= reg:u.Q[7]
Q[8] <= reg:u.Q[8]
Q[9] <= reg:u.Q[9]
Q[10] <= reg:u.Q[10]
Q[11] <= reg:u.Q[11]
Q[12] <= reg:u.Q[12]
Q[13] <= reg:u.Q[13]
Q[14] <= reg:u.Q[14]
Q[15] <= reg:u.Q[15]


|RegisterFile|reg16_parallel:reg15|mux2x1:t0
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t1
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t2
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t3
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t4
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t5
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t6
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t7
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t8
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t9
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t10
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t11
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t12
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t13
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t14
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|mux2x1:t15
I0 => d.IN0
I1 => d.IN0
s0 => d.IN1
s0 => d.IN1
d <= d.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u
I[0] => flipflop_d:u0.D
I[1] => flipflop_d:u1.D
I[2] => flipflop_d:u2.D
I[3] => flipflop_d:u3.D
I[4] => flipflop_d:u4.D
I[5] => flipflop_d:u5.D
I[6] => flipflop_d:u6.D
I[7] => flipflop_d:u7.D
I[8] => flipflop_d:u8.D
I[9] => flipflop_d:u9.D
I[10] => flipflop_d:u10.D
I[11] => flipflop_d:u11.D
I[12] => flipflop_d:u12.D
I[13] => flipflop_d:u13.D
I[14] => flipflop_d:u14.D
I[15] => flipflop_d:u15.D
c_r => flipflop_d:u0.c
c_r => flipflop_d:u1.c
c_r => flipflop_d:u2.c
c_r => flipflop_d:u3.c
c_r => flipflop_d:u4.c
c_r => flipflop_d:u5.c
c_r => flipflop_d:u6.c
c_r => flipflop_d:u7.c
c_r => flipflop_d:u8.c
c_r => flipflop_d:u9.c
c_r => flipflop_d:u10.c
c_r => flipflop_d:u11.c
c_r => flipflop_d:u12.c
c_r => flipflop_d:u13.c
c_r => flipflop_d:u14.c
c_r => flipflop_d:u15.c
Q[0] <= flipflop_d:u0.Q
Q[1] <= flipflop_d:u1.Q
Q[2] <= flipflop_d:u2.Q
Q[3] <= flipflop_d:u3.Q
Q[4] <= flipflop_d:u4.Q
Q[5] <= flipflop_d:u5.Q
Q[6] <= flipflop_d:u6.Q
Q[7] <= flipflop_d:u7.Q
Q[8] <= flipflop_d:u8.Q
Q[9] <= flipflop_d:u9.Q
Q[10] <= flipflop_d:u10.Q
Q[11] <= flipflop_d:u11.Q
Q[12] <= flipflop_d:u12.Q
Q[13] <= flipflop_d:u13.Q
Q[14] <= flipflop_d:u14.Q
Q[15] <= flipflop_d:u15.Q


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u0
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u1
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u2
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u3
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u4
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u5
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u6
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u7
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u8
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u9
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u10
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u11
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u12
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u13
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u14
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RegisterFile|reg16_parallel:reg15|reg:u|flipflop_d:u15
D => Q~reg0.DATAIN
c => Q~reg0.CLK
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


