

================================================================
== Vivado HLS Report for 'posit16_multiply'
================================================================
* Date:           Sat Feb 15 07:47:02 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.562 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                              |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance           |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_posit16_to_double_fu_56   |posit16_to_double  |        1|      438| 6.562 ns | 2.874 us |    1|  438|   none  |
        |grp_posit16_to_double_fu_86   |posit16_to_double  |        1|      438| 6.562 ns | 2.874 us |    1|  438|   none  |
        |grp_double_to_posit16_fu_116  |double_to_posit16  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +------------------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |      296|    413|  201313|  70144|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     71|    -|
|Register         |        -|      -|     225|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      296|    413|  201538|  70217|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      105|    187|     189|    131|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------+---------+-------+-------+-------+-----+
    |           Instance           |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +------------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_double_to_posit16_fu_116  |double_to_posit16     |        0|     14|   4561|   6851|    0|
    |fpgaconvnet_ip_dmeOg_U858     |fpgaconvnet_ip_dmeOg  |        0|     11|    456|    603|    0|
    |grp_posit16_to_double_fu_56   |posit16_to_double     |      148|    194|  98148|  31345|    0|
    |grp_posit16_to_double_fu_86   |posit16_to_double     |      148|    194|  98148|  31345|    0|
    +------------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                         |                      |      296|    413| 201313|  70144|    0|
    +------------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|   2|           1|           1|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  62|         15|    1|         15|
    |ap_return  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  71|         17|   17|         47|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |  14|   0|   14|          0|
    |ap_return_preg                             |  16|   0|   16|          0|
    |da_reg_135                                 |  64|   0|   64|          0|
    |db_reg_140                                 |  64|   0|   64|          0|
    |grp_double_to_posit16_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |grp_posit16_to_double_fu_56_ap_start_reg   |   1|   0|    1|          0|
    |grp_posit16_to_double_fu_86_ap_start_reg   |   1|   0|    1|          0|
    |prod_reg_145                               |  64|   0|   64|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 225|   0|  225|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------+-----+-----+------------+------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_start   |  in |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_done    | out |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_idle    | out |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_ready   | out |    1| ap_ctrl_hs | posit16_multiply | return value |
|ap_return  | out |   16| ap_ctrl_hs | posit16_multiply | return value |
|a_ui       |  in |   16|   ap_none  |       a_ui       |    scalar    |
|b_ui       |  in |   16|   ap_none  |       b_ui       |    scalar    |
+-----------+-----+-----+------------+------------------+--------------+

