// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module qpsk_hls_top_atan2_generic_float_s (
        ap_clk,
        ap_rst,
        y_in,
        x_in,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [31:0] y_in;
input  [31:0] x_in;
output  [31:0] ap_return;
input   ap_ce;

reg[31:0] ap_return;

wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln1026_fu_1340_p2;
reg   [0:0] icmp_ln1026_reg_3474;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter1_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter2_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter3_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter4_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter5_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter6_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter7_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter8_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter9_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter10_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter11_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter12_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter13_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter14_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter15_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter16_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter17_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter18_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter19_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter20_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter21_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter22_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter23_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter24_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter25_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter26_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter27_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter28_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter29_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter30_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter31_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter32_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter33_reg;
reg   [0:0] icmp_ln1026_reg_3474_pp0_iter34_reg;
wire   [0:0] icmp_ln1018_fu_1346_p2;
reg   [0:0] icmp_ln1018_reg_3478;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter1_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter2_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter3_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter4_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter5_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter6_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter7_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter8_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter9_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter10_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter11_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter12_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter13_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter14_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter15_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter16_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter17_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter18_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter19_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter20_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter21_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter22_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter23_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter24_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter25_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter26_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter27_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter28_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter29_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter30_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter31_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter32_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter33_reg;
reg   [0:0] icmp_ln1018_reg_3478_pp0_iter34_reg;
wire   [22:0] p_Result_28_fu_1358_p1;
reg   [22:0] p_Result_28_reg_3482;
wire   [42:0] r_V_9_fu_1422_p3;
reg   [42:0] r_V_9_reg_3487;
reg   [0:0] tmp_21_reg_3493;
wire   [0:0] xor_ln182_fu_1457_p2;
reg   [0:0] xor_ln182_reg_3499;
reg   [0:0] xor_ln182_reg_3499_pp0_iter2_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter3_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter4_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter5_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter6_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter7_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter8_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter9_reg;
reg   [0:0] xor_ln182_reg_3499_pp0_iter10_reg;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return;
reg   [42:0] trunc_ln_reg_3504;
wire   [42:0] trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return;
reg   [42:0] trunc_ln666_1_reg_3509;
wire   [0:0] tmp_22_fu_1463_p3;
reg   [0:0] tmp_22_reg_3514;
wire   [0:0] xor_ln182_1_fu_1471_p2;
reg   [0:0] xor_ln182_1_reg_3519;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter2_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter3_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter4_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter5_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter6_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter7_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter8_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter9_reg;
reg   [0:0] xor_ln182_1_reg_3519_pp0_iter10_reg;
reg   [41:0] trunc_ln9_reg_3525;
reg   [41:0] trunc_ln1340_1_reg_3530;
wire   [42:0] trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return;
reg   [42:0] trunc_ln666_3_reg_3535;
wire   [0:0] xor_ln182_2_fu_1510_p2;
reg   [0:0] xor_ln182_2_reg_3540;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter3_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter4_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter5_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter6_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter7_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter8_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter9_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter10_reg;
reg   [0:0] xor_ln182_2_reg_3540_pp0_iter11_reg;
reg   [40:0] trunc_ln1340_2_reg_3546;
wire   [42:0] trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return;
reg   [42:0] trunc_ln666_7_reg_3551;
reg   [0:0] tmp_24_reg_3556;
reg   [39:0] trunc_ln1340_4_reg_3562;
wire   [0:0] xor_ln182_3_fu_1563_p2;
reg   [0:0] xor_ln182_3_reg_3567;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter4_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter5_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter6_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter7_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter8_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter9_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter10_reg;
reg   [0:0] xor_ln182_3_reg_3567_pp0_iter11_reg;
wire   [42:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return;
reg   [42:0] trunc_ln666_9_reg_3572;
wire   [42:0] trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return;
reg   [42:0] trunc_ln666_s_reg_3577;
reg   [0:0] tmp_25_reg_3582;
reg   [38:0] trunc_ln1340_6_reg_3588;
reg   [38:0] trunc_ln1340_7_reg_3593;
wire   [0:0] xor_ln182_4_fu_1616_p2;
reg   [0:0] xor_ln182_4_reg_3598;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter5_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter6_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter7_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter8_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter9_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter10_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter11_reg;
reg   [0:0] xor_ln182_4_reg_3598_pp0_iter12_reg;
wire   [42:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return;
reg   [42:0] trunc_ln666_11_reg_3603;
wire   [42:0] trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return;
reg   [42:0] trunc_ln666_12_reg_3608;
wire   [0:0] tmp_26_fu_1630_p3;
reg   [0:0] tmp_26_reg_3613;
wire   [0:0] xor_ln182_5_fu_1638_p2;
reg   [0:0] xor_ln182_5_reg_3618;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter5_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter6_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter7_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter8_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter9_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter10_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter11_reg;
reg   [0:0] xor_ln182_5_reg_3618_pp0_iter12_reg;
reg   [37:0] trunc_ln1340_8_reg_3624;
reg   [37:0] trunc_ln1340_9_reg_3629;
wire   [42:0] trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return;
reg   [42:0] trunc_ln666_14_reg_3634;
wire   [0:0] xor_ln182_6_fu_1681_p2;
reg   [0:0] xor_ln182_6_reg_3639;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter6_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter7_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter8_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter9_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter10_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter11_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter12_reg;
reg   [0:0] xor_ln182_6_reg_3639_pp0_iter13_reg;
reg   [36:0] trunc_ln1340_s_reg_3645;
wire   [42:0] trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return;
reg   [42:0] trunc_ln666_18_reg_3650;
reg   [0:0] tmp_28_reg_3655;
reg   [35:0] trunc_ln1340_11_reg_3661;
wire   [0:0] xor_ln182_7_fu_1734_p2;
reg   [0:0] xor_ln182_7_reg_3666;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter7_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter8_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter9_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter10_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter11_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter12_reg;
reg   [0:0] xor_ln182_7_reg_3666_pp0_iter13_reg;
wire   [42:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return;
reg   [42:0] trunc_ln666_20_reg_3671;
wire   [42:0] trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return;
reg   [42:0] trunc_ln666_21_reg_3676;
reg   [0:0] tmp_29_reg_3681;
reg   [34:0] trunc_ln1340_13_reg_3687;
reg   [34:0] trunc_ln1340_14_reg_3692;
wire   [0:0] xor_ln182_8_fu_1787_p2;
reg   [0:0] xor_ln182_8_reg_3697;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter8_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter9_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter10_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter11_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter12_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter13_reg;
reg   [0:0] xor_ln182_8_reg_3697_pp0_iter14_reg;
wire   [42:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return;
reg   [42:0] trunc_ln666_23_reg_3702;
wire   [42:0] trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return;
reg   [42:0] trunc_ln666_24_reg_3707;
wire   [0:0] tmp_30_fu_1801_p3;
reg   [0:0] tmp_30_reg_3712;
wire   [0:0] xor_ln182_9_fu_1809_p2;
reg   [0:0] xor_ln182_9_reg_3717;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter8_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter9_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter10_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter11_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter12_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter13_reg;
reg   [0:0] xor_ln182_9_reg_3717_pp0_iter14_reg;
reg   [33:0] trunc_ln1340_15_reg_3723;
reg   [33:0] trunc_ln1340_16_reg_3728;
wire   [42:0] trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return;
reg   [42:0] trunc_ln666_26_reg_3733;
wire   [0:0] xor_ln182_10_fu_1852_p2;
reg   [0:0] xor_ln182_10_reg_3738;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter9_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter10_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter11_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter12_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter13_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter14_reg;
reg   [0:0] xor_ln182_10_reg_3738_pp0_iter15_reg;
reg   [32:0] trunc_ln1340_17_reg_3744;
wire   [42:0] trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return;
reg   [42:0] trunc_ln666_30_reg_3749;
reg   [0:0] tmp_32_reg_3754;
reg   [31:0] trunc_ln1340_19_reg_3760;
wire   [0:0] xor_ln182_11_fu_1905_p2;
reg   [0:0] xor_ln182_11_reg_3765;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter10_reg;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter11_reg;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter12_reg;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter13_reg;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter14_reg;
reg   [0:0] xor_ln182_11_reg_3765_pp0_iter15_reg;
wire   [42:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return;
reg   [42:0] trunc_ln666_32_reg_3770;
wire   [42:0] trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return;
reg   [42:0] trunc_ln666_33_reg_3775;
reg   [0:0] tmp_33_reg_3780;
reg   [30:0] trunc_ln1340_21_reg_3786;
reg   [30:0] trunc_ln1340_22_reg_3791;
wire   [0:0] xor_ln182_12_fu_1958_p2;
reg   [0:0] xor_ln182_12_reg_3796;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter11_reg;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter12_reg;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter13_reg;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter14_reg;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter15_reg;
reg   [0:0] xor_ln182_12_reg_3796_pp0_iter16_reg;
wire   [42:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return;
reg   [42:0] trunc_ln666_35_reg_3801;
wire   [42:0] trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return;
reg   [42:0] trunc_ln666_36_reg_3806;
wire   [0:0] tmp_34_fu_1972_p3;
reg   [0:0] tmp_34_reg_3811;
wire   [0:0] xor_ln182_13_fu_1980_p2;
reg   [0:0] xor_ln182_13_reg_3816;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter11_reg;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter12_reg;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter13_reg;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter14_reg;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter15_reg;
reg   [0:0] xor_ln182_13_reg_3816_pp0_iter16_reg;
reg   [29:0] trunc_ln1340_23_reg_3822;
reg   [29:0] trunc_ln1340_24_reg_3827;
wire   [39:0] trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return;
reg   [39:0] trunc_ln666_5_reg_3832;
wire   [42:0] trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return;
reg   [42:0] trunc_ln666_38_reg_3837;
wire   [0:0] xor_ln182_14_fu_2023_p2;
reg   [0:0] xor_ln182_14_reg_3842;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter12_reg;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter13_reg;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter14_reg;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter15_reg;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter16_reg;
reg   [0:0] xor_ln182_14_reg_3842_pp0_iter17_reg;
reg   [28:0] trunc_ln1340_25_reg_3848;
wire   [42:0] trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return;
reg   [42:0] trunc_ln666_42_reg_3853;
reg   [0:0] tmp_36_reg_3858;
reg   [27:0] trunc_ln1340_27_reg_3864;
wire   [31:0] grp_fu_1292_p2;
reg   [31:0] div_i_reg_3869;
wire   [39:0] trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return;
reg   [39:0] trunc_ln666_10_reg_3874;
wire   [0:0] xor_ln182_15_fu_2076_p2;
reg   [0:0] xor_ln182_15_reg_3879;
reg   [0:0] xor_ln182_15_reg_3879_pp0_iter13_reg;
reg   [0:0] xor_ln182_15_reg_3879_pp0_iter14_reg;
reg   [0:0] xor_ln182_15_reg_3879_pp0_iter15_reg;
reg   [0:0] xor_ln182_15_reg_3879_pp0_iter16_reg;
reg   [0:0] xor_ln182_15_reg_3879_pp0_iter17_reg;
wire   [42:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return;
reg   [42:0] trunc_ln666_44_reg_3884;
wire   [42:0] trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return;
reg   [42:0] trunc_ln666_45_reg_3889;
reg   [0:0] tmp_37_reg_3894;
reg   [26:0] trunc_ln1340_29_reg_3900;
reg   [26:0] trunc_ln1340_30_reg_3905;
wire   [39:0] trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return;
reg   [39:0] trunc_ln666_16_reg_3910;
wire   [0:0] xor_ln182_16_fu_2129_p2;
reg   [0:0] xor_ln182_16_reg_3915;
reg   [0:0] xor_ln182_16_reg_3915_pp0_iter14_reg;
reg   [0:0] xor_ln182_16_reg_3915_pp0_iter15_reg;
reg   [0:0] xor_ln182_16_reg_3915_pp0_iter16_reg;
reg   [0:0] xor_ln182_16_reg_3915_pp0_iter17_reg;
reg   [0:0] xor_ln182_16_reg_3915_pp0_iter18_reg;
wire   [42:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return;
reg   [42:0] trunc_ln666_47_reg_3920;
wire   [42:0] trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return;
reg   [42:0] trunc_ln666_48_reg_3925;
wire   [0:0] tmp_38_fu_2143_p3;
reg   [0:0] tmp_38_reg_3930;
wire   [0:0] xor_ln182_17_fu_2151_p2;
reg   [0:0] xor_ln182_17_reg_3935;
reg   [0:0] xor_ln182_17_reg_3935_pp0_iter14_reg;
reg   [0:0] xor_ln182_17_reg_3935_pp0_iter15_reg;
reg   [0:0] xor_ln182_17_reg_3935_pp0_iter16_reg;
reg   [0:0] xor_ln182_17_reg_3935_pp0_iter17_reg;
reg   [0:0] xor_ln182_17_reg_3935_pp0_iter18_reg;
reg   [25:0] trunc_ln1340_31_reg_3941;
reg   [25:0] trunc_ln1340_32_reg_3946;
wire   [39:0] trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return;
reg   [39:0] trunc_ln666_22_reg_3951;
wire   [42:0] trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return;
reg   [42:0] trunc_ln666_50_reg_3956;
wire   [0:0] xor_ln182_18_fu_2194_p2;
reg   [0:0] xor_ln182_18_reg_3961;
reg   [0:0] xor_ln182_18_reg_3961_pp0_iter15_reg;
reg   [0:0] xor_ln182_18_reg_3961_pp0_iter16_reg;
reg   [0:0] xor_ln182_18_reg_3961_pp0_iter17_reg;
reg   [0:0] xor_ln182_18_reg_3961_pp0_iter18_reg;
reg   [0:0] xor_ln182_18_reg_3961_pp0_iter19_reg;
reg   [24:0] trunc_ln1340_33_reg_3967;
wire   [42:0] trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return;
reg   [42:0] trunc_ln666_54_reg_3972;
reg   [0:0] tmp_40_reg_3977;
reg   [23:0] trunc_ln1340_35_reg_3983;
wire   [39:0] trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return;
reg   [39:0] trunc_ln666_28_reg_3988;
wire   [0:0] xor_ln182_19_fu_2247_p2;
reg   [0:0] xor_ln182_19_reg_3993;
reg   [0:0] xor_ln182_19_reg_3993_pp0_iter16_reg;
reg   [0:0] xor_ln182_19_reg_3993_pp0_iter17_reg;
reg   [0:0] xor_ln182_19_reg_3993_pp0_iter18_reg;
reg   [0:0] xor_ln182_19_reg_3993_pp0_iter19_reg;
wire   [42:0] trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return;
reg   [42:0] trunc_ln666_56_reg_3998;
wire   [42:0] trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return;
reg   [42:0] trunc_ln666_57_reg_4003;
reg   [0:0] tmp_41_reg_4008;
reg   [22:0] trunc_ln1340_37_reg_4014;
reg   [22:0] trunc_ln1340_38_reg_4019;
wire   [39:0] trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return;
reg   [39:0] trunc_ln666_34_reg_4024;
wire   [0:0] xor_ln182_20_fu_2300_p2;
reg   [0:0] xor_ln182_20_reg_4029;
reg   [0:0] xor_ln182_20_reg_4029_pp0_iter17_reg;
reg   [0:0] xor_ln182_20_reg_4029_pp0_iter18_reg;
reg   [0:0] xor_ln182_20_reg_4029_pp0_iter19_reg;
reg   [0:0] xor_ln182_20_reg_4029_pp0_iter20_reg;
wire   [42:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return;
reg   [42:0] trunc_ln666_59_reg_4034;
wire   [42:0] trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return;
reg   [42:0] trunc_ln666_60_reg_4039;
wire   [0:0] tmp_42_fu_2314_p3;
reg   [0:0] tmp_42_reg_4044;
wire   [0:0] xor_ln182_21_fu_2322_p2;
reg   [0:0] xor_ln182_21_reg_4049;
reg   [0:0] xor_ln182_21_reg_4049_pp0_iter17_reg;
reg   [0:0] xor_ln182_21_reg_4049_pp0_iter18_reg;
reg   [0:0] xor_ln182_21_reg_4049_pp0_iter19_reg;
reg   [0:0] xor_ln182_21_reg_4049_pp0_iter20_reg;
reg   [21:0] trunc_ln1340_39_reg_4055;
reg   [21:0] trunc_ln1340_40_reg_4060;
wire   [39:0] trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return;
reg   [39:0] trunc_ln666_40_reg_4065;
wire   [42:0] trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return;
reg   [42:0] trunc_ln666_62_reg_4070;
wire   [0:0] xor_ln182_22_fu_2365_p2;
reg   [0:0] xor_ln182_22_reg_4075;
reg   [0:0] xor_ln182_22_reg_4075_pp0_iter18_reg;
reg   [0:0] xor_ln182_22_reg_4075_pp0_iter19_reg;
reg   [0:0] xor_ln182_22_reg_4075_pp0_iter20_reg;
reg   [0:0] xor_ln182_22_reg_4075_pp0_iter21_reg;
reg   [20:0] trunc_ln1340_41_reg_4081;
wire   [42:0] trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return;
reg   [42:0] trunc_ln666_66_reg_4086;
reg   [0:0] tmp_44_reg_4091;
reg   [19:0] trunc_ln1340_43_reg_4097;
wire   [39:0] trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return;
reg   [39:0] trunc_ln666_46_reg_4102;
wire   [0:0] xor_ln182_23_fu_2418_p2;
reg   [0:0] xor_ln182_23_reg_4107;
reg   [0:0] xor_ln182_23_reg_4107_pp0_iter19_reg;
reg   [0:0] xor_ln182_23_reg_4107_pp0_iter20_reg;
reg   [0:0] xor_ln182_23_reg_4107_pp0_iter21_reg;
wire   [42:0] trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return;
reg   [42:0] trunc_ln666_68_reg_4112;
wire   [42:0] trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return;
reg   [42:0] trunc_ln666_69_reg_4117;
reg   [0:0] tmp_45_reg_4122;
reg   [18:0] trunc_ln1340_45_reg_4128;
reg   [18:0] trunc_ln1340_46_reg_4133;
wire   [39:0] trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return;
reg   [39:0] trunc_ln666_52_reg_4138;
wire   [0:0] xor_ln182_24_fu_2471_p2;
reg   [0:0] xor_ln182_24_reg_4143;
reg   [0:0] xor_ln182_24_reg_4143_pp0_iter20_reg;
reg   [0:0] xor_ln182_24_reg_4143_pp0_iter21_reg;
reg   [0:0] xor_ln182_24_reg_4143_pp0_iter22_reg;
wire   [42:0] trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return;
reg   [42:0] trunc_ln666_71_reg_4148;
wire   [42:0] trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return;
reg   [42:0] trunc_ln666_72_reg_4153;
wire   [0:0] tmp_46_fu_2485_p3;
reg   [0:0] tmp_46_reg_4158;
wire   [0:0] xor_ln182_25_fu_2493_p2;
reg   [0:0] xor_ln182_25_reg_4163;
reg   [0:0] xor_ln182_25_reg_4163_pp0_iter20_reg;
reg   [0:0] xor_ln182_25_reg_4163_pp0_iter21_reg;
reg   [0:0] xor_ln182_25_reg_4163_pp0_iter22_reg;
reg   [17:0] trunc_ln1340_47_reg_4169;
reg   [17:0] trunc_ln1340_48_reg_4174;
wire   [39:0] trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return;
reg   [39:0] trunc_ln666_58_reg_4179;
wire   [42:0] trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return;
reg   [42:0] trunc_ln666_74_reg_4184;
wire   [0:0] xor_ln182_26_fu_2536_p2;
reg   [0:0] xor_ln182_26_reg_4189;
reg   [0:0] xor_ln182_26_reg_4189_pp0_iter21_reg;
reg   [0:0] xor_ln182_26_reg_4189_pp0_iter22_reg;
reg   [0:0] xor_ln182_26_reg_4189_pp0_iter23_reg;
reg   [16:0] trunc_ln1340_49_reg_4195;
wire   [42:0] trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return;
reg   [42:0] trunc_ln666_78_reg_4200;
reg   [0:0] tmp_48_reg_4205;
reg   [15:0] trunc_ln1340_51_reg_4211;
wire   [39:0] trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return;
reg   [39:0] trunc_ln666_64_reg_4216;
wire   [0:0] xor_ln182_27_fu_2589_p2;
reg   [0:0] xor_ln182_27_reg_4221;
reg   [0:0] xor_ln182_27_reg_4221_pp0_iter22_reg;
reg   [0:0] xor_ln182_27_reg_4221_pp0_iter23_reg;
wire   [42:0] trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return;
reg   [42:0] trunc_ln666_80_reg_4226;
wire   [42:0] trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return;
reg   [42:0] trunc_ln666_81_reg_4231;
reg   [0:0] tmp_49_reg_4236;
reg   [14:0] trunc_ln1340_53_reg_4242;
reg   [14:0] trunc_ln1340_54_reg_4247;
wire   [39:0] trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return;
reg   [39:0] trunc_ln666_70_reg_4252;
wire   [0:0] xor_ln182_28_fu_2642_p2;
reg   [0:0] xor_ln182_28_reg_4257;
reg   [0:0] xor_ln182_28_reg_4257_pp0_iter23_reg;
reg   [0:0] xor_ln182_28_reg_4257_pp0_iter24_reg;
wire   [42:0] trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return;
reg   [42:0] trunc_ln666_83_reg_4262;
wire   [42:0] trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return;
reg   [42:0] trunc_ln666_84_reg_4267;
wire   [0:0] tmp_50_fu_2656_p3;
reg   [0:0] tmp_50_reg_4272;
wire   [0:0] xor_ln182_29_fu_2664_p2;
reg   [0:0] xor_ln182_29_reg_4277;
reg   [0:0] xor_ln182_29_reg_4277_pp0_iter23_reg;
reg   [0:0] xor_ln182_29_reg_4277_pp0_iter24_reg;
reg   [13:0] trunc_ln1340_55_reg_4283;
reg   [13:0] trunc_ln1340_56_reg_4288;
wire   [39:0] trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return;
reg   [39:0] trunc_ln666_76_reg_4293;
wire   [42:0] trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return;
reg   [42:0] trunc_ln666_86_reg_4298;
wire   [0:0] xor_ln182_30_fu_2707_p2;
reg   [0:0] xor_ln182_30_reg_4303;
reg   [0:0] xor_ln182_30_reg_4303_pp0_iter24_reg;
reg   [0:0] xor_ln182_30_reg_4303_pp0_iter25_reg;
reg   [12:0] trunc_ln1340_57_reg_4309;
wire   [42:0] trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return;
reg   [42:0] trunc_ln666_90_reg_4314;
reg   [0:0] tmp_52_reg_4319;
reg   [11:0] trunc_ln1340_59_reg_4325;
wire   [39:0] trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return;
reg   [39:0] trunc_ln666_82_reg_4330;
wire   [0:0] xor_ln182_31_fu_2760_p2;
reg   [0:0] xor_ln182_31_reg_4335;
reg   [0:0] xor_ln182_31_reg_4335_pp0_iter25_reg;
wire   [42:0] trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return;
reg   [42:0] trunc_ln666_92_reg_4340;
wire   [42:0] trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return;
reg   [42:0] trunc_ln666_93_reg_4345;
reg   [0:0] tmp_53_reg_4350;
reg   [10:0] trunc_ln1340_61_reg_4356;
reg   [10:0] trunc_ln1340_62_reg_4361;
wire   [39:0] trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return;
reg   [39:0] trunc_ln666_88_reg_4366;
wire   [0:0] xor_ln182_32_fu_2813_p2;
reg   [0:0] xor_ln182_32_reg_4371;
reg   [0:0] xor_ln182_32_reg_4371_pp0_iter26_reg;
wire   [42:0] trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return;
reg   [42:0] trunc_ln666_95_reg_4376;
wire   [42:0] trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return;
reg   [42:0] trunc_ln666_96_reg_4381;
wire   [0:0] tmp_54_fu_2827_p3;
reg   [0:0] tmp_54_reg_4386;
wire   [0:0] xor_ln182_33_fu_2835_p2;
reg   [0:0] xor_ln182_33_reg_4391;
reg   [0:0] xor_ln182_33_reg_4391_pp0_iter26_reg;
reg   [9:0] trunc_ln1340_63_reg_4397;
reg   [9:0] trunc_ln1340_64_reg_4402;
wire   [39:0] trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return;
reg   [39:0] trunc_ln666_94_reg_4407;
wire   [42:0] trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return;
reg   [42:0] trunc_ln666_98_reg_4412;
wire   [0:0] xor_ln182_34_fu_2878_p2;
reg   [0:0] xor_ln182_34_reg_4417;
reg   [0:0] xor_ln182_34_reg_4417_pp0_iter27_reg;
reg   [8:0] trunc_ln1340_65_reg_4423;
wire   [42:0] trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return;
reg   [42:0] trunc_ln666_102_reg_4428;
reg   [0:0] tmp_56_reg_4433;
reg   [7:0] trunc_ln1340_67_reg_4439;
wire   [39:0] trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return;
reg   [39:0] trunc_ln666_100_reg_4444;
wire   [0:0] xor_ln182_35_fu_2931_p2;
reg   [0:0] xor_ln182_35_reg_4449;
wire   [42:0] trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return;
reg   [42:0] trunc_ln666_104_reg_4454;
wire   [42:0] trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return;
reg   [42:0] trunc_ln666_105_reg_4459;
reg   [0:0] tmp_57_reg_4464;
reg   [6:0] trunc_ln1340_69_reg_4470;
reg   [6:0] trunc_ln1340_70_reg_4475;
wire   [39:0] trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return;
reg   [39:0] trunc_ln666_106_reg_4480;
wire   [0:0] xor_ln182_36_fu_2984_p2;
reg   [0:0] xor_ln182_36_reg_4485;
wire   [42:0] trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return;
reg   [42:0] trunc_ln666_107_reg_4490;
wire   [42:0] trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return;
reg   [42:0] trunc_ln666_108_reg_4495;
wire   [0:0] tmp_58_fu_2998_p3;
reg   [0:0] tmp_58_reg_4500;
wire   [0:0] xor_ln182_37_fu_3006_p2;
reg   [0:0] xor_ln182_37_reg_4505;
reg   [5:0] trunc_ln1340_71_reg_4511;
reg   [5:0] trunc_ln1340_72_reg_4516;
wire   [42:0] trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return;
reg   [42:0] trunc_ln666_110_reg_4521;
wire   [39:0] trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return;
reg   [39:0] trunc_ln666_112_reg_4526;
wire   [0:0] xor_ln182_38_fu_3049_p2;
reg   [0:0] xor_ln182_38_reg_4531;
reg   [4:0] trunc_ln1340_73_reg_4537;
wire   [42:0] trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return;
reg   [42:0] trunc_ln666_114_reg_4542;
reg   [0:0] tmp_60_reg_4547;
reg   [3:0] trunc_ln1340_75_reg_4553;
wire   [42:0] trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return;
reg   [42:0] trunc_ln666_117_reg_4558;
wire   [39:0] trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return;
reg   [39:0] trunc_ln666_118_reg_4563;
reg   [0:0] tmp_61_reg_4568;
reg   [2:0] trunc_ln1340_77_reg_4574;
wire   [39:0] trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return;
reg   [39:0] trunc_ln666_120_reg_4579;
wire   [0:0] xor_ln182_41_fu_3164_p2;
reg   [0:0] xor_ln182_41_reg_4584;
wire   [39:0] trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return;
reg   [39:0] trunc_ln666_121_reg_4589;
wire   [0:0] icmp_ln942_fu_3170_p2;
reg   [0:0] icmp_ln942_reg_4596;
reg   [0:0] icmp_ln942_reg_4596_pp0_iter33_reg;
reg   [0:0] icmp_ln942_reg_4596_pp0_iter34_reg;
wire   [0:0] p_Result_30_fu_3176_p3;
reg   [0:0] p_Result_30_reg_4600;
reg   [0:0] p_Result_30_reg_4600_pp0_iter34_reg;
wire   [39:0] tmp_V_2_fu_3188_p3;
reg   [39:0] tmp_V_2_reg_4605;
wire   [31:0] sub_ln951_fu_3225_p2;
reg   [31:0] sub_ln951_reg_4612;
wire   [31:0] lsb_index_fu_3231_p2;
reg   [31:0] lsb_index_reg_4618;
reg   [30:0] tmp_64_reg_4625;
wire   [5:0] sub_ln954_fu_3251_p2;
reg   [5:0] sub_ln954_reg_4630;
wire   [0:0] p_Result_32_fu_3257_p3;
reg   [0:0] p_Result_32_reg_4635;
wire   [7:0] trunc_ln950_fu_3265_p1;
reg   [7:0] trunc_ln950_reg_4641;
reg   [7:0] trunc_ln950_reg_4641_pp0_iter34_reg;
reg   [39:0] m_4_reg_4646;
reg   [0:0] p_Result_26_reg_4651;
wire    trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready;
wire   [42:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a;
wire   [0:0] trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add;
wire    trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready;
wire   [42:0] trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b;
wire    trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_ready;
wire   [42:0] trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b;
wire   [42:0] trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return;
wire    trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_ready;
wire   [42:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b;
wire   [0:0] trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add;
wire    trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_ready;
wire   [42:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b;
wire   [0:0] trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add;
wire    trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_ready;
wire   [42:0] trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b;
wire    trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_ready;
wire   [42:0] trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b;
wire   [42:0] trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return;
wire    trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_ready;
wire   [42:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b;
wire   [0:0] trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add;
wire    trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_ready;
wire   [42:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b;
wire   [0:0] trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add;
wire    trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_ready;
wire   [42:0] trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b;
wire    trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_ready;
wire   [42:0] trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b;
wire   [42:0] trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return;
wire    trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_ready;
wire   [42:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b;
wire   [0:0] trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add;
wire    trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_ready;
wire   [42:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b;
wire   [0:0] trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add;
wire    trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_ready;
wire   [42:0] trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b;
wire    trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_ready;
wire   [42:0] trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b;
wire   [42:0] trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return;
wire    trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready;
wire   [42:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b;
wire   [0:0] trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add;
wire    trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_ready;
wire   [42:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b;
wire   [0:0] trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add;
wire    trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready;
wire   [42:0] trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b;
wire    trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_ready;
wire   [42:0] trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b;
wire   [42:0] trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return;
wire    trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_ready;
wire   [42:0] trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b;
wire   [0:0] trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add;
wire    trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_ready;
wire   [42:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b;
wire   [0:0] trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add;
wire    trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_ready;
wire   [42:0] trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b;
wire    trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_ready;
wire   [42:0] trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b;
wire   [42:0] trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return;
wire    trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_ready;
wire   [42:0] trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b;
wire   [0:0] trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add;
wire    trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_ready;
wire   [42:0] trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b;
wire   [0:0] trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add;
wire    trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_ready;
wire   [42:0] trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b;
wire    trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_ready;
wire   [42:0] trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b;
wire   [42:0] trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return;
wire    trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_ready;
wire   [42:0] trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b;
wire   [0:0] trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add;
wire    trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_ready;
wire   [42:0] trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b;
wire   [0:0] trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add;
wire    trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_ready;
wire   [42:0] trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b;
wire    trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_ready;
wire   [42:0] trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b;
wire   [42:0] trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return;
wire    trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready;
wire   [42:0] trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b;
wire   [0:0] trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add;
wire    trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready;
wire   [42:0] trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b;
wire   [0:0] trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add;
wire    trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready;
wire   [42:0] trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b;
wire    trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_ready;
wire   [42:0] trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b;
wire   [42:0] trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return;
wire    trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_ready;
wire   [42:0] trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b;
wire   [0:0] trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add;
wire    trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_ready;
wire   [42:0] trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b;
wire   [0:0] trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add;
wire    trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_ready;
wire   [42:0] trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b;
wire    trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_ready;
wire   [42:0] trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b;
wire   [42:0] trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return;
wire    trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_ready;
wire   [42:0] trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b;
wire   [42:0] trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return;
wire    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_ready;
wire   [41:0] trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b;
wire    trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add;
wire    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_ready;
wire    trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add;
wire   [42:0] trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return;
wire    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_ready;
wire   [41:0] trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b;
wire    trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add;
wire    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_ready;
wire   [41:0] trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b;
wire    trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add;
wire    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_ready;
wire   [41:0] trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b;
wire    trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add;
wire    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_ready;
wire   [41:0] trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b;
wire    trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add;
wire   [42:0] trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return;
wire    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_ready;
wire   [41:0] trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b;
wire    trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add;
wire    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_ready;
wire   [41:0] trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b;
wire    trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add;
wire    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_ready;
wire   [41:0] trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b;
wire    trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add;
wire    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready;
wire   [41:0] trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b;
wire    trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add;
wire   [42:0] trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return;
wire    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready;
wire   [41:0] trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b;
wire    trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add;
wire    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready;
wire   [41:0] trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b;
wire    trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add;
wire    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_ready;
wire   [41:0] trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b;
wire    trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add;
wire    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_ready;
wire   [41:0] trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b;
wire    trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add;
wire   [42:0] trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return;
wire    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_ready;
wire   [41:0] trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b;
wire    trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add;
wire    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_ready;
wire   [41:0] trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b;
wire    trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add;
wire    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_ready;
wire   [41:0] trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b;
wire    trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add;
wire    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_ready;
wire   [41:0] trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b;
wire    trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add;
wire   [42:0] trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return;
wire    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_ready;
wire   [41:0] trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b;
wire    trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add;
wire    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_ready;
wire   [41:0] trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b;
wire    trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add;
wire    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_ready;
wire   [41:0] trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b;
wire    trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add;
wire    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_ready;
wire   [41:0] trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b;
wire    trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add;
wire   [42:0] trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return;
wire    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_ready;
wire   [41:0] trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b;
wire    trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add;
wire    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_ready;
wire   [41:0] trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b;
wire    trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add;
wire    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_ready;
wire   [41:0] trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b;
wire    trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add;
wire    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready;
wire   [41:0] trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b;
wire    trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add;
wire   [42:0] trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return;
wire    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_ready;
wire   [41:0] trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b;
wire    trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add;
wire    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready;
wire   [41:0] trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b;
wire    trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add;
wire    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_ready;
wire   [41:0] trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b;
wire    trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add;
wire    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_ready;
wire   [41:0] trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b;
wire    trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add;
wire   [42:0] trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return;
wire    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_ready;
wire   [41:0] trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b;
wire    trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add;
wire    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_ready;
wire   [41:0] trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b;
wire    trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add;
wire    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_ready;
wire   [41:0] trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b;
wire    trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add;
wire    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_ready;
wire   [41:0] trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b;
wire    trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add;
wire   [42:0] trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return;
wire    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_ready;
wire   [41:0] trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b;
wire    trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add;
wire    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_ready;
wire   [41:0] trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b;
wire    trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add;
wire    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_ready;
wire   [41:0] trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b;
wire    trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add;
wire    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_ready;
wire   [41:0] trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b;
wire    trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add;
wire   [42:0] trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return;
wire    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_ready;
wire   [41:0] trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b;
wire    trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add;
wire    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_ready;
wire   [41:0] trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b;
wire    trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add;
wire    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_ready;
wire   [41:0] trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b;
wire    trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add;
wire   [42:0] trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return;
wire    trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_ready;
wire   [39:0] trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return;
wire    trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_ready;
wire    trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready;
wire   [39:0] trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return;
wire    trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready;
wire    trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_ready;
wire   [39:0] trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return;
wire    trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready;
wire    trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready;
wire   [39:0] trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return;
wire    trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_ready;
wire    trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready;
wire   [39:0] trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return;
wire    trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready;
wire    trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_ready;
wire   [39:0] trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return;
wire    trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_ready;
wire    trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_ready;
wire   [39:0] trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return;
wire    trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_ready;
wire    trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_ready;
wire   [39:0] trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return;
wire    trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready;
wire    trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_ready;
wire   [39:0] trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return;
wire    trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready;
wire    trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready;
wire   [39:0] trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return;
wire    trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready;
wire    trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_ready;
wire   [39:0] trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return;
wire    trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_ready;
wire    trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_ready;
wire   [39:0] trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return;
wire    trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_ready;
wire    trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready;
wire   [39:0] trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return;
wire    trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready;
wire    trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_ready;
wire   [39:0] trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return;
wire    trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_ready;
wire    trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_ready;
wire   [39:0] trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return;
wire    trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready;
wire    trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_ready;
wire   [39:0] trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return;
wire    trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready;
wire    trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready;
wire   [39:0] trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return;
wire    trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_ready;
wire    trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready;
wire   [39:0] trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return;
wire    trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready;
wire    trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_ready;
wire   [39:0] trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return;
wire    trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_ready;
wire    trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_ready;
wire   [39:0] trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return;
wire    trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_ready;
wire    trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_ready;
wire   [0:0] trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add;
wire    trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_ready;
reg   [31:0] ap_phi_mux_retval_0_phi_fu_336_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter1_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter2_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter3_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter4_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter5_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter6_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter7_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter8_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter9_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter10_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter11_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter12_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter13_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter14_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter15_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter16_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter17_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter18_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter19_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter20_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter21_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter22_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter23_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter24_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter25_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter26_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter27_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter28_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter29_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter30_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter31_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter32_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter33_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter34_retval_0_reg_332;
reg   [31:0] ap_phi_reg_pp0_iter35_retval_0_reg_332;
wire   [31:0] bitcast_ln710_fu_3459_p1;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln182_39_fu_3102_p2;
wire   [0:0] tmp_23_fu_1501_p3;
wire   [0:0] tmp_27_fu_1672_p3;
wire   [0:0] tmp_31_fu_1843_p3;
wire   [0:0] tmp_35_fu_2014_p3;
wire   [0:0] tmp_39_fu_2185_p3;
wire   [0:0] tmp_43_fu_2356_p3;
wire   [0:0] tmp_47_fu_2527_p3;
wire   [0:0] tmp_51_fu_2698_p3;
wire   [0:0] tmp_55_fu_2869_p3;
wire   [0:0] tmp_59_fu_3040_p3;
wire   [31:0] data_V_fu_1298_p1;
wire   [31:0] data_V_1_fu_1312_p1;
wire   [7:0] tmp_68_fu_1316_p4;
wire   [8:0] zext_ln1494_fu_1326_p1;
wire   [7:0] tmp_67_fu_1302_p4;
wire   [8:0] ret_fu_1330_p2;
wire   [8:0] zext_ln1026_fu_1336_p1;
wire   [22:0] p_Result_29_fu_1362_p1;
wire   [39:0] y_V_fu_1366_p4;
wire   [8:0] ret_9_fu_1352_p2;
wire   [0:0] isNeg_fu_1380_p3;
wire   [8:0] sub_ln1374_fu_1388_p2;
wire   [8:0] ush_fu_1394_p3;
wire  signed [31:0] sext_ln1306_fu_1402_p1;
wire   [42:0] zext_ln710_2_fu_1376_p1;
wire   [42:0] zext_ln1306_fu_1406_p1;
wire   [42:0] r_V_fu_1410_p2;
wire   [42:0] r_V_7_fu_1416_p2;
wire   [39:0] x_V_fu_1438_p4;
wire   [40:0] trunc_ln1340_3_fu_1526_p4;
wire   [39:0] trunc_ln1340_5_fu_1573_p4;
wire   [36:0] trunc_ln1340_10_fu_1697_p4;
wire   [35:0] trunc_ln1340_12_fu_1744_p4;
wire   [32:0] trunc_ln1340_18_fu_1868_p4;
wire   [31:0] trunc_ln1340_20_fu_1915_p4;
wire   [28:0] trunc_ln1340_26_fu_2039_p4;
wire   [27:0] trunc_ln1340_28_fu_2086_p4;
wire   [24:0] trunc_ln1340_34_fu_2210_p4;
wire   [23:0] trunc_ln1340_36_fu_2257_p4;
wire   [20:0] trunc_ln1340_42_fu_2381_p4;
wire   [19:0] trunc_ln1340_44_fu_2428_p4;
wire   [16:0] trunc_ln1340_50_fu_2552_p4;
wire   [15:0] trunc_ln1340_52_fu_2599_p4;
wire   [12:0] trunc_ln1340_58_fu_2723_p4;
wire   [11:0] trunc_ln1340_60_fu_2770_p4;
wire   [8:0] trunc_ln1340_66_fu_2894_p4;
wire   [7:0] trunc_ln1340_68_fu_2941_p4;
wire   [4:0] trunc_ln1340_74_fu_3065_p4;
wire   [3:0] trunc_ln1340_76_fu_3113_p4;
wire   [0:0] tmp_62_fu_3156_p3;
wire   [39:0] tmp_V_fu_3183_p2;
reg   [39:0] p_Result_s_fu_3195_p4;
wire   [63:0] p_Result_31_fu_3205_p3;
reg   [63:0] tmp_fu_3213_p3;
wire   [31:0] l_fu_3221_p1;
wire   [5:0] trunc_ln954_fu_3247_p1;
wire   [39:0] zext_ln954_fu_3274_p1;
wire   [39:0] zext_ln956_fu_3283_p1;
wire   [39:0] lshr_ln954_fu_3277_p2;
wire   [39:0] shl_ln956_fu_3286_p2;
wire   [39:0] or_ln956_1_fu_3292_p2;
wire   [39:0] and_ln956_fu_3298_p2;
wire   [0:0] tmp_65_fu_3309_p3;
wire   [0:0] xor_ln956_fu_3316_p2;
wire   [31:0] sub_ln962_fu_3332_p2;
wire   [39:0] zext_ln962_fu_3337_p1;
wire   [0:0] icmp_ln953_fu_3269_p2;
wire   [0:0] icmp_ln956_fu_3303_p2;
wire   [31:0] add_ln961_fu_3353_p2;
wire   [39:0] zext_ln961_fu_3358_p1;
wire   [0:0] icmp_ln961_fu_3322_p2;
wire   [0:0] select_ln953_fu_3346_p3;
wire   [0:0] and_ln956_1_fu_3327_p2;
wire   [39:0] lshr_ln961_fu_3362_p2;
wire   [39:0] shl_ln962_fu_3341_p2;
wire   [39:0] m_fu_3375_p3;
wire   [0:0] select_ln961_fu_3367_p3;
wire   [40:0] zext_ln958_fu_3383_p1;
wire   [40:0] zext_ln968_fu_3387_p1;
wire   [40:0] m_1_fu_3391_p2;
wire   [7:0] sub_ln971_fu_3425_p2;
wire   [7:0] select_ln950_fu_3418_p3;
wire   [7:0] add_ln971_fu_3430_p2;
wire   [63:0] zext_ln958_1_fu_3415_p1;
wire   [8:0] tmp_s_fu_3436_p3;
wire   [63:0] p_Result_33_fu_3443_p5;
wire   [31:0] LD_fu_3455_p1;
reg    grp_fu_1292_ce;
reg    ap_ce_reg;
reg   [31:0] y_in_int_reg;
reg   [31:0] x_in_int_reg;
reg   [31:0] ap_return_int_reg;
reg    ap_condition_1681;

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348(
    .ap_ready(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_ready),
    .a(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a),
    .b(r_V_9_reg_3487),
    .add(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add),
    .ap_return(trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355(
    .ap_ready(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_ready),
    .a(trunc_ln_reg_3504),
    .b(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b),
    .add(xor_ln182_1_reg_3519),
    .ap_return(trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362(
    .ap_ready(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_ready),
    .a(trunc_ln666_3_reg_3535),
    .b(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b),
    .add(xor_ln182_2_reg_3540),
    .ap_return(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369(
    .ap_ready(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_ready),
    .a(trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return),
    .b(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b),
    .add(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add),
    .ap_return(trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377(
    .ap_ready(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_ready),
    .a(trunc_ln666_9_reg_3572),
    .b(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b),
    .add(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add),
    .ap_return(trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384(
    .ap_ready(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_ready),
    .a(trunc_ln666_11_reg_3603),
    .b(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b),
    .add(xor_ln182_5_reg_3618),
    .ap_return(trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391(
    .ap_ready(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_ready),
    .a(trunc_ln666_14_reg_3634),
    .b(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b),
    .add(xor_ln182_6_reg_3639),
    .ap_return(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398(
    .ap_ready(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_ready),
    .a(trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return),
    .b(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b),
    .add(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add),
    .ap_return(trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406(
    .ap_ready(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_ready),
    .a(trunc_ln666_20_reg_3671),
    .b(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b),
    .add(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add),
    .ap_return(trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413(
    .ap_ready(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_ready),
    .a(trunc_ln666_23_reg_3702),
    .b(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b),
    .add(xor_ln182_9_reg_3717),
    .ap_return(trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420(
    .ap_ready(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_ready),
    .a(trunc_ln666_26_reg_3733),
    .b(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b),
    .add(xor_ln182_10_reg_3738),
    .ap_return(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427(
    .ap_ready(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_ready),
    .a(trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return),
    .b(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b),
    .add(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add),
    .ap_return(trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435(
    .ap_ready(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_ready),
    .a(trunc_ln666_32_reg_3770),
    .b(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b),
    .add(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add),
    .ap_return(trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442(
    .ap_ready(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_ready),
    .a(trunc_ln666_35_reg_3801),
    .b(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b),
    .add(xor_ln182_13_reg_3816),
    .ap_return(trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449(
    .ap_ready(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_ready),
    .a(trunc_ln666_38_reg_3837),
    .b(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b),
    .add(xor_ln182_14_reg_3842),
    .ap_return(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456(
    .ap_ready(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_ready),
    .a(trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return),
    .b(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b),
    .add(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add),
    .ap_return(trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464(
    .ap_ready(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_ready),
    .a(trunc_ln666_44_reg_3884),
    .b(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b),
    .add(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add),
    .ap_return(trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471(
    .ap_ready(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_ready),
    .a(trunc_ln666_47_reg_3920),
    .b(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b),
    .add(xor_ln182_17_reg_3935),
    .ap_return(trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478(
    .ap_ready(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_ready),
    .a(trunc_ln666_50_reg_3956),
    .b(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b),
    .add(xor_ln182_18_reg_3961),
    .ap_return(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485(
    .ap_ready(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_ready),
    .a(trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return),
    .b(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b),
    .add(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add),
    .ap_return(trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493(
    .ap_ready(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_ready),
    .a(trunc_ln666_56_reg_3998),
    .b(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b),
    .add(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add),
    .ap_return(trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500(
    .ap_ready(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_ready),
    .a(trunc_ln666_59_reg_4034),
    .b(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b),
    .add(xor_ln182_21_reg_4049),
    .ap_return(trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507(
    .ap_ready(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_ready),
    .a(trunc_ln666_62_reg_4070),
    .b(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b),
    .add(xor_ln182_22_reg_4075),
    .ap_return(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514(
    .ap_ready(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_ready),
    .a(trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return),
    .b(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b),
    .add(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add),
    .ap_return(trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522(
    .ap_ready(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_ready),
    .a(trunc_ln666_68_reg_4112),
    .b(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b),
    .add(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add),
    .ap_return(trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529(
    .ap_ready(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_ready),
    .a(trunc_ln666_71_reg_4148),
    .b(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b),
    .add(xor_ln182_25_reg_4163),
    .ap_return(trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536(
    .ap_ready(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_ready),
    .a(trunc_ln666_74_reg_4184),
    .b(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b),
    .add(xor_ln182_26_reg_4189),
    .ap_return(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543(
    .ap_ready(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_ready),
    .a(trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return),
    .b(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b),
    .add(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add),
    .ap_return(trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551(
    .ap_ready(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_ready),
    .a(trunc_ln666_80_reg_4226),
    .b(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b),
    .add(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add),
    .ap_return(trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558(
    .ap_ready(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_ready),
    .a(trunc_ln666_83_reg_4262),
    .b(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b),
    .add(xor_ln182_29_reg_4277),
    .ap_return(trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565(
    .ap_ready(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_ready),
    .a(trunc_ln666_86_reg_4298),
    .b(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b),
    .add(xor_ln182_30_reg_4303),
    .ap_return(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572(
    .ap_ready(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_ready),
    .a(trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return),
    .b(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b),
    .add(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add),
    .ap_return(trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580(
    .ap_ready(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_ready),
    .a(trunc_ln666_92_reg_4340),
    .b(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b),
    .add(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add),
    .ap_return(trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587(
    .ap_ready(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_ready),
    .a(trunc_ln666_95_reg_4376),
    .b(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b),
    .add(xor_ln182_33_reg_4391),
    .ap_return(trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594(
    .ap_ready(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_ready),
    .a(trunc_ln666_98_reg_4412),
    .b(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b),
    .add(xor_ln182_34_reg_4417),
    .ap_return(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601(
    .ap_ready(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_ready),
    .a(trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return),
    .b(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b),
    .add(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add),
    .ap_return(trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609(
    .ap_ready(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_ready),
    .a(trunc_ln666_104_reg_4454),
    .b(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b),
    .add(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add),
    .ap_return(trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616(
    .ap_ready(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_ready),
    .a(trunc_ln666_107_reg_4490),
    .b(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b),
    .add(xor_ln182_37_reg_4505),
    .ap_return(trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623(
    .ap_ready(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_ready),
    .a(trunc_ln666_110_reg_4521),
    .b(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b),
    .add(xor_ln182_38_reg_4531),
    .ap_return(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630(
    .ap_ready(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_ready),
    .a(trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return),
    .b(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b),
    .add(xor_ln182_39_fu_3102_p2),
    .ap_return(trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638(
    .ap_ready(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_ready),
    .a(r_V_9_reg_3487),
    .b(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b),
    .add(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add),
    .ap_return(trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645(
    .ap_ready(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_ready),
    .a(trunc_ln666_1_reg_3509),
    .b(trunc_ln1340_1_reg_3530),
    .add(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add),
    .ap_return(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652(
    .ap_ready(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_ready),
    .a(trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return),
    .b(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b),
    .add(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add),
    .ap_return(trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660(
    .ap_ready(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_ready),
    .a(trunc_ln666_7_reg_3551),
    .b(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b),
    .add(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add),
    .ap_return(trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667(
    .ap_ready(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_ready),
    .a(trunc_ln666_s_reg_3577),
    .b(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b),
    .add(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add),
    .ap_return(trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674(
    .ap_ready(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_ready),
    .a(trunc_ln666_12_reg_3608),
    .b(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b),
    .add(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add),
    .ap_return(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681(
    .ap_ready(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_ready),
    .a(trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return),
    .b(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b),
    .add(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add),
    .ap_return(trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689(
    .ap_ready(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_ready),
    .a(trunc_ln666_18_reg_3650),
    .b(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b),
    .add(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add),
    .ap_return(trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696(
    .ap_ready(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_ready),
    .a(trunc_ln666_21_reg_3676),
    .b(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b),
    .add(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add),
    .ap_return(trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703(
    .ap_ready(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_ready),
    .a(trunc_ln666_24_reg_3707),
    .b(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b),
    .add(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add),
    .ap_return(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710(
    .ap_ready(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_ready),
    .a(trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return),
    .b(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b),
    .add(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add),
    .ap_return(trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718(
    .ap_ready(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_ready),
    .a(trunc_ln666_30_reg_3749),
    .b(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b),
    .add(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add),
    .ap_return(trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725(
    .ap_ready(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_ready),
    .a(trunc_ln666_33_reg_3775),
    .b(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b),
    .add(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add),
    .ap_return(trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732(
    .ap_ready(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_ready),
    .a(trunc_ln666_36_reg_3806),
    .b(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b),
    .add(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add),
    .ap_return(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739(
    .ap_ready(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_ready),
    .a(trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return),
    .b(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b),
    .add(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add),
    .ap_return(trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747(
    .ap_ready(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_ready),
    .a(trunc_ln666_42_reg_3853),
    .b(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b),
    .add(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add),
    .ap_return(trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754(
    .ap_ready(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_ready),
    .a(trunc_ln666_45_reg_3889),
    .b(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b),
    .add(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add),
    .ap_return(trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761(
    .ap_ready(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_ready),
    .a(trunc_ln666_48_reg_3925),
    .b(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b),
    .add(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add),
    .ap_return(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768(
    .ap_ready(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_ready),
    .a(trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return),
    .b(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b),
    .add(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add),
    .ap_return(trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776(
    .ap_ready(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_ready),
    .a(trunc_ln666_54_reg_3972),
    .b(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b),
    .add(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add),
    .ap_return(trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783(
    .ap_ready(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_ready),
    .a(trunc_ln666_57_reg_4003),
    .b(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b),
    .add(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add),
    .ap_return(trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790(
    .ap_ready(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_ready),
    .a(trunc_ln666_60_reg_4039),
    .b(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b),
    .add(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add),
    .ap_return(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797(
    .ap_ready(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_ready),
    .a(trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return),
    .b(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b),
    .add(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add),
    .ap_return(trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805(
    .ap_ready(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_ready),
    .a(trunc_ln666_66_reg_4086),
    .b(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b),
    .add(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add),
    .ap_return(trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812(
    .ap_ready(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_ready),
    .a(trunc_ln666_69_reg_4117),
    .b(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b),
    .add(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add),
    .ap_return(trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819(
    .ap_ready(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_ready),
    .a(trunc_ln666_72_reg_4153),
    .b(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b),
    .add(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add),
    .ap_return(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826(
    .ap_ready(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_ready),
    .a(trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return),
    .b(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b),
    .add(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add),
    .ap_return(trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834(
    .ap_ready(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_ready),
    .a(trunc_ln666_78_reg_4200),
    .b(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b),
    .add(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add),
    .ap_return(trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841(
    .ap_ready(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_ready),
    .a(trunc_ln666_81_reg_4231),
    .b(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b),
    .add(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add),
    .ap_return(trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848(
    .ap_ready(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_ready),
    .a(trunc_ln666_84_reg_4267),
    .b(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b),
    .add(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add),
    .ap_return(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855(
    .ap_ready(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_ready),
    .a(trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return),
    .b(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b),
    .add(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add),
    .ap_return(trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863(
    .ap_ready(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_ready),
    .a(trunc_ln666_90_reg_4314),
    .b(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b),
    .add(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add),
    .ap_return(trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870(
    .ap_ready(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_ready),
    .a(trunc_ln666_93_reg_4345),
    .b(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b),
    .add(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add),
    .ap_return(trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877(
    .ap_ready(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_ready),
    .a(trunc_ln666_96_reg_4381),
    .b(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b),
    .add(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add),
    .ap_return(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884(
    .ap_ready(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_ready),
    .a(trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return),
    .b(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b),
    .add(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add),
    .ap_return(trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892(
    .ap_ready(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_ready),
    .a(trunc_ln666_102_reg_4428),
    .b(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b),
    .add(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add),
    .ap_return(trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899(
    .ap_ready(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_ready),
    .a(trunc_ln666_105_reg_4459),
    .b(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b),
    .add(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add),
    .ap_return(trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906(
    .ap_ready(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_ready),
    .a(trunc_ln666_108_reg_4495),
    .b(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b),
    .add(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add),
    .ap_return(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913(
    .ap_ready(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_ready),
    .a(trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return),
    .b(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b),
    .add(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add),
    .ap_return(trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921(
    .ap_ready(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_ready),
    .a(trunc_ln666_114_reg_4542),
    .b(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b),
    .add(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add),
    .ap_return(trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928(
    .ap_ready(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_ready),
    .a(trunc_ln666_117_reg_4558),
    .b(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b),
    .add(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add),
    .ap_return(trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935(
    .ap_ready(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_ready),
    .a(40'd0),
    .b(39'd431777206545),
    .add(xor_ln182_reg_3499_pp0_iter10_reg),
    .ap_return(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944(
    .ap_ready(trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_ready),
    .a(trunc_ln666_2_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_935_ap_return),
    .b(39'd254892968643),
    .add(xor_ln182_1_reg_3519_pp0_iter10_reg),
    .ap_return(trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953(
    .ap_ready(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_ready),
    .a(trunc_ln666_5_reg_3832),
    .b(39'd134678444333),
    .add(xor_ln182_2_reg_3540_pp0_iter11_reg),
    .ap_return(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961(
    .ap_ready(trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_ready),
    .a(trunc_ln666_8_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_953_ap_return),
    .b(39'd68364881238),
    .add(xor_ln182_3_reg_3567_pp0_iter11_reg),
    .ap_return(trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970(
    .ap_ready(trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_ready),
    .a(trunc_ln666_10_reg_3874),
    .b(39'd34315103691),
    .add(xor_ln182_4_reg_3598_pp0_iter12_reg),
    .ap_return(trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978(
    .ap_ready(trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_ready),
    .a(trunc_ln666_13_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_970_ap_return),
    .b(39'd17174280053),
    .add(xor_ln182_5_reg_3618_pp0_iter12_reg),
    .ap_return(trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987(
    .ap_ready(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_ready),
    .a(trunc_ln666_16_reg_3910),
    .b(39'd8589235644),
    .add(xor_ln182_6_reg_3639_pp0_iter13_reg),
    .ap_return(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995(
    .ap_ready(trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_ready),
    .a(trunc_ln666_19_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_987_ap_return),
    .b(39'd4294879918),
    .add(xor_ln182_7_reg_3666_pp0_iter13_reg),
    .ap_return(trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004(
    .ap_ready(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_ready),
    .a(trunc_ln666_22_reg_3951),
    .b(39'd2147472725),
    .add(xor_ln182_8_reg_3697_pp0_iter14_reg),
    .ap_return(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012(
    .ap_ready(trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_ready),
    .a(trunc_ln666_25_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1004_ap_return),
    .b(39'd1073740459),
    .add(xor_ln182_9_reg_3717_pp0_iter14_reg),
    .ap_return(trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021(
    .ap_ready(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_ready),
    .a(trunc_ln666_28_reg_3988),
    .b(39'd536870741),
    .add(xor_ln182_10_reg_3738_pp0_iter15_reg),
    .ap_return(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029(
    .ap_ready(trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_ready),
    .a(trunc_ln666_31_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1021_ap_return),
    .b(39'd268435435),
    .add(xor_ln182_11_reg_3765_pp0_iter15_reg),
    .ap_return(trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038(
    .ap_ready(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_ready),
    .a(trunc_ln666_34_reg_4024),
    .b(39'd134217725),
    .add(xor_ln182_12_reg_3796_pp0_iter16_reg),
    .ap_return(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046(
    .ap_ready(trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_ready),
    .a(trunc_ln666_37_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1038_ap_return),
    .b(39'd67108864),
    .add(xor_ln182_13_reg_3816_pp0_iter16_reg),
    .ap_return(trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055(
    .ap_ready(trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_ready),
    .a(trunc_ln666_40_reg_4065),
    .b(39'd33554432),
    .add(xor_ln182_14_reg_3842_pp0_iter17_reg),
    .ap_return(trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063(
    .ap_ready(trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_ready),
    .a(trunc_ln666_43_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1055_ap_return),
    .b(39'd16777216),
    .add(xor_ln182_15_reg_3879_pp0_iter17_reg),
    .ap_return(trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072(
    .ap_ready(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_ready),
    .a(trunc_ln666_46_reg_4102),
    .b(39'd8388608),
    .add(xor_ln182_16_reg_3915_pp0_iter18_reg),
    .ap_return(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080(
    .ap_ready(trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_ready),
    .a(trunc_ln666_49_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1072_ap_return),
    .b(39'd4194304),
    .add(xor_ln182_17_reg_3935_pp0_iter18_reg),
    .ap_return(trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089(
    .ap_ready(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_ready),
    .a(trunc_ln666_52_reg_4138),
    .b(39'd2097152),
    .add(xor_ln182_18_reg_3961_pp0_iter19_reg),
    .ap_return(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097(
    .ap_ready(trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_ready),
    .a(trunc_ln666_55_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1089_ap_return),
    .b(39'd1048576),
    .add(xor_ln182_19_reg_3993_pp0_iter19_reg),
    .ap_return(trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106(
    .ap_ready(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_ready),
    .a(trunc_ln666_58_reg_4179),
    .b(39'd524288),
    .add(xor_ln182_20_reg_4029_pp0_iter20_reg),
    .ap_return(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114(
    .ap_ready(trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_ready),
    .a(trunc_ln666_61_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1106_ap_return),
    .b(39'd262144),
    .add(xor_ln182_21_reg_4049_pp0_iter20_reg),
    .ap_return(trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123(
    .ap_ready(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_ready),
    .a(trunc_ln666_64_reg_4216),
    .b(39'd131072),
    .add(xor_ln182_22_reg_4075_pp0_iter21_reg),
    .ap_return(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131(
    .ap_ready(trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_ready),
    .a(trunc_ln666_67_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1123_ap_return),
    .b(39'd65536),
    .add(xor_ln182_23_reg_4107_pp0_iter21_reg),
    .ap_return(trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140(
    .ap_ready(trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_ready),
    .a(trunc_ln666_70_reg_4252),
    .b(39'd32768),
    .add(xor_ln182_24_reg_4143_pp0_iter22_reg),
    .ap_return(trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148(
    .ap_ready(trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_ready),
    .a(trunc_ln666_73_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1140_ap_return),
    .b(39'd16384),
    .add(xor_ln182_25_reg_4163_pp0_iter22_reg),
    .ap_return(trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157(
    .ap_ready(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_ready),
    .a(trunc_ln666_76_reg_4293),
    .b(39'd8192),
    .add(xor_ln182_26_reg_4189_pp0_iter23_reg),
    .ap_return(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165(
    .ap_ready(trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_ready),
    .a(trunc_ln666_79_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1157_ap_return),
    .b(39'd4096),
    .add(xor_ln182_27_reg_4221_pp0_iter23_reg),
    .ap_return(trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174(
    .ap_ready(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_ready),
    .a(trunc_ln666_82_reg_4330),
    .b(39'd2048),
    .add(xor_ln182_28_reg_4257_pp0_iter24_reg),
    .ap_return(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182(
    .ap_ready(trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_ready),
    .a(trunc_ln666_85_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1174_ap_return),
    .b(39'd1024),
    .add(xor_ln182_29_reg_4277_pp0_iter24_reg),
    .ap_return(trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191(
    .ap_ready(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_ready),
    .a(trunc_ln666_88_reg_4366),
    .b(39'd512),
    .add(xor_ln182_30_reg_4303_pp0_iter25_reg),
    .ap_return(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199(
    .ap_ready(trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_ready),
    .a(trunc_ln666_91_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1191_ap_return),
    .b(39'd256),
    .add(xor_ln182_31_reg_4335_pp0_iter25_reg),
    .ap_return(trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208(
    .ap_ready(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_ready),
    .a(trunc_ln666_94_reg_4407),
    .b(39'd128),
    .add(xor_ln182_32_reg_4371_pp0_iter26_reg),
    .ap_return(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216(
    .ap_ready(trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_ready),
    .a(trunc_ln666_97_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1208_ap_return),
    .b(39'd64),
    .add(xor_ln182_33_reg_4391_pp0_iter26_reg),
    .ap_return(trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225(
    .ap_ready(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_ready),
    .a(trunc_ln666_100_reg_4444),
    .b(39'd32),
    .add(xor_ln182_34_reg_4417_pp0_iter27_reg),
    .ap_return(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233(
    .ap_ready(trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_ready),
    .a(trunc_ln666_103_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1225_ap_return),
    .b(39'd16),
    .add(xor_ln182_35_reg_4449),
    .ap_return(trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242(
    .ap_ready(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_ready),
    .a(trunc_ln666_106_reg_4480),
    .b(39'd8),
    .add(xor_ln182_36_reg_4485),
    .ap_return(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250(
    .ap_ready(trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_ready),
    .a(trunc_ln666_109_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1242_ap_return),
    .b(39'd4),
    .add(xor_ln182_37_reg_4505),
    .ap_return(trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259(
    .ap_ready(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_ready),
    .a(trunc_ln666_112_reg_4526),
    .b(39'd2),
    .add(xor_ln182_38_reg_4531),
    .ap_return(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267(
    .ap_ready(trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_ready),
    .a(trunc_ln666_115_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1259_ap_return),
    .b(39'd1),
    .add(xor_ln182_39_fu_3102_p2),
    .ap_return(trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276(
    .ap_ready(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_ready),
    .a(trunc_ln666_118_reg_4563),
    .b(39'd0),
    .add(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add),
    .ap_return(trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return)
);

qpsk_hls_top_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284(
    .ap_ready(trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_ready),
    .a(trunc_ln666_120_reg_4579),
    .b(39'd0),
    .add(xor_ln182_41_reg_4584),
    .ap_return(trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return)
);

qpsk_hls_top_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_in_int_reg),
    .din1(x_in_int_reg),
    .ce(grp_fu_1292_ce),
    .dout(grp_fu_1292_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((icmp_ln1026_reg_3474_pp0_iter11_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter13_retval_0_reg_332 <= div_i_reg_3869;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter13_retval_0_reg_332 <= ap_phi_reg_pp0_iter12_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if (((icmp_ln1026_fu_1340_p2 == 1'd0) & (icmp_ln1018_fu_1346_p2 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_retval_0_reg_332 <= ap_phi_reg_pp0_iter0_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        if ((1'b1 == ap_condition_1681)) begin
            ap_phi_reg_pp0_iter33_retval_0_reg_332 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter33_retval_0_reg_332 <= ap_phi_reg_pp0_iter32_retval_0_reg_332;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        ap_phi_reg_pp0_iter10_retval_0_reg_332 <= ap_phi_reg_pp0_iter9_retval_0_reg_332;
        ap_phi_reg_pp0_iter11_retval_0_reg_332 <= ap_phi_reg_pp0_iter10_retval_0_reg_332;
        ap_phi_reg_pp0_iter12_retval_0_reg_332 <= ap_phi_reg_pp0_iter11_retval_0_reg_332;
        ap_phi_reg_pp0_iter14_retval_0_reg_332 <= ap_phi_reg_pp0_iter13_retval_0_reg_332;
        ap_phi_reg_pp0_iter15_retval_0_reg_332 <= ap_phi_reg_pp0_iter14_retval_0_reg_332;
        ap_phi_reg_pp0_iter16_retval_0_reg_332 <= ap_phi_reg_pp0_iter15_retval_0_reg_332;
        ap_phi_reg_pp0_iter17_retval_0_reg_332 <= ap_phi_reg_pp0_iter16_retval_0_reg_332;
        ap_phi_reg_pp0_iter18_retval_0_reg_332 <= ap_phi_reg_pp0_iter17_retval_0_reg_332;
        ap_phi_reg_pp0_iter19_retval_0_reg_332 <= ap_phi_reg_pp0_iter18_retval_0_reg_332;
        ap_phi_reg_pp0_iter20_retval_0_reg_332 <= ap_phi_reg_pp0_iter19_retval_0_reg_332;
        ap_phi_reg_pp0_iter21_retval_0_reg_332 <= ap_phi_reg_pp0_iter20_retval_0_reg_332;
        ap_phi_reg_pp0_iter22_retval_0_reg_332 <= ap_phi_reg_pp0_iter21_retval_0_reg_332;
        ap_phi_reg_pp0_iter23_retval_0_reg_332 <= ap_phi_reg_pp0_iter22_retval_0_reg_332;
        ap_phi_reg_pp0_iter24_retval_0_reg_332 <= ap_phi_reg_pp0_iter23_retval_0_reg_332;
        ap_phi_reg_pp0_iter25_retval_0_reg_332 <= ap_phi_reg_pp0_iter24_retval_0_reg_332;
        ap_phi_reg_pp0_iter26_retval_0_reg_332 <= ap_phi_reg_pp0_iter25_retval_0_reg_332;
        ap_phi_reg_pp0_iter27_retval_0_reg_332 <= ap_phi_reg_pp0_iter26_retval_0_reg_332;
        ap_phi_reg_pp0_iter28_retval_0_reg_332 <= ap_phi_reg_pp0_iter27_retval_0_reg_332;
        ap_phi_reg_pp0_iter29_retval_0_reg_332 <= ap_phi_reg_pp0_iter28_retval_0_reg_332;
        ap_phi_reg_pp0_iter2_retval_0_reg_332 <= ap_phi_reg_pp0_iter1_retval_0_reg_332;
        ap_phi_reg_pp0_iter30_retval_0_reg_332 <= ap_phi_reg_pp0_iter29_retval_0_reg_332;
        ap_phi_reg_pp0_iter31_retval_0_reg_332 <= ap_phi_reg_pp0_iter30_retval_0_reg_332;
        ap_phi_reg_pp0_iter32_retval_0_reg_332 <= ap_phi_reg_pp0_iter31_retval_0_reg_332;
        ap_phi_reg_pp0_iter34_retval_0_reg_332 <= ap_phi_reg_pp0_iter33_retval_0_reg_332;
        ap_phi_reg_pp0_iter35_retval_0_reg_332 <= ap_phi_reg_pp0_iter34_retval_0_reg_332;
        ap_phi_reg_pp0_iter3_retval_0_reg_332 <= ap_phi_reg_pp0_iter2_retval_0_reg_332;
        ap_phi_reg_pp0_iter4_retval_0_reg_332 <= ap_phi_reg_pp0_iter3_retval_0_reg_332;
        ap_phi_reg_pp0_iter5_retval_0_reg_332 <= ap_phi_reg_pp0_iter4_retval_0_reg_332;
        ap_phi_reg_pp0_iter6_retval_0_reg_332 <= ap_phi_reg_pp0_iter5_retval_0_reg_332;
        ap_phi_reg_pp0_iter7_retval_0_reg_332 <= ap_phi_reg_pp0_iter6_retval_0_reg_332;
        ap_phi_reg_pp0_iter8_retval_0_reg_332 <= ap_phi_reg_pp0_iter7_retval_0_reg_332;
        ap_phi_reg_pp0_iter9_retval_0_reg_332 <= ap_phi_reg_pp0_iter8_retval_0_reg_332;
        icmp_ln1018_reg_3478_pp0_iter10_reg <= icmp_ln1018_reg_3478_pp0_iter9_reg;
        icmp_ln1018_reg_3478_pp0_iter11_reg <= icmp_ln1018_reg_3478_pp0_iter10_reg;
        icmp_ln1018_reg_3478_pp0_iter12_reg <= icmp_ln1018_reg_3478_pp0_iter11_reg;
        icmp_ln1018_reg_3478_pp0_iter13_reg <= icmp_ln1018_reg_3478_pp0_iter12_reg;
        icmp_ln1018_reg_3478_pp0_iter14_reg <= icmp_ln1018_reg_3478_pp0_iter13_reg;
        icmp_ln1018_reg_3478_pp0_iter15_reg <= icmp_ln1018_reg_3478_pp0_iter14_reg;
        icmp_ln1018_reg_3478_pp0_iter16_reg <= icmp_ln1018_reg_3478_pp0_iter15_reg;
        icmp_ln1018_reg_3478_pp0_iter17_reg <= icmp_ln1018_reg_3478_pp0_iter16_reg;
        icmp_ln1018_reg_3478_pp0_iter18_reg <= icmp_ln1018_reg_3478_pp0_iter17_reg;
        icmp_ln1018_reg_3478_pp0_iter19_reg <= icmp_ln1018_reg_3478_pp0_iter18_reg;
        icmp_ln1018_reg_3478_pp0_iter1_reg <= icmp_ln1018_reg_3478;
        icmp_ln1018_reg_3478_pp0_iter20_reg <= icmp_ln1018_reg_3478_pp0_iter19_reg;
        icmp_ln1018_reg_3478_pp0_iter21_reg <= icmp_ln1018_reg_3478_pp0_iter20_reg;
        icmp_ln1018_reg_3478_pp0_iter22_reg <= icmp_ln1018_reg_3478_pp0_iter21_reg;
        icmp_ln1018_reg_3478_pp0_iter23_reg <= icmp_ln1018_reg_3478_pp0_iter22_reg;
        icmp_ln1018_reg_3478_pp0_iter24_reg <= icmp_ln1018_reg_3478_pp0_iter23_reg;
        icmp_ln1018_reg_3478_pp0_iter25_reg <= icmp_ln1018_reg_3478_pp0_iter24_reg;
        icmp_ln1018_reg_3478_pp0_iter26_reg <= icmp_ln1018_reg_3478_pp0_iter25_reg;
        icmp_ln1018_reg_3478_pp0_iter27_reg <= icmp_ln1018_reg_3478_pp0_iter26_reg;
        icmp_ln1018_reg_3478_pp0_iter28_reg <= icmp_ln1018_reg_3478_pp0_iter27_reg;
        icmp_ln1018_reg_3478_pp0_iter29_reg <= icmp_ln1018_reg_3478_pp0_iter28_reg;
        icmp_ln1018_reg_3478_pp0_iter2_reg <= icmp_ln1018_reg_3478_pp0_iter1_reg;
        icmp_ln1018_reg_3478_pp0_iter30_reg <= icmp_ln1018_reg_3478_pp0_iter29_reg;
        icmp_ln1018_reg_3478_pp0_iter31_reg <= icmp_ln1018_reg_3478_pp0_iter30_reg;
        icmp_ln1018_reg_3478_pp0_iter32_reg <= icmp_ln1018_reg_3478_pp0_iter31_reg;
        icmp_ln1018_reg_3478_pp0_iter33_reg <= icmp_ln1018_reg_3478_pp0_iter32_reg;
        icmp_ln1018_reg_3478_pp0_iter34_reg <= icmp_ln1018_reg_3478_pp0_iter33_reg;
        icmp_ln1018_reg_3478_pp0_iter3_reg <= icmp_ln1018_reg_3478_pp0_iter2_reg;
        icmp_ln1018_reg_3478_pp0_iter4_reg <= icmp_ln1018_reg_3478_pp0_iter3_reg;
        icmp_ln1018_reg_3478_pp0_iter5_reg <= icmp_ln1018_reg_3478_pp0_iter4_reg;
        icmp_ln1018_reg_3478_pp0_iter6_reg <= icmp_ln1018_reg_3478_pp0_iter5_reg;
        icmp_ln1018_reg_3478_pp0_iter7_reg <= icmp_ln1018_reg_3478_pp0_iter6_reg;
        icmp_ln1018_reg_3478_pp0_iter8_reg <= icmp_ln1018_reg_3478_pp0_iter7_reg;
        icmp_ln1018_reg_3478_pp0_iter9_reg <= icmp_ln1018_reg_3478_pp0_iter8_reg;
        icmp_ln1026_reg_3474 <= icmp_ln1026_fu_1340_p2;
        icmp_ln1026_reg_3474_pp0_iter10_reg <= icmp_ln1026_reg_3474_pp0_iter9_reg;
        icmp_ln1026_reg_3474_pp0_iter11_reg <= icmp_ln1026_reg_3474_pp0_iter10_reg;
        icmp_ln1026_reg_3474_pp0_iter12_reg <= icmp_ln1026_reg_3474_pp0_iter11_reg;
        icmp_ln1026_reg_3474_pp0_iter13_reg <= icmp_ln1026_reg_3474_pp0_iter12_reg;
        icmp_ln1026_reg_3474_pp0_iter14_reg <= icmp_ln1026_reg_3474_pp0_iter13_reg;
        icmp_ln1026_reg_3474_pp0_iter15_reg <= icmp_ln1026_reg_3474_pp0_iter14_reg;
        icmp_ln1026_reg_3474_pp0_iter16_reg <= icmp_ln1026_reg_3474_pp0_iter15_reg;
        icmp_ln1026_reg_3474_pp0_iter17_reg <= icmp_ln1026_reg_3474_pp0_iter16_reg;
        icmp_ln1026_reg_3474_pp0_iter18_reg <= icmp_ln1026_reg_3474_pp0_iter17_reg;
        icmp_ln1026_reg_3474_pp0_iter19_reg <= icmp_ln1026_reg_3474_pp0_iter18_reg;
        icmp_ln1026_reg_3474_pp0_iter1_reg <= icmp_ln1026_reg_3474;
        icmp_ln1026_reg_3474_pp0_iter20_reg <= icmp_ln1026_reg_3474_pp0_iter19_reg;
        icmp_ln1026_reg_3474_pp0_iter21_reg <= icmp_ln1026_reg_3474_pp0_iter20_reg;
        icmp_ln1026_reg_3474_pp0_iter22_reg <= icmp_ln1026_reg_3474_pp0_iter21_reg;
        icmp_ln1026_reg_3474_pp0_iter23_reg <= icmp_ln1026_reg_3474_pp0_iter22_reg;
        icmp_ln1026_reg_3474_pp0_iter24_reg <= icmp_ln1026_reg_3474_pp0_iter23_reg;
        icmp_ln1026_reg_3474_pp0_iter25_reg <= icmp_ln1026_reg_3474_pp0_iter24_reg;
        icmp_ln1026_reg_3474_pp0_iter26_reg <= icmp_ln1026_reg_3474_pp0_iter25_reg;
        icmp_ln1026_reg_3474_pp0_iter27_reg <= icmp_ln1026_reg_3474_pp0_iter26_reg;
        icmp_ln1026_reg_3474_pp0_iter28_reg <= icmp_ln1026_reg_3474_pp0_iter27_reg;
        icmp_ln1026_reg_3474_pp0_iter29_reg <= icmp_ln1026_reg_3474_pp0_iter28_reg;
        icmp_ln1026_reg_3474_pp0_iter2_reg <= icmp_ln1026_reg_3474_pp0_iter1_reg;
        icmp_ln1026_reg_3474_pp0_iter30_reg <= icmp_ln1026_reg_3474_pp0_iter29_reg;
        icmp_ln1026_reg_3474_pp0_iter31_reg <= icmp_ln1026_reg_3474_pp0_iter30_reg;
        icmp_ln1026_reg_3474_pp0_iter32_reg <= icmp_ln1026_reg_3474_pp0_iter31_reg;
        icmp_ln1026_reg_3474_pp0_iter33_reg <= icmp_ln1026_reg_3474_pp0_iter32_reg;
        icmp_ln1026_reg_3474_pp0_iter34_reg <= icmp_ln1026_reg_3474_pp0_iter33_reg;
        icmp_ln1026_reg_3474_pp0_iter3_reg <= icmp_ln1026_reg_3474_pp0_iter2_reg;
        icmp_ln1026_reg_3474_pp0_iter4_reg <= icmp_ln1026_reg_3474_pp0_iter3_reg;
        icmp_ln1026_reg_3474_pp0_iter5_reg <= icmp_ln1026_reg_3474_pp0_iter4_reg;
        icmp_ln1026_reg_3474_pp0_iter6_reg <= icmp_ln1026_reg_3474_pp0_iter5_reg;
        icmp_ln1026_reg_3474_pp0_iter7_reg <= icmp_ln1026_reg_3474_pp0_iter6_reg;
        icmp_ln1026_reg_3474_pp0_iter8_reg <= icmp_ln1026_reg_3474_pp0_iter7_reg;
        icmp_ln1026_reg_3474_pp0_iter9_reg <= icmp_ln1026_reg_3474_pp0_iter8_reg;
        icmp_ln942_reg_4596_pp0_iter33_reg <= icmp_ln942_reg_4596;
        icmp_ln942_reg_4596_pp0_iter34_reg <= icmp_ln942_reg_4596_pp0_iter33_reg;
        p_Result_30_reg_4600_pp0_iter34_reg <= p_Result_30_reg_4600;
        trunc_ln950_reg_4641_pp0_iter34_reg <= trunc_ln950_reg_4641;
        xor_ln182_10_reg_3738_pp0_iter10_reg <= xor_ln182_10_reg_3738_pp0_iter9_reg;
        xor_ln182_10_reg_3738_pp0_iter11_reg <= xor_ln182_10_reg_3738_pp0_iter10_reg;
        xor_ln182_10_reg_3738_pp0_iter12_reg <= xor_ln182_10_reg_3738_pp0_iter11_reg;
        xor_ln182_10_reg_3738_pp0_iter13_reg <= xor_ln182_10_reg_3738_pp0_iter12_reg;
        xor_ln182_10_reg_3738_pp0_iter14_reg <= xor_ln182_10_reg_3738_pp0_iter13_reg;
        xor_ln182_10_reg_3738_pp0_iter15_reg <= xor_ln182_10_reg_3738_pp0_iter14_reg;
        xor_ln182_10_reg_3738_pp0_iter9_reg <= xor_ln182_10_reg_3738;
        xor_ln182_11_reg_3765_pp0_iter10_reg <= xor_ln182_11_reg_3765;
        xor_ln182_11_reg_3765_pp0_iter11_reg <= xor_ln182_11_reg_3765_pp0_iter10_reg;
        xor_ln182_11_reg_3765_pp0_iter12_reg <= xor_ln182_11_reg_3765_pp0_iter11_reg;
        xor_ln182_11_reg_3765_pp0_iter13_reg <= xor_ln182_11_reg_3765_pp0_iter12_reg;
        xor_ln182_11_reg_3765_pp0_iter14_reg <= xor_ln182_11_reg_3765_pp0_iter13_reg;
        xor_ln182_11_reg_3765_pp0_iter15_reg <= xor_ln182_11_reg_3765_pp0_iter14_reg;
        xor_ln182_12_reg_3796_pp0_iter11_reg <= xor_ln182_12_reg_3796;
        xor_ln182_12_reg_3796_pp0_iter12_reg <= xor_ln182_12_reg_3796_pp0_iter11_reg;
        xor_ln182_12_reg_3796_pp0_iter13_reg <= xor_ln182_12_reg_3796_pp0_iter12_reg;
        xor_ln182_12_reg_3796_pp0_iter14_reg <= xor_ln182_12_reg_3796_pp0_iter13_reg;
        xor_ln182_12_reg_3796_pp0_iter15_reg <= xor_ln182_12_reg_3796_pp0_iter14_reg;
        xor_ln182_12_reg_3796_pp0_iter16_reg <= xor_ln182_12_reg_3796_pp0_iter15_reg;
        xor_ln182_13_reg_3816_pp0_iter11_reg <= xor_ln182_13_reg_3816;
        xor_ln182_13_reg_3816_pp0_iter12_reg <= xor_ln182_13_reg_3816_pp0_iter11_reg;
        xor_ln182_13_reg_3816_pp0_iter13_reg <= xor_ln182_13_reg_3816_pp0_iter12_reg;
        xor_ln182_13_reg_3816_pp0_iter14_reg <= xor_ln182_13_reg_3816_pp0_iter13_reg;
        xor_ln182_13_reg_3816_pp0_iter15_reg <= xor_ln182_13_reg_3816_pp0_iter14_reg;
        xor_ln182_13_reg_3816_pp0_iter16_reg <= xor_ln182_13_reg_3816_pp0_iter15_reg;
        xor_ln182_14_reg_3842_pp0_iter12_reg <= xor_ln182_14_reg_3842;
        xor_ln182_14_reg_3842_pp0_iter13_reg <= xor_ln182_14_reg_3842_pp0_iter12_reg;
        xor_ln182_14_reg_3842_pp0_iter14_reg <= xor_ln182_14_reg_3842_pp0_iter13_reg;
        xor_ln182_14_reg_3842_pp0_iter15_reg <= xor_ln182_14_reg_3842_pp0_iter14_reg;
        xor_ln182_14_reg_3842_pp0_iter16_reg <= xor_ln182_14_reg_3842_pp0_iter15_reg;
        xor_ln182_14_reg_3842_pp0_iter17_reg <= xor_ln182_14_reg_3842_pp0_iter16_reg;
        xor_ln182_15_reg_3879_pp0_iter13_reg <= xor_ln182_15_reg_3879;
        xor_ln182_15_reg_3879_pp0_iter14_reg <= xor_ln182_15_reg_3879_pp0_iter13_reg;
        xor_ln182_15_reg_3879_pp0_iter15_reg <= xor_ln182_15_reg_3879_pp0_iter14_reg;
        xor_ln182_15_reg_3879_pp0_iter16_reg <= xor_ln182_15_reg_3879_pp0_iter15_reg;
        xor_ln182_15_reg_3879_pp0_iter17_reg <= xor_ln182_15_reg_3879_pp0_iter16_reg;
        xor_ln182_16_reg_3915_pp0_iter14_reg <= xor_ln182_16_reg_3915;
        xor_ln182_16_reg_3915_pp0_iter15_reg <= xor_ln182_16_reg_3915_pp0_iter14_reg;
        xor_ln182_16_reg_3915_pp0_iter16_reg <= xor_ln182_16_reg_3915_pp0_iter15_reg;
        xor_ln182_16_reg_3915_pp0_iter17_reg <= xor_ln182_16_reg_3915_pp0_iter16_reg;
        xor_ln182_16_reg_3915_pp0_iter18_reg <= xor_ln182_16_reg_3915_pp0_iter17_reg;
        xor_ln182_17_reg_3935_pp0_iter14_reg <= xor_ln182_17_reg_3935;
        xor_ln182_17_reg_3935_pp0_iter15_reg <= xor_ln182_17_reg_3935_pp0_iter14_reg;
        xor_ln182_17_reg_3935_pp0_iter16_reg <= xor_ln182_17_reg_3935_pp0_iter15_reg;
        xor_ln182_17_reg_3935_pp0_iter17_reg <= xor_ln182_17_reg_3935_pp0_iter16_reg;
        xor_ln182_17_reg_3935_pp0_iter18_reg <= xor_ln182_17_reg_3935_pp0_iter17_reg;
        xor_ln182_18_reg_3961_pp0_iter15_reg <= xor_ln182_18_reg_3961;
        xor_ln182_18_reg_3961_pp0_iter16_reg <= xor_ln182_18_reg_3961_pp0_iter15_reg;
        xor_ln182_18_reg_3961_pp0_iter17_reg <= xor_ln182_18_reg_3961_pp0_iter16_reg;
        xor_ln182_18_reg_3961_pp0_iter18_reg <= xor_ln182_18_reg_3961_pp0_iter17_reg;
        xor_ln182_18_reg_3961_pp0_iter19_reg <= xor_ln182_18_reg_3961_pp0_iter18_reg;
        xor_ln182_19_reg_3993_pp0_iter16_reg <= xor_ln182_19_reg_3993;
        xor_ln182_19_reg_3993_pp0_iter17_reg <= xor_ln182_19_reg_3993_pp0_iter16_reg;
        xor_ln182_19_reg_3993_pp0_iter18_reg <= xor_ln182_19_reg_3993_pp0_iter17_reg;
        xor_ln182_19_reg_3993_pp0_iter19_reg <= xor_ln182_19_reg_3993_pp0_iter18_reg;
        xor_ln182_1_reg_3519_pp0_iter10_reg <= xor_ln182_1_reg_3519_pp0_iter9_reg;
        xor_ln182_1_reg_3519_pp0_iter2_reg <= xor_ln182_1_reg_3519;
        xor_ln182_1_reg_3519_pp0_iter3_reg <= xor_ln182_1_reg_3519_pp0_iter2_reg;
        xor_ln182_1_reg_3519_pp0_iter4_reg <= xor_ln182_1_reg_3519_pp0_iter3_reg;
        xor_ln182_1_reg_3519_pp0_iter5_reg <= xor_ln182_1_reg_3519_pp0_iter4_reg;
        xor_ln182_1_reg_3519_pp0_iter6_reg <= xor_ln182_1_reg_3519_pp0_iter5_reg;
        xor_ln182_1_reg_3519_pp0_iter7_reg <= xor_ln182_1_reg_3519_pp0_iter6_reg;
        xor_ln182_1_reg_3519_pp0_iter8_reg <= xor_ln182_1_reg_3519_pp0_iter7_reg;
        xor_ln182_1_reg_3519_pp0_iter9_reg <= xor_ln182_1_reg_3519_pp0_iter8_reg;
        xor_ln182_20_reg_4029_pp0_iter17_reg <= xor_ln182_20_reg_4029;
        xor_ln182_20_reg_4029_pp0_iter18_reg <= xor_ln182_20_reg_4029_pp0_iter17_reg;
        xor_ln182_20_reg_4029_pp0_iter19_reg <= xor_ln182_20_reg_4029_pp0_iter18_reg;
        xor_ln182_20_reg_4029_pp0_iter20_reg <= xor_ln182_20_reg_4029_pp0_iter19_reg;
        xor_ln182_21_reg_4049_pp0_iter17_reg <= xor_ln182_21_reg_4049;
        xor_ln182_21_reg_4049_pp0_iter18_reg <= xor_ln182_21_reg_4049_pp0_iter17_reg;
        xor_ln182_21_reg_4049_pp0_iter19_reg <= xor_ln182_21_reg_4049_pp0_iter18_reg;
        xor_ln182_21_reg_4049_pp0_iter20_reg <= xor_ln182_21_reg_4049_pp0_iter19_reg;
        xor_ln182_22_reg_4075_pp0_iter18_reg <= xor_ln182_22_reg_4075;
        xor_ln182_22_reg_4075_pp0_iter19_reg <= xor_ln182_22_reg_4075_pp0_iter18_reg;
        xor_ln182_22_reg_4075_pp0_iter20_reg <= xor_ln182_22_reg_4075_pp0_iter19_reg;
        xor_ln182_22_reg_4075_pp0_iter21_reg <= xor_ln182_22_reg_4075_pp0_iter20_reg;
        xor_ln182_23_reg_4107_pp0_iter19_reg <= xor_ln182_23_reg_4107;
        xor_ln182_23_reg_4107_pp0_iter20_reg <= xor_ln182_23_reg_4107_pp0_iter19_reg;
        xor_ln182_23_reg_4107_pp0_iter21_reg <= xor_ln182_23_reg_4107_pp0_iter20_reg;
        xor_ln182_24_reg_4143_pp0_iter20_reg <= xor_ln182_24_reg_4143;
        xor_ln182_24_reg_4143_pp0_iter21_reg <= xor_ln182_24_reg_4143_pp0_iter20_reg;
        xor_ln182_24_reg_4143_pp0_iter22_reg <= xor_ln182_24_reg_4143_pp0_iter21_reg;
        xor_ln182_25_reg_4163_pp0_iter20_reg <= xor_ln182_25_reg_4163;
        xor_ln182_25_reg_4163_pp0_iter21_reg <= xor_ln182_25_reg_4163_pp0_iter20_reg;
        xor_ln182_25_reg_4163_pp0_iter22_reg <= xor_ln182_25_reg_4163_pp0_iter21_reg;
        xor_ln182_26_reg_4189_pp0_iter21_reg <= xor_ln182_26_reg_4189;
        xor_ln182_26_reg_4189_pp0_iter22_reg <= xor_ln182_26_reg_4189_pp0_iter21_reg;
        xor_ln182_26_reg_4189_pp0_iter23_reg <= xor_ln182_26_reg_4189_pp0_iter22_reg;
        xor_ln182_27_reg_4221_pp0_iter22_reg <= xor_ln182_27_reg_4221;
        xor_ln182_27_reg_4221_pp0_iter23_reg <= xor_ln182_27_reg_4221_pp0_iter22_reg;
        xor_ln182_28_reg_4257_pp0_iter23_reg <= xor_ln182_28_reg_4257;
        xor_ln182_28_reg_4257_pp0_iter24_reg <= xor_ln182_28_reg_4257_pp0_iter23_reg;
        xor_ln182_29_reg_4277_pp0_iter23_reg <= xor_ln182_29_reg_4277;
        xor_ln182_29_reg_4277_pp0_iter24_reg <= xor_ln182_29_reg_4277_pp0_iter23_reg;
        xor_ln182_2_reg_3540_pp0_iter10_reg <= xor_ln182_2_reg_3540_pp0_iter9_reg;
        xor_ln182_2_reg_3540_pp0_iter11_reg <= xor_ln182_2_reg_3540_pp0_iter10_reg;
        xor_ln182_2_reg_3540_pp0_iter3_reg <= xor_ln182_2_reg_3540;
        xor_ln182_2_reg_3540_pp0_iter4_reg <= xor_ln182_2_reg_3540_pp0_iter3_reg;
        xor_ln182_2_reg_3540_pp0_iter5_reg <= xor_ln182_2_reg_3540_pp0_iter4_reg;
        xor_ln182_2_reg_3540_pp0_iter6_reg <= xor_ln182_2_reg_3540_pp0_iter5_reg;
        xor_ln182_2_reg_3540_pp0_iter7_reg <= xor_ln182_2_reg_3540_pp0_iter6_reg;
        xor_ln182_2_reg_3540_pp0_iter8_reg <= xor_ln182_2_reg_3540_pp0_iter7_reg;
        xor_ln182_2_reg_3540_pp0_iter9_reg <= xor_ln182_2_reg_3540_pp0_iter8_reg;
        xor_ln182_30_reg_4303_pp0_iter24_reg <= xor_ln182_30_reg_4303;
        xor_ln182_30_reg_4303_pp0_iter25_reg <= xor_ln182_30_reg_4303_pp0_iter24_reg;
        xor_ln182_31_reg_4335_pp0_iter25_reg <= xor_ln182_31_reg_4335;
        xor_ln182_32_reg_4371_pp0_iter26_reg <= xor_ln182_32_reg_4371;
        xor_ln182_33_reg_4391_pp0_iter26_reg <= xor_ln182_33_reg_4391;
        xor_ln182_34_reg_4417_pp0_iter27_reg <= xor_ln182_34_reg_4417;
        xor_ln182_3_reg_3567_pp0_iter10_reg <= xor_ln182_3_reg_3567_pp0_iter9_reg;
        xor_ln182_3_reg_3567_pp0_iter11_reg <= xor_ln182_3_reg_3567_pp0_iter10_reg;
        xor_ln182_3_reg_3567_pp0_iter4_reg <= xor_ln182_3_reg_3567;
        xor_ln182_3_reg_3567_pp0_iter5_reg <= xor_ln182_3_reg_3567_pp0_iter4_reg;
        xor_ln182_3_reg_3567_pp0_iter6_reg <= xor_ln182_3_reg_3567_pp0_iter5_reg;
        xor_ln182_3_reg_3567_pp0_iter7_reg <= xor_ln182_3_reg_3567_pp0_iter6_reg;
        xor_ln182_3_reg_3567_pp0_iter8_reg <= xor_ln182_3_reg_3567_pp0_iter7_reg;
        xor_ln182_3_reg_3567_pp0_iter9_reg <= xor_ln182_3_reg_3567_pp0_iter8_reg;
        xor_ln182_4_reg_3598_pp0_iter10_reg <= xor_ln182_4_reg_3598_pp0_iter9_reg;
        xor_ln182_4_reg_3598_pp0_iter11_reg <= xor_ln182_4_reg_3598_pp0_iter10_reg;
        xor_ln182_4_reg_3598_pp0_iter12_reg <= xor_ln182_4_reg_3598_pp0_iter11_reg;
        xor_ln182_4_reg_3598_pp0_iter5_reg <= xor_ln182_4_reg_3598;
        xor_ln182_4_reg_3598_pp0_iter6_reg <= xor_ln182_4_reg_3598_pp0_iter5_reg;
        xor_ln182_4_reg_3598_pp0_iter7_reg <= xor_ln182_4_reg_3598_pp0_iter6_reg;
        xor_ln182_4_reg_3598_pp0_iter8_reg <= xor_ln182_4_reg_3598_pp0_iter7_reg;
        xor_ln182_4_reg_3598_pp0_iter9_reg <= xor_ln182_4_reg_3598_pp0_iter8_reg;
        xor_ln182_5_reg_3618_pp0_iter10_reg <= xor_ln182_5_reg_3618_pp0_iter9_reg;
        xor_ln182_5_reg_3618_pp0_iter11_reg <= xor_ln182_5_reg_3618_pp0_iter10_reg;
        xor_ln182_5_reg_3618_pp0_iter12_reg <= xor_ln182_5_reg_3618_pp0_iter11_reg;
        xor_ln182_5_reg_3618_pp0_iter5_reg <= xor_ln182_5_reg_3618;
        xor_ln182_5_reg_3618_pp0_iter6_reg <= xor_ln182_5_reg_3618_pp0_iter5_reg;
        xor_ln182_5_reg_3618_pp0_iter7_reg <= xor_ln182_5_reg_3618_pp0_iter6_reg;
        xor_ln182_5_reg_3618_pp0_iter8_reg <= xor_ln182_5_reg_3618_pp0_iter7_reg;
        xor_ln182_5_reg_3618_pp0_iter9_reg <= xor_ln182_5_reg_3618_pp0_iter8_reg;
        xor_ln182_6_reg_3639_pp0_iter10_reg <= xor_ln182_6_reg_3639_pp0_iter9_reg;
        xor_ln182_6_reg_3639_pp0_iter11_reg <= xor_ln182_6_reg_3639_pp0_iter10_reg;
        xor_ln182_6_reg_3639_pp0_iter12_reg <= xor_ln182_6_reg_3639_pp0_iter11_reg;
        xor_ln182_6_reg_3639_pp0_iter13_reg <= xor_ln182_6_reg_3639_pp0_iter12_reg;
        xor_ln182_6_reg_3639_pp0_iter6_reg <= xor_ln182_6_reg_3639;
        xor_ln182_6_reg_3639_pp0_iter7_reg <= xor_ln182_6_reg_3639_pp0_iter6_reg;
        xor_ln182_6_reg_3639_pp0_iter8_reg <= xor_ln182_6_reg_3639_pp0_iter7_reg;
        xor_ln182_6_reg_3639_pp0_iter9_reg <= xor_ln182_6_reg_3639_pp0_iter8_reg;
        xor_ln182_7_reg_3666_pp0_iter10_reg <= xor_ln182_7_reg_3666_pp0_iter9_reg;
        xor_ln182_7_reg_3666_pp0_iter11_reg <= xor_ln182_7_reg_3666_pp0_iter10_reg;
        xor_ln182_7_reg_3666_pp0_iter12_reg <= xor_ln182_7_reg_3666_pp0_iter11_reg;
        xor_ln182_7_reg_3666_pp0_iter13_reg <= xor_ln182_7_reg_3666_pp0_iter12_reg;
        xor_ln182_7_reg_3666_pp0_iter7_reg <= xor_ln182_7_reg_3666;
        xor_ln182_7_reg_3666_pp0_iter8_reg <= xor_ln182_7_reg_3666_pp0_iter7_reg;
        xor_ln182_7_reg_3666_pp0_iter9_reg <= xor_ln182_7_reg_3666_pp0_iter8_reg;
        xor_ln182_8_reg_3697_pp0_iter10_reg <= xor_ln182_8_reg_3697_pp0_iter9_reg;
        xor_ln182_8_reg_3697_pp0_iter11_reg <= xor_ln182_8_reg_3697_pp0_iter10_reg;
        xor_ln182_8_reg_3697_pp0_iter12_reg <= xor_ln182_8_reg_3697_pp0_iter11_reg;
        xor_ln182_8_reg_3697_pp0_iter13_reg <= xor_ln182_8_reg_3697_pp0_iter12_reg;
        xor_ln182_8_reg_3697_pp0_iter14_reg <= xor_ln182_8_reg_3697_pp0_iter13_reg;
        xor_ln182_8_reg_3697_pp0_iter8_reg <= xor_ln182_8_reg_3697;
        xor_ln182_8_reg_3697_pp0_iter9_reg <= xor_ln182_8_reg_3697_pp0_iter8_reg;
        xor_ln182_9_reg_3717_pp0_iter10_reg <= xor_ln182_9_reg_3717_pp0_iter9_reg;
        xor_ln182_9_reg_3717_pp0_iter11_reg <= xor_ln182_9_reg_3717_pp0_iter10_reg;
        xor_ln182_9_reg_3717_pp0_iter12_reg <= xor_ln182_9_reg_3717_pp0_iter11_reg;
        xor_ln182_9_reg_3717_pp0_iter13_reg <= xor_ln182_9_reg_3717_pp0_iter12_reg;
        xor_ln182_9_reg_3717_pp0_iter14_reg <= xor_ln182_9_reg_3717_pp0_iter13_reg;
        xor_ln182_9_reg_3717_pp0_iter8_reg <= xor_ln182_9_reg_3717;
        xor_ln182_9_reg_3717_pp0_iter9_reg <= xor_ln182_9_reg_3717_pp0_iter8_reg;
        xor_ln182_reg_3499_pp0_iter10_reg <= xor_ln182_reg_3499_pp0_iter9_reg;
        xor_ln182_reg_3499_pp0_iter2_reg <= xor_ln182_reg_3499;
        xor_ln182_reg_3499_pp0_iter3_reg <= xor_ln182_reg_3499_pp0_iter2_reg;
        xor_ln182_reg_3499_pp0_iter4_reg <= xor_ln182_reg_3499_pp0_iter3_reg;
        xor_ln182_reg_3499_pp0_iter5_reg <= xor_ln182_reg_3499_pp0_iter4_reg;
        xor_ln182_reg_3499_pp0_iter6_reg <= xor_ln182_reg_3499_pp0_iter5_reg;
        xor_ln182_reg_3499_pp0_iter7_reg <= xor_ln182_reg_3499_pp0_iter6_reg;
        xor_ln182_reg_3499_pp0_iter8_reg <= xor_ln182_reg_3499_pp0_iter7_reg;
        xor_ln182_reg_3499_pp0_iter9_reg <= xor_ln182_reg_3499_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= ap_phi_mux_retval_0_phi_fu_336_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter10_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        div_i_reg_3869 <= grp_fu_1292_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_fu_1340_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_ln1018_reg_3478 <= icmp_ln1018_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter31_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter31_reg == 1'd0))) begin
        icmp_ln942_reg_4596 <= icmp_ln942_fu_3170_p2;
        trunc_ln666_121_reg_4589 <= trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln942_reg_4596 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter32_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter32_reg == 1'd0))) begin
        lsb_index_reg_4618 <= lsb_index_fu_3231_p2;
        p_Result_30_reg_4600 <= trunc_ln666_121_reg_4589[32'd39];
        p_Result_32_reg_4635 <= p_Result_32_fu_3257_p3;
        sub_ln951_reg_4612 <= sub_ln951_fu_3225_p2;
        sub_ln954_reg_4630 <= sub_ln954_fu_3251_p2;
        tmp_64_reg_4625 <= {{lsb_index_fu_3231_p2[31:1]}};
        tmp_V_2_reg_4605 <= tmp_V_2_fu_3188_p3;
        trunc_ln950_reg_4641 <= trunc_ln950_fu_3265_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln942_reg_4596_pp0_iter33_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter33_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter33_reg == 1'd0))) begin
        m_4_reg_4646 <= {{m_1_fu_3391_p2[40:1]}};
        p_Result_26_reg_4651 <= m_1_fu_3391_p2[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_fu_1340_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_fu_1346_p2 == 1'd0))) begin
        p_Result_28_reg_3482 <= p_Result_28_fu_1358_p1;
        r_V_9_reg_3487 <= r_V_9_fu_1422_p3;
        tmp_21_reg_3493 <= r_V_9_fu_1422_p3[32'd42];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478 == 1'd0))) begin
        tmp_22_reg_3514 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return[32'd42];
        trunc_ln1340_1_reg_3530 <= {{trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return[42:1]}};
        trunc_ln666_1_reg_3509 <= trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return;
        trunc_ln9_reg_3525 <= {{trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return[42:1]}};
        trunc_ln_reg_3504 <= trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_ap_return;
        xor_ln182_1_reg_3519 <= xor_ln182_1_fu_1471_p2;
        xor_ln182_reg_3499 <= xor_ln182_fu_1457_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter1_reg == 1'd0))) begin
        tmp_24_reg_3556 <= trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return[32'd42];
        trunc_ln1340_2_reg_3546 <= {{trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return[42:2]}};
        trunc_ln1340_4_reg_3562 <= {{trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return[42:3]}};
        trunc_ln666_3_reg_3535 <= trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return;
        trunc_ln666_7_reg_3551 <= trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_ap_return;
        xor_ln182_2_reg_3540 <= xor_ln182_2_fu_1510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter2_reg == 1'd0))) begin
        tmp_25_reg_3582 <= trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return[32'd42];
        trunc_ln1340_6_reg_3588 <= {{trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return[42:4]}};
        trunc_ln1340_7_reg_3593 <= {{trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return[42:4]}};
        trunc_ln666_9_reg_3572 <= trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_ap_return;
        trunc_ln666_s_reg_3577 <= trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_ap_return;
        xor_ln182_3_reg_3567 <= xor_ln182_3_fu_1563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter3_reg == 1'd0))) begin
        tmp_26_reg_3613 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return[32'd42];
        trunc_ln1340_8_reg_3624 <= {{trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return[42:5]}};
        trunc_ln1340_9_reg_3629 <= {{trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return[42:5]}};
        trunc_ln666_11_reg_3603 <= trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_ap_return;
        trunc_ln666_12_reg_3608 <= trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return;
        xor_ln182_4_reg_3598 <= xor_ln182_4_fu_1616_p2;
        xor_ln182_5_reg_3618 <= xor_ln182_5_fu_1638_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter4_reg == 1'd0))) begin
        tmp_28_reg_3655 <= trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return[32'd42];
        trunc_ln1340_11_reg_3661 <= {{trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return[42:7]}};
        trunc_ln1340_s_reg_3645 <= {{trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return[42:6]}};
        trunc_ln666_14_reg_3634 <= trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return;
        trunc_ln666_18_reg_3650 <= trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_ap_return;
        xor_ln182_6_reg_3639 <= xor_ln182_6_fu_1681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter5_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter5_reg == 1'd0))) begin
        tmp_29_reg_3681 <= trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return[32'd42];
        trunc_ln1340_13_reg_3687 <= {{trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return[42:8]}};
        trunc_ln1340_14_reg_3692 <= {{trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return[42:8]}};
        trunc_ln666_20_reg_3671 <= trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_ap_return;
        trunc_ln666_21_reg_3676 <= trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_ap_return;
        xor_ln182_7_reg_3666 <= xor_ln182_7_fu_1734_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter6_reg == 1'd0))) begin
        tmp_30_reg_3712 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return[32'd42];
        trunc_ln1340_15_reg_3723 <= {{trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return[42:9]}};
        trunc_ln1340_16_reg_3728 <= {{trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return[42:9]}};
        trunc_ln666_23_reg_3702 <= trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_ap_return;
        trunc_ln666_24_reg_3707 <= trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return;
        xor_ln182_8_reg_3697 <= xor_ln182_8_fu_1787_p2;
        xor_ln182_9_reg_3717 <= xor_ln182_9_fu_1809_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter7_reg == 1'd0))) begin
        tmp_32_reg_3754 <= trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return[32'd42];
        trunc_ln1340_17_reg_3744 <= {{trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[42:10]}};
        trunc_ln1340_19_reg_3760 <= {{trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return[42:11]}};
        trunc_ln666_26_reg_3733 <= trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return;
        trunc_ln666_30_reg_3749 <= trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_ap_return;
        xor_ln182_10_reg_3738 <= xor_ln182_10_fu_1852_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter8_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter8_reg == 1'd0))) begin
        tmp_33_reg_3780 <= trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return[32'd42];
        trunc_ln1340_21_reg_3786 <= {{trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return[42:12]}};
        trunc_ln1340_22_reg_3791 <= {{trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return[42:12]}};
        trunc_ln666_32_reg_3770 <= trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_ap_return;
        trunc_ln666_33_reg_3775 <= trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_ap_return;
        xor_ln182_11_reg_3765 <= xor_ln182_11_fu_1905_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter9_reg == 1'd0))) begin
        tmp_34_reg_3811 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return[32'd42];
        trunc_ln1340_23_reg_3822 <= {{trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return[42:13]}};
        trunc_ln1340_24_reg_3827 <= {{trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return[42:13]}};
        trunc_ln666_35_reg_3801 <= trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_ap_return;
        trunc_ln666_36_reg_3806 <= trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return;
        xor_ln182_12_reg_3796 <= xor_ln182_12_fu_1958_p2;
        xor_ln182_13_reg_3816 <= xor_ln182_13_fu_1980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter10_reg == 1'd0))) begin
        tmp_36_reg_3858 <= trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return[32'd42];
        trunc_ln1340_25_reg_3848 <= {{trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return[42:14]}};
        trunc_ln1340_27_reg_3864 <= {{trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return[42:15]}};
        trunc_ln666_38_reg_3837 <= trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return;
        trunc_ln666_42_reg_3853 <= trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_ap_return;
        trunc_ln666_5_reg_3832 <= trunc_ln666_5_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_944_ap_return;
        xor_ln182_14_reg_3842 <= xor_ln182_14_fu_2023_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter11_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter11_reg == 1'd0))) begin
        tmp_37_reg_3894 <= trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return[32'd42];
        trunc_ln1340_29_reg_3900 <= {{trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return[42:16]}};
        trunc_ln1340_30_reg_3905 <= {{trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return[42:16]}};
        trunc_ln666_10_reg_3874 <= trunc_ln666_10_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_961_ap_return;
        trunc_ln666_44_reg_3884 <= trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_ap_return;
        trunc_ln666_45_reg_3889 <= trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_ap_return;
        xor_ln182_15_reg_3879 <= xor_ln182_15_fu_2076_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter12_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter12_reg == 1'd0))) begin
        tmp_38_reg_3930 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return[32'd42];
        trunc_ln1340_31_reg_3941 <= {{trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return[42:17]}};
        trunc_ln1340_32_reg_3946 <= {{trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return[42:17]}};
        trunc_ln666_16_reg_3910 <= trunc_ln666_16_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_978_ap_return;
        trunc_ln666_47_reg_3920 <= trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_ap_return;
        trunc_ln666_48_reg_3925 <= trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return;
        xor_ln182_16_reg_3915 <= xor_ln182_16_fu_2129_p2;
        xor_ln182_17_reg_3935 <= xor_ln182_17_fu_2151_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1026_reg_3474_pp0_iter13_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter13_reg == 1'd0))) begin
        tmp_40_reg_3977 <= trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return[32'd42];
        trunc_ln1340_33_reg_3967 <= {{trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return[42:18]}};
        trunc_ln1340_35_reg_3983 <= {{trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return[42:19]}};
        trunc_ln666_22_reg_3951 <= trunc_ln666_22_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_995_ap_return;
        trunc_ln666_50_reg_3956 <= trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return;
        trunc_ln666_54_reg_3972 <= trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_ap_return;
        xor_ln182_18_reg_3961 <= xor_ln182_18_fu_2194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter14_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter14_reg == 1'd0))) begin
        tmp_41_reg_4008 <= trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return[32'd42];
        trunc_ln1340_37_reg_4014 <= {{trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return[42:20]}};
        trunc_ln1340_38_reg_4019 <= {{trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return[42:20]}};
        trunc_ln666_28_reg_3988 <= trunc_ln666_28_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1012_ap_return;
        trunc_ln666_56_reg_3998 <= trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_ap_return;
        trunc_ln666_57_reg_4003 <= trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_ap_return;
        xor_ln182_19_reg_3993 <= xor_ln182_19_fu_2247_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter15_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter15_reg == 1'd0))) begin
        tmp_42_reg_4044 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return[32'd42];
        trunc_ln1340_39_reg_4055 <= {{trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return[42:21]}};
        trunc_ln1340_40_reg_4060 <= {{trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return[42:21]}};
        trunc_ln666_34_reg_4024 <= trunc_ln666_34_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1029_ap_return;
        trunc_ln666_59_reg_4034 <= trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_ap_return;
        trunc_ln666_60_reg_4039 <= trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return;
        xor_ln182_20_reg_4029 <= xor_ln182_20_fu_2300_p2;
        xor_ln182_21_reg_4049 <= xor_ln182_21_fu_2322_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter16_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter16_reg == 1'd0))) begin
        tmp_44_reg_4091 <= trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return[32'd42];
        trunc_ln1340_41_reg_4081 <= {{trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return[42:22]}};
        trunc_ln1340_43_reg_4097 <= {{trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return[42:23]}};
        trunc_ln666_40_reg_4065 <= trunc_ln666_40_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1046_ap_return;
        trunc_ln666_62_reg_4070 <= trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return;
        trunc_ln666_66_reg_4086 <= trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_ap_return;
        xor_ln182_22_reg_4075 <= xor_ln182_22_fu_2365_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter17_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter17_reg == 1'd0))) begin
        tmp_45_reg_4122 <= trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return[32'd42];
        trunc_ln1340_45_reg_4128 <= {{trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return[42:24]}};
        trunc_ln1340_46_reg_4133 <= {{trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return[42:24]}};
        trunc_ln666_46_reg_4102 <= trunc_ln666_46_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1063_ap_return;
        trunc_ln666_68_reg_4112 <= trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_ap_return;
        trunc_ln666_69_reg_4117 <= trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_ap_return;
        xor_ln182_23_reg_4107 <= xor_ln182_23_fu_2418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter18_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter18_reg == 1'd0))) begin
        tmp_46_reg_4158 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return[32'd42];
        trunc_ln1340_47_reg_4169 <= {{trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return[42:25]}};
        trunc_ln1340_48_reg_4174 <= {{trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return[42:25]}};
        trunc_ln666_52_reg_4138 <= trunc_ln666_52_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1080_ap_return;
        trunc_ln666_71_reg_4148 <= trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_ap_return;
        trunc_ln666_72_reg_4153 <= trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return;
        xor_ln182_24_reg_4143 <= xor_ln182_24_fu_2471_p2;
        xor_ln182_25_reg_4163 <= xor_ln182_25_fu_2493_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter19_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter19_reg == 1'd0))) begin
        tmp_48_reg_4205 <= trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return[32'd42];
        trunc_ln1340_49_reg_4195 <= {{trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return[42:26]}};
        trunc_ln1340_51_reg_4211 <= {{trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return[42:27]}};
        trunc_ln666_58_reg_4179 <= trunc_ln666_58_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1097_ap_return;
        trunc_ln666_74_reg_4184 <= trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return;
        trunc_ln666_78_reg_4200 <= trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_ap_return;
        xor_ln182_26_reg_4189 <= xor_ln182_26_fu_2536_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter20_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter20_reg == 1'd0))) begin
        tmp_49_reg_4236 <= trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return[32'd42];
        trunc_ln1340_53_reg_4242 <= {{trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return[42:28]}};
        trunc_ln1340_54_reg_4247 <= {{trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return[42:28]}};
        trunc_ln666_64_reg_4216 <= trunc_ln666_64_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1114_ap_return;
        trunc_ln666_80_reg_4226 <= trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_ap_return;
        trunc_ln666_81_reg_4231 <= trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_ap_return;
        xor_ln182_27_reg_4221 <= xor_ln182_27_fu_2589_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter21_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter21_reg == 1'd0))) begin
        tmp_50_reg_4272 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return[32'd42];
        trunc_ln1340_55_reg_4283 <= {{trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return[42:29]}};
        trunc_ln1340_56_reg_4288 <= {{trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return[42:29]}};
        trunc_ln666_70_reg_4252 <= trunc_ln666_70_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1131_ap_return;
        trunc_ln666_83_reg_4262 <= trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_ap_return;
        trunc_ln666_84_reg_4267 <= trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return;
        xor_ln182_28_reg_4257 <= xor_ln182_28_fu_2642_p2;
        xor_ln182_29_reg_4277 <= xor_ln182_29_fu_2664_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter22_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter22_reg == 1'd0))) begin
        tmp_52_reg_4319 <= trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return[32'd42];
        trunc_ln1340_57_reg_4309 <= {{trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return[42:30]}};
        trunc_ln1340_59_reg_4325 <= {{trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return[42:31]}};
        trunc_ln666_76_reg_4293 <= trunc_ln666_76_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1148_ap_return;
        trunc_ln666_86_reg_4298 <= trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return;
        trunc_ln666_90_reg_4314 <= trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_ap_return;
        xor_ln182_30_reg_4303 <= xor_ln182_30_fu_2707_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter23_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter23_reg == 1'd0))) begin
        tmp_53_reg_4350 <= trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return[32'd42];
        trunc_ln1340_61_reg_4356 <= {{trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return[42:32]}};
        trunc_ln1340_62_reg_4361 <= {{trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return[42:32]}};
        trunc_ln666_82_reg_4330 <= trunc_ln666_82_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1165_ap_return;
        trunc_ln666_92_reg_4340 <= trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_ap_return;
        trunc_ln666_93_reg_4345 <= trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_ap_return;
        xor_ln182_31_reg_4335 <= xor_ln182_31_fu_2760_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter24_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter24_reg == 1'd0))) begin
        tmp_54_reg_4386 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return[32'd42];
        trunc_ln1340_63_reg_4397 <= {{trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return[42:33]}};
        trunc_ln1340_64_reg_4402 <= {{trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return[42:33]}};
        trunc_ln666_88_reg_4366 <= trunc_ln666_88_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1182_ap_return;
        trunc_ln666_95_reg_4376 <= trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_ap_return;
        trunc_ln666_96_reg_4381 <= trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return;
        xor_ln182_32_reg_4371 <= xor_ln182_32_fu_2813_p2;
        xor_ln182_33_reg_4391 <= xor_ln182_33_fu_2835_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter25_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter25_reg == 1'd0))) begin
        tmp_56_reg_4433 <= trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return[32'd42];
        trunc_ln1340_65_reg_4423 <= {{trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return[42:34]}};
        trunc_ln1340_67_reg_4439 <= {{trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return[42:35]}};
        trunc_ln666_102_reg_4428 <= trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_ap_return;
        trunc_ln666_94_reg_4407 <= trunc_ln666_94_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1199_ap_return;
        trunc_ln666_98_reg_4412 <= trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return;
        xor_ln182_34_reg_4417 <= xor_ln182_34_fu_2878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter26_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter26_reg == 1'd0))) begin
        tmp_57_reg_4464 <= trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return[32'd42];
        trunc_ln1340_69_reg_4470 <= {{trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return[42:36]}};
        trunc_ln1340_70_reg_4475 <= {{trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return[42:36]}};
        trunc_ln666_100_reg_4444 <= trunc_ln666_100_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1216_ap_return;
        trunc_ln666_104_reg_4454 <= trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_ap_return;
        trunc_ln666_105_reg_4459 <= trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_ap_return;
        xor_ln182_35_reg_4449 <= xor_ln182_35_fu_2931_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter27_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter27_reg == 1'd0))) begin
        tmp_58_reg_4500 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return[32'd42];
        trunc_ln1340_71_reg_4511 <= {{trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return[42:37]}};
        trunc_ln1340_72_reg_4516 <= {{trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return[42:37]}};
        trunc_ln666_106_reg_4480 <= trunc_ln666_106_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1233_ap_return;
        trunc_ln666_107_reg_4490 <= trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_ap_return;
        trunc_ln666_108_reg_4495 <= trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return;
        xor_ln182_36_reg_4485 <= xor_ln182_36_fu_2984_p2;
        xor_ln182_37_reg_4505 <= xor_ln182_37_fu_3006_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter28_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter28_reg == 1'd0))) begin
        tmp_60_reg_4547 <= trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return[32'd42];
        trunc_ln1340_73_reg_4537 <= {{trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return[42:38]}};
        trunc_ln1340_75_reg_4553 <= {{trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return[42:39]}};
        trunc_ln666_110_reg_4521 <= trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return;
        trunc_ln666_112_reg_4526 <= trunc_ln666_112_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1250_ap_return;
        trunc_ln666_114_reg_4542 <= trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_ap_return;
        xor_ln182_38_reg_4531 <= xor_ln182_38_fu_3049_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter29_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter29_reg == 1'd0))) begin
        tmp_61_reg_4568 <= trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return[32'd42];
        trunc_ln1340_77_reg_4574 <= {{trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_ap_return[42:40]}};
        trunc_ln666_117_reg_4558 <= trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_ap_return;
        trunc_ln666_118_reg_4563 <= trunc_ln666_118_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1267_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg) & (icmp_ln1018_reg_3478_pp0_iter30_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter30_reg == 1'd0))) begin
        trunc_ln666_120_reg_4579 <= trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_ap_return;
        xor_ln182_41_reg_4584 <= xor_ln182_41_fu_3164_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_in_int_reg <= x_in;
        y_in_int_reg <= y_in;
    end
end

always @ (*) begin
    if (((icmp_ln942_reg_4596_pp0_iter34_reg == 1'd0) & (icmp_ln1018_reg_3478_pp0_iter34_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter34_reg == 1'd0))) begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = bitcast_ln710_fu_3459_p1;
    end else begin
        ap_phi_mux_retval_0_phi_fu_336_p8 = ap_phi_reg_pp0_iter35_retval_0_reg_332;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = ap_phi_mux_retval_0_phi_fu_336_p8;
    end else begin
        ap_return = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        grp_fu_1292_ce = 1'b1;
    end else begin
        grp_fu_1292_ce = 1'b0;
    end
end

assign LD_fu_3455_p1 = p_Result_33_fu_3443_p5[31:0];

assign add_ln961_fu_3353_p2 = ($signed(sub_ln951_reg_4612) + $signed(32'd4294967271));

assign add_ln971_fu_3430_p2 = (sub_ln971_fu_3425_p2 + select_ln950_fu_3418_p3);

assign and_ln956_1_fu_3327_p2 = (xor_ln956_fu_3316_p2 & p_Result_32_reg_4635);

assign and_ln956_fu_3298_p2 = (tmp_V_2_reg_4605 & or_ln956_1_fu_3292_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1681 = ((icmp_ln942_fu_3170_p2 == 1'd1) & (icmp_ln1018_reg_3478_pp0_iter31_reg == 1'd0) & (icmp_ln1026_reg_3474_pp0_iter31_reg == 1'd0));
end

assign ap_phi_reg_pp0_iter0_retval_0_reg_332 = 'bx;

assign bitcast_ln710_fu_3459_p1 = LD_fu_3455_p1;

assign data_V_1_fu_1312_p1 = y_in_int_reg;

assign data_V_fu_1298_p1 = x_in_int_reg;

assign icmp_ln1018_fu_1346_p2 = ((tmp_68_fu_1316_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1026_fu_1340_p2 = ((ret_fu_1330_p2 < zext_ln1026_fu_1336_p1) ? 1'b1 : 1'b0);

assign icmp_ln942_fu_3170_p2 = ((trunc_ln666_121_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1284_ap_return == 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln953_fu_3269_p2 = (($signed(tmp_64_reg_4625) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln956_fu_3303_p2 = ((and_ln956_fu_3298_p2 != 40'd0) ? 1'b1 : 1'b0);

assign icmp_ln961_fu_3322_p2 = (($signed(lsb_index_reg_4618) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign isNeg_fu_1380_p3 = ret_9_fu_1352_p2[32'd8];

assign l_fu_3221_p1 = tmp_fu_3213_p3[31:0];

assign lsb_index_fu_3231_p2 = ($signed(sub_ln951_fu_3225_p2) + $signed(32'd4294967272));

assign lshr_ln954_fu_3277_p2 = 40'd1099511627775 >> zext_ln954_fu_3274_p1;

assign lshr_ln961_fu_3362_p2 = tmp_V_2_reg_4605 >> zext_ln961_fu_3358_p1;

assign m_1_fu_3391_p2 = (zext_ln958_fu_3383_p1 + zext_ln968_fu_3387_p1);

assign m_fu_3375_p3 = ((icmp_ln961_fu_3322_p2[0:0] == 1'b1) ? lshr_ln961_fu_3362_p2 : shl_ln962_fu_3341_p2);

assign or_ln956_1_fu_3292_p2 = (shl_ln956_fu_3286_p2 | lshr_ln954_fu_3277_p2);

assign p_Result_28_fu_1358_p1 = data_V_fu_1298_p1[22:0];

assign p_Result_29_fu_1362_p1 = data_V_1_fu_1312_p1[22:0];

assign p_Result_30_fu_3176_p3 = trunc_ln666_121_reg_4589[32'd39];

assign p_Result_31_fu_3205_p3 = {{24'd16777215}, {p_Result_s_fu_3195_p4}};

assign p_Result_32_fu_3257_p3 = tmp_V_2_fu_3188_p3[lsb_index_fu_3231_p2];

assign p_Result_33_fu_3443_p5 = {{zext_ln958_1_fu_3415_p1[63:32]}, {tmp_s_fu_3436_p3}, {zext_ln958_1_fu_3415_p1[22:0]}};

integer ap_tvar_int_0;

always @ (tmp_V_2_fu_3188_p3) begin
    for (ap_tvar_int_0 = 40 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 39 - 0) begin
            p_Result_s_fu_3195_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_s_fu_3195_p4[ap_tvar_int_0] = tmp_V_2_fu_3188_p3[39 - ap_tvar_int_0];
        end
    end
end

assign r_V_7_fu_1416_p2 = zext_ln710_2_fu_1376_p1 >> zext_ln1306_fu_1406_p1;

assign r_V_9_fu_1422_p3 = ((isNeg_fu_1380_p3[0:0] == 1'b1) ? r_V_fu_1410_p2 : r_V_7_fu_1416_p2);

assign r_V_fu_1410_p2 = zext_ln710_2_fu_1376_p1 << zext_ln1306_fu_1406_p1;

assign ret_9_fu_1352_p2 = (zext_ln1026_fu_1336_p1 - zext_ln1494_fu_1326_p1);

assign ret_fu_1330_p2 = (zext_ln1494_fu_1326_p1 + 9'd11);

assign select_ln950_fu_3418_p3 = ((p_Result_26_reg_4651[0:0] == 1'b1) ? 8'd127 : 8'd126);

assign select_ln953_fu_3346_p3 = ((icmp_ln953_fu_3269_p2[0:0] == 1'b1) ? icmp_ln956_fu_3303_p2 : p_Result_32_reg_4635);

assign select_ln961_fu_3367_p3 = ((icmp_ln961_fu_3322_p2[0:0] == 1'b1) ? select_ln953_fu_3346_p3 : and_ln956_1_fu_3327_p2);

assign sext_ln1306_fu_1402_p1 = $signed(ush_fu_1394_p3);

assign shl_ln956_fu_3286_p2 = 40'd1 << zext_ln956_fu_3283_p1;

assign shl_ln962_fu_3341_p2 = tmp_V_2_reg_4605 << zext_ln962_fu_3337_p1;

assign sub_ln1374_fu_1388_p2 = (9'd0 - ret_9_fu_1352_p2);

assign sub_ln951_fu_3225_p2 = (32'd40 - l_fu_3221_p1);

assign sub_ln954_fu_3251_p2 = (6'd1 - trunc_ln954_fu_3247_p1);

assign sub_ln962_fu_3332_p2 = (32'd25 - sub_ln951_reg_4612);

assign sub_ln971_fu_3425_p2 = (8'd1 - trunc_ln950_reg_4641_pp0_iter34_reg);

assign tmp_22_fu_1463_p3 = trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_ap_return[32'd42];

assign tmp_23_fu_1501_p3 = trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return[32'd42];

assign tmp_26_fu_1630_p3 = trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_ap_return[32'd42];

assign tmp_27_fu_1672_p3 = trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return[32'd42];

assign tmp_30_fu_1801_p3 = trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_ap_return[32'd42];

assign tmp_31_fu_1843_p3 = trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[32'd42];

assign tmp_34_fu_1972_p3 = trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_ap_return[32'd42];

assign tmp_35_fu_2014_p3 = trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return[32'd42];

assign tmp_38_fu_2143_p3 = trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_ap_return[32'd42];

assign tmp_39_fu_2185_p3 = trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return[32'd42];

assign tmp_42_fu_2314_p3 = trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_ap_return[32'd42];

assign tmp_43_fu_2356_p3 = trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return[32'd42];

assign tmp_46_fu_2485_p3 = trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_ap_return[32'd42];

assign tmp_47_fu_2527_p3 = trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return[32'd42];

assign tmp_50_fu_2656_p3 = trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_ap_return[32'd42];

assign tmp_51_fu_2698_p3 = trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return[32'd42];

assign tmp_54_fu_2827_p3 = trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_ap_return[32'd42];

assign tmp_55_fu_2869_p3 = trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return[32'd42];

assign tmp_58_fu_2998_p3 = trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_ap_return[32'd42];

assign tmp_59_fu_3040_p3 = trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return[32'd42];

assign tmp_62_fu_3156_p3 = trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_ap_return[32'd42];

assign tmp_65_fu_3309_p3 = lsb_index_reg_4618[32'd31];

assign tmp_67_fu_1302_p4 = {{data_V_fu_1298_p1[30:23]}};

assign tmp_68_fu_1316_p4 = {{data_V_1_fu_1312_p1[30:23]}};

assign tmp_V_2_fu_3188_p3 = ((p_Result_30_fu_3176_p3[0:0] == 1'b1) ? tmp_V_fu_3183_p2 : trunc_ln666_121_reg_4589);

assign tmp_V_fu_3183_p2 = (40'd0 - trunc_ln666_121_reg_4589);


always @ (p_Result_31_fu_3205_p3) begin
    if (p_Result_31_fu_3205_p3[0] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd0;
    end else if (p_Result_31_fu_3205_p3[1] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd1;
    end else if (p_Result_31_fu_3205_p3[2] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd2;
    end else if (p_Result_31_fu_3205_p3[3] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd3;
    end else if (p_Result_31_fu_3205_p3[4] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd4;
    end else if (p_Result_31_fu_3205_p3[5] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd5;
    end else if (p_Result_31_fu_3205_p3[6] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd6;
    end else if (p_Result_31_fu_3205_p3[7] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd7;
    end else if (p_Result_31_fu_3205_p3[8] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd8;
    end else if (p_Result_31_fu_3205_p3[9] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd9;
    end else if (p_Result_31_fu_3205_p3[10] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd10;
    end else if (p_Result_31_fu_3205_p3[11] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd11;
    end else if (p_Result_31_fu_3205_p3[12] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd12;
    end else if (p_Result_31_fu_3205_p3[13] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd13;
    end else if (p_Result_31_fu_3205_p3[14] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd14;
    end else if (p_Result_31_fu_3205_p3[15] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd15;
    end else if (p_Result_31_fu_3205_p3[16] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd16;
    end else if (p_Result_31_fu_3205_p3[17] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd17;
    end else if (p_Result_31_fu_3205_p3[18] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd18;
    end else if (p_Result_31_fu_3205_p3[19] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd19;
    end else if (p_Result_31_fu_3205_p3[20] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd20;
    end else if (p_Result_31_fu_3205_p3[21] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd21;
    end else if (p_Result_31_fu_3205_p3[22] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd22;
    end else if (p_Result_31_fu_3205_p3[23] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd23;
    end else if (p_Result_31_fu_3205_p3[24] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd24;
    end else if (p_Result_31_fu_3205_p3[25] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd25;
    end else if (p_Result_31_fu_3205_p3[26] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd26;
    end else if (p_Result_31_fu_3205_p3[27] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd27;
    end else if (p_Result_31_fu_3205_p3[28] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd28;
    end else if (p_Result_31_fu_3205_p3[29] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd29;
    end else if (p_Result_31_fu_3205_p3[30] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd30;
    end else if (p_Result_31_fu_3205_p3[31] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd31;
    end else if (p_Result_31_fu_3205_p3[32] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd32;
    end else if (p_Result_31_fu_3205_p3[33] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd33;
    end else if (p_Result_31_fu_3205_p3[34] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd34;
    end else if (p_Result_31_fu_3205_p3[35] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd35;
    end else if (p_Result_31_fu_3205_p3[36] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd36;
    end else if (p_Result_31_fu_3205_p3[37] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd37;
    end else if (p_Result_31_fu_3205_p3[38] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd38;
    end else if (p_Result_31_fu_3205_p3[39] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd39;
    end else if (p_Result_31_fu_3205_p3[40] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd40;
    end else if (p_Result_31_fu_3205_p3[41] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd41;
    end else if (p_Result_31_fu_3205_p3[42] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd42;
    end else if (p_Result_31_fu_3205_p3[43] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd43;
    end else if (p_Result_31_fu_3205_p3[44] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd44;
    end else if (p_Result_31_fu_3205_p3[45] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd45;
    end else if (p_Result_31_fu_3205_p3[46] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd46;
    end else if (p_Result_31_fu_3205_p3[47] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd47;
    end else if (p_Result_31_fu_3205_p3[48] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd48;
    end else if (p_Result_31_fu_3205_p3[49] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd49;
    end else if (p_Result_31_fu_3205_p3[50] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd50;
    end else if (p_Result_31_fu_3205_p3[51] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd51;
    end else if (p_Result_31_fu_3205_p3[52] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd52;
    end else if (p_Result_31_fu_3205_p3[53] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd53;
    end else if (p_Result_31_fu_3205_p3[54] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd54;
    end else if (p_Result_31_fu_3205_p3[55] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd55;
    end else if (p_Result_31_fu_3205_p3[56] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd56;
    end else if (p_Result_31_fu_3205_p3[57] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd57;
    end else if (p_Result_31_fu_3205_p3[58] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd58;
    end else if (p_Result_31_fu_3205_p3[59] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd59;
    end else if (p_Result_31_fu_3205_p3[60] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd60;
    end else if (p_Result_31_fu_3205_p3[61] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd61;
    end else if (p_Result_31_fu_3205_p3[62] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd62;
    end else if (p_Result_31_fu_3205_p3[63] == 1'b1) begin
        tmp_fu_3213_p3 = 64'd63;
    end else begin
        tmp_fu_3213_p3 = 64'd64;
    end
end

assign tmp_s_fu_3436_p3 = {{p_Result_30_reg_4600_pp0_iter34_reg}, {add_ln971_fu_3430_p2}};

assign trunc_ln1340_10_fu_1697_p4 = {{trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_ap_return[42:6]}};

assign trunc_ln1340_12_fu_1744_p4 = {{trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_ap_return[42:7]}};

assign trunc_ln1340_18_fu_1868_p4 = {{trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_ap_return[42:10]}};

assign trunc_ln1340_20_fu_1915_p4 = {{trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_ap_return[42:11]}};

assign trunc_ln1340_26_fu_2039_p4 = {{trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_ap_return[42:14]}};

assign trunc_ln1340_28_fu_2086_p4 = {{trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_ap_return[42:15]}};

assign trunc_ln1340_34_fu_2210_p4 = {{trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_ap_return[42:18]}};

assign trunc_ln1340_36_fu_2257_p4 = {{trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_ap_return[42:19]}};

assign trunc_ln1340_3_fu_1526_p4 = {{trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_ap_return[42:2]}};

assign trunc_ln1340_42_fu_2381_p4 = {{trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_ap_return[42:22]}};

assign trunc_ln1340_44_fu_2428_p4 = {{trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_ap_return[42:23]}};

assign trunc_ln1340_50_fu_2552_p4 = {{trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_ap_return[42:26]}};

assign trunc_ln1340_52_fu_2599_p4 = {{trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_ap_return[42:27]}};

assign trunc_ln1340_58_fu_2723_p4 = {{trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_ap_return[42:30]}};

assign trunc_ln1340_5_fu_1573_p4 = {{trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_ap_return[42:3]}};

assign trunc_ln1340_60_fu_2770_p4 = {{trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_ap_return[42:31]}};

assign trunc_ln1340_66_fu_2894_p4 = {{trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_ap_return[42:34]}};

assign trunc_ln1340_68_fu_2941_p4 = {{trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_ap_return[42:35]}};

assign trunc_ln1340_74_fu_3065_p4 = {{trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_ap_return[42:38]}};

assign trunc_ln1340_76_fu_3113_p4 = {{trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_ap_return[42:39]}};

assign trunc_ln666_101_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_594_b = $signed(trunc_ln1340_65_reg_4423);

assign trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_add = trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_ap_return[32'd42];

assign trunc_ln666_102_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_884_b = $signed(trunc_ln1340_66_fu_2894_p4);

assign trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_add = (tmp_56_reg_4433 ^ 1'd1);

assign trunc_ln666_104_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_601_b = $signed(trunc_ln1340_67_reg_4439);

assign trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_add = tmp_56_reg_4433;

assign trunc_ln666_105_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_892_b = $signed(trunc_ln1340_68_fu_2941_p4);

assign trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_add = (tmp_57_reg_4464 ^ 1'd1);

assign trunc_ln666_107_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_609_b = $signed(trunc_ln1340_69_reg_4470);

assign trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_add = tmp_57_reg_4464;

assign trunc_ln666_108_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_899_b = $signed(trunc_ln1340_70_reg_4475);

assign trunc_ln666_110_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_616_b = $signed(trunc_ln1340_71_reg_4511);

assign trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_add = tmp_58_reg_4500;

assign trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_b = $signed(trunc_ln1340_72_reg_4516);

assign trunc_ln666_113_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_623_b = $signed(trunc_ln1340_73_reg_4537);

assign trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_add = trunc_ln666_111_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_906_ap_return[32'd42];

assign trunc_ln666_114_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_913_b = $signed(trunc_ln1340_74_fu_3065_p4);

assign trunc_ln666_116_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_630_b = $signed(trunc_ln1340_75_reg_4553);

assign trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_add = tmp_60_reg_4547;

assign trunc_ln666_117_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_921_b = $signed(trunc_ln1340_76_fu_3113_p4);

assign trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_add = tmp_61_reg_4568;

assign trunc_ln666_119_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_928_b = $signed(trunc_ln1340_77_reg_4574);

assign trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_add = (tmp_25_reg_3582 ^ 1'd1);

assign trunc_ln666_11_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_377_b = $signed(trunc_ln1340_6_reg_3588);

assign trunc_ln666_120_addsub_0_0_ap_fixed_40_1_5_3_0_ap_fixed_40_1_0_3_0_ap_uint_1_s_fu_1276_add = (tmp_61_reg_4568 ^ 1'd1);

assign trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_add = tmp_25_reg_3582;

assign trunc_ln666_12_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_667_b = $signed(trunc_ln1340_7_reg_3593);

assign trunc_ln666_14_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_384_b = $signed(trunc_ln1340_8_reg_3624);

assign trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_add = tmp_26_reg_3613;

assign trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_b = $signed(trunc_ln1340_9_reg_3629);

assign trunc_ln666_17_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_391_b = $signed(trunc_ln1340_s_reg_3645);

assign trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_add = trunc_ln666_15_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_674_ap_return[32'd42];

assign trunc_ln666_18_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_681_b = $signed(trunc_ln1340_10_fu_1697_p4);

assign trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_add = tmp_21_reg_3493;

assign trunc_ln666_1_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_638_b = x_V_fu_1438_p4;

assign trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_add = (tmp_28_reg_3655 ^ 1'd1);

assign trunc_ln666_20_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_398_b = $signed(trunc_ln1340_11_reg_3661);

assign trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_add = tmp_28_reg_3655;

assign trunc_ln666_21_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_689_b = $signed(trunc_ln1340_12_fu_1744_p4);

assign trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_add = (tmp_29_reg_3681 ^ 1'd1);

assign trunc_ln666_23_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_406_b = $signed(trunc_ln1340_13_reg_3687);

assign trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_add = tmp_29_reg_3681;

assign trunc_ln666_24_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_696_b = $signed(trunc_ln1340_14_reg_3692);

assign trunc_ln666_26_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_413_b = $signed(trunc_ln1340_15_reg_3723);

assign trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_add = tmp_30_reg_3712;

assign trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_b = $signed(trunc_ln1340_16_reg_3728);

assign trunc_ln666_29_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_420_b = $signed(trunc_ln1340_17_reg_3744);

assign trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_add = trunc_ln666_27_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_703_ap_return[32'd42];

assign trunc_ln666_30_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_710_b = $signed(trunc_ln1340_18_fu_1868_p4);

assign trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_add = (tmp_32_reg_3754 ^ 1'd1);

assign trunc_ln666_32_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_427_b = $signed(trunc_ln1340_19_reg_3760);

assign trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_add = tmp_32_reg_3754;

assign trunc_ln666_33_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_718_b = $signed(trunc_ln1340_20_fu_1915_p4);

assign trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_add = (tmp_33_reg_3780 ^ 1'd1);

assign trunc_ln666_35_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_435_b = $signed(trunc_ln1340_21_reg_3786);

assign trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_add = tmp_33_reg_3780;

assign trunc_ln666_36_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_725_b = $signed(trunc_ln1340_22_reg_3791);

assign trunc_ln666_38_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_442_b = $signed(trunc_ln1340_23_reg_3822);

assign trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_add = tmp_34_reg_3811;

assign trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_b = $signed(trunc_ln1340_24_reg_3827);

assign trunc_ln666_3_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_355_b = $signed(trunc_ln9_reg_3525);

assign trunc_ln666_41_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_449_b = $signed(trunc_ln1340_25_reg_3848);

assign trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_add = trunc_ln666_39_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_732_ap_return[32'd42];

assign trunc_ln666_42_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_739_b = $signed(trunc_ln1340_26_fu_2039_p4);

assign trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_add = (tmp_36_reg_3858 ^ 1'd1);

assign trunc_ln666_44_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_456_b = $signed(trunc_ln1340_27_reg_3864);

assign trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_add = tmp_36_reg_3858;

assign trunc_ln666_45_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_747_b = $signed(trunc_ln1340_28_fu_2086_p4);

assign trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_add = (tmp_37_reg_3894 ^ 1'd1);

assign trunc_ln666_47_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_464_b = $signed(trunc_ln1340_29_reg_3900);

assign trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_add = tmp_37_reg_3894;

assign trunc_ln666_48_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_754_b = $signed(trunc_ln1340_30_reg_3905);

assign trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_add = tmp_22_reg_3514;

assign trunc_ln666_50_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_471_b = $signed(trunc_ln1340_31_reg_3941);

assign trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_add = tmp_38_reg_3930;

assign trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_b = $signed(trunc_ln1340_32_reg_3946);

assign trunc_ln666_53_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_478_b = $signed(trunc_ln1340_33_reg_3967);

assign trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_add = trunc_ln666_51_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_761_ap_return[32'd42];

assign trunc_ln666_54_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_768_b = $signed(trunc_ln1340_34_fu_2210_p4);

assign trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_add = (tmp_40_reg_3977 ^ 1'd1);

assign trunc_ln666_56_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_485_b = $signed(trunc_ln1340_35_reg_3983);

assign trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_add = tmp_40_reg_3977;

assign trunc_ln666_57_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_776_b = $signed(trunc_ln1340_36_fu_2257_p4);

assign trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_add = (tmp_41_reg_4008 ^ 1'd1);

assign trunc_ln666_59_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_493_b = $signed(trunc_ln1340_37_reg_4014);

assign trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_add = tmp_41_reg_4008;

assign trunc_ln666_60_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_783_b = $signed(trunc_ln1340_38_reg_4019);

assign trunc_ln666_62_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_500_b = $signed(trunc_ln1340_39_reg_4055);

assign trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_add = tmp_42_reg_4044;

assign trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_b = $signed(trunc_ln1340_40_reg_4060);

assign trunc_ln666_65_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_507_b = $signed(trunc_ln1340_41_reg_4081);

assign trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_add = trunc_ln666_63_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_790_ap_return[32'd42];

assign trunc_ln666_66_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_797_b = $signed(trunc_ln1340_42_fu_2381_p4);

assign trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_add = (tmp_44_reg_4091 ^ 1'd1);

assign trunc_ln666_68_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_514_b = $signed(trunc_ln1340_43_reg_4097);

assign trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_add = tmp_44_reg_4091;

assign trunc_ln666_69_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_805_b = $signed(trunc_ln1340_44_fu_2428_p4);

assign trunc_ln666_6_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_362_b = $signed(trunc_ln1340_2_reg_3546);

assign trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_add = (tmp_45_reg_4122 ^ 1'd1);

assign trunc_ln666_71_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_522_b = $signed(trunc_ln1340_45_reg_4128);

assign trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_add = tmp_45_reg_4122;

assign trunc_ln666_72_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_812_b = $signed(trunc_ln1340_46_reg_4133);

assign trunc_ln666_74_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_529_b = $signed(trunc_ln1340_47_reg_4169);

assign trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_add = tmp_46_reg_4158;

assign trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_b = $signed(trunc_ln1340_48_reg_4174);

assign trunc_ln666_77_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_536_b = $signed(trunc_ln1340_49_reg_4195);

assign trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_add = trunc_ln666_75_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_819_ap_return[32'd42];

assign trunc_ln666_78_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_826_b = $signed(trunc_ln1340_50_fu_2552_p4);

assign trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_add = trunc_ln666_4_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_645_ap_return[32'd42];

assign trunc_ln666_7_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_652_b = $signed(trunc_ln1340_3_fu_1526_p4);

assign trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_add = (tmp_48_reg_4205 ^ 1'd1);

assign trunc_ln666_80_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_543_b = $signed(trunc_ln1340_51_reg_4211);

assign trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_add = tmp_48_reg_4205;

assign trunc_ln666_81_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_834_b = $signed(trunc_ln1340_52_fu_2599_p4);

assign trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_add = (tmp_49_reg_4236 ^ 1'd1);

assign trunc_ln666_83_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_551_b = $signed(trunc_ln1340_53_reg_4242);

assign trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_add = tmp_49_reg_4236;

assign trunc_ln666_84_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_841_b = $signed(trunc_ln1340_54_reg_4247);

assign trunc_ln666_86_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_558_b = $signed(trunc_ln1340_55_reg_4283);

assign trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_add = tmp_50_reg_4272;

assign trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_b = $signed(trunc_ln1340_56_reg_4288);

assign trunc_ln666_89_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_565_b = $signed(trunc_ln1340_57_reg_4309);

assign trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_add = trunc_ln666_87_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_848_ap_return[32'd42];

assign trunc_ln666_90_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_855_b = $signed(trunc_ln1340_58_fu_2723_p4);

assign trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_add = (tmp_52_reg_4319 ^ 1'd1);

assign trunc_ln666_92_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_572_b = $signed(trunc_ln1340_59_reg_4325);

assign trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_add = tmp_52_reg_4319;

assign trunc_ln666_93_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_863_b = $signed(trunc_ln1340_60_fu_2770_p4);

assign trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_add = (tmp_53_reg_4350 ^ 1'd1);

assign trunc_ln666_95_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_580_b = $signed(trunc_ln1340_61_reg_4356);

assign trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_add = tmp_53_reg_4350;

assign trunc_ln666_96_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_870_b = $signed(trunc_ln1340_62_reg_4361);

assign trunc_ln666_98_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_587_b = $signed(trunc_ln1340_63_reg_4397);

assign trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_add = tmp_54_reg_4386;

assign trunc_ln666_99_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_877_b = $signed(trunc_ln1340_64_reg_4402);

assign trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_add = (tmp_24_reg_3556 ^ 1'd1);

assign trunc_ln666_9_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_369_b = $signed(trunc_ln1340_4_reg_3562);

assign trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_add = tmp_24_reg_3556;

assign trunc_ln666_s_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_bool_s_fu_660_b = $signed(trunc_ln1340_5_fu_1573_p4);

assign trunc_ln950_fu_3265_p1 = tmp_fu_3213_p3[7:0];

assign trunc_ln954_fu_3247_p1 = sub_ln951_fu_3225_p2[5:0];

assign trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_a = x_V_fu_1438_p4;

assign trunc_ln_addsub_0_0_ap_fixed_43_4_5_3_0_ap_fixed_43_4_5_3_0_ap_uint_1_s_fu_348_add = (tmp_21_reg_3493 ^ 1'd1);

assign ush_fu_1394_p3 = ((isNeg_fu_1380_p3[0:0] == 1'b1) ? sub_ln1374_fu_1388_p2 : ret_9_fu_1352_p2);

assign x_V_fu_1438_p4 = {{{{1'd1}, {p_Result_28_reg_3482}}}, {16'd0}};

assign xor_ln182_10_fu_1852_p2 = (tmp_31_fu_1843_p3 ^ 1'd1);

assign xor_ln182_11_fu_1905_p2 = (tmp_32_reg_3754 ^ 1'd1);

assign xor_ln182_12_fu_1958_p2 = (tmp_33_reg_3780 ^ 1'd1);

assign xor_ln182_13_fu_1980_p2 = (tmp_34_fu_1972_p3 ^ 1'd1);

assign xor_ln182_14_fu_2023_p2 = (tmp_35_fu_2014_p3 ^ 1'd1);

assign xor_ln182_15_fu_2076_p2 = (tmp_36_reg_3858 ^ 1'd1);

assign xor_ln182_16_fu_2129_p2 = (tmp_37_reg_3894 ^ 1'd1);

assign xor_ln182_17_fu_2151_p2 = (tmp_38_fu_2143_p3 ^ 1'd1);

assign xor_ln182_18_fu_2194_p2 = (tmp_39_fu_2185_p3 ^ 1'd1);

assign xor_ln182_19_fu_2247_p2 = (tmp_40_reg_3977 ^ 1'd1);

assign xor_ln182_1_fu_1471_p2 = (tmp_22_fu_1463_p3 ^ 1'd1);

assign xor_ln182_20_fu_2300_p2 = (tmp_41_reg_4008 ^ 1'd1);

assign xor_ln182_21_fu_2322_p2 = (tmp_42_fu_2314_p3 ^ 1'd1);

assign xor_ln182_22_fu_2365_p2 = (tmp_43_fu_2356_p3 ^ 1'd1);

assign xor_ln182_23_fu_2418_p2 = (tmp_44_reg_4091 ^ 1'd1);

assign xor_ln182_24_fu_2471_p2 = (tmp_45_reg_4122 ^ 1'd1);

assign xor_ln182_25_fu_2493_p2 = (tmp_46_fu_2485_p3 ^ 1'd1);

assign xor_ln182_26_fu_2536_p2 = (tmp_47_fu_2527_p3 ^ 1'd1);

assign xor_ln182_27_fu_2589_p2 = (tmp_48_reg_4205 ^ 1'd1);

assign xor_ln182_28_fu_2642_p2 = (tmp_49_reg_4236 ^ 1'd1);

assign xor_ln182_29_fu_2664_p2 = (tmp_50_fu_2656_p3 ^ 1'd1);

assign xor_ln182_2_fu_1510_p2 = (tmp_23_fu_1501_p3 ^ 1'd1);

assign xor_ln182_30_fu_2707_p2 = (tmp_51_fu_2698_p3 ^ 1'd1);

assign xor_ln182_31_fu_2760_p2 = (tmp_52_reg_4319 ^ 1'd1);

assign xor_ln182_32_fu_2813_p2 = (tmp_53_reg_4350 ^ 1'd1);

assign xor_ln182_33_fu_2835_p2 = (tmp_54_fu_2827_p3 ^ 1'd1);

assign xor_ln182_34_fu_2878_p2 = (tmp_55_fu_2869_p3 ^ 1'd1);

assign xor_ln182_35_fu_2931_p2 = (tmp_56_reg_4433 ^ 1'd1);

assign xor_ln182_36_fu_2984_p2 = (tmp_57_reg_4464 ^ 1'd1);

assign xor_ln182_37_fu_3006_p2 = (tmp_58_fu_2998_p3 ^ 1'd1);

assign xor_ln182_38_fu_3049_p2 = (tmp_59_fu_3040_p3 ^ 1'd1);

assign xor_ln182_39_fu_3102_p2 = (tmp_60_reg_4547 ^ 1'd1);

assign xor_ln182_3_fu_1563_p2 = (tmp_24_reg_3556 ^ 1'd1);

assign xor_ln182_41_fu_3164_p2 = (tmp_62_fu_3156_p3 ^ 1'd1);

assign xor_ln182_4_fu_1616_p2 = (tmp_25_reg_3582 ^ 1'd1);

assign xor_ln182_5_fu_1638_p2 = (tmp_26_fu_1630_p3 ^ 1'd1);

assign xor_ln182_6_fu_1681_p2 = (tmp_27_fu_1672_p3 ^ 1'd1);

assign xor_ln182_7_fu_1734_p2 = (tmp_28_reg_3655 ^ 1'd1);

assign xor_ln182_8_fu_1787_p2 = (tmp_29_reg_3681 ^ 1'd1);

assign xor_ln182_9_fu_1809_p2 = (tmp_30_fu_1801_p3 ^ 1'd1);

assign xor_ln182_fu_1457_p2 = (tmp_21_reg_3493 ^ 1'd1);

assign xor_ln956_fu_3316_p2 = (tmp_65_fu_3309_p3 ^ 1'd1);

assign y_V_fu_1366_p4 = {{{{1'd1}, {p_Result_29_fu_1362_p1}}}, {16'd0}};

assign zext_ln1026_fu_1336_p1 = tmp_67_fu_1302_p4;

assign zext_ln1306_fu_1406_p1 = $unsigned(sext_ln1306_fu_1402_p1);

assign zext_ln1494_fu_1326_p1 = tmp_68_fu_1316_p4;

assign zext_ln710_2_fu_1376_p1 = y_V_fu_1366_p4;

assign zext_ln954_fu_3274_p1 = sub_ln954_reg_4630;

assign zext_ln956_fu_3283_p1 = lsb_index_reg_4618;

assign zext_ln958_1_fu_3415_p1 = m_4_reg_4646;

assign zext_ln958_fu_3383_p1 = m_fu_3375_p3;

assign zext_ln961_fu_3358_p1 = add_ln961_fu_3353_p2;

assign zext_ln962_fu_3337_p1 = sub_ln962_fu_3332_p2;

assign zext_ln968_fu_3387_p1 = select_ln961_fu_3367_p3;

endmodule //qpsk_hls_top_atan2_generic_float_s
