#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Sep  7 15:19:40 2022
# Process ID: 14400
# Current directory: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1576 C:\Users\ekarabu\Desktop\Aydin_amro\github_files\Scheduling-PR\profiling_proj\profiling_proj.xpr
# Log file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/vivado.log
# Journal file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 954.273 ; gain = 191.922
open_run impl_1
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_board.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_board.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_early.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper.xdc]
Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/.Xil/Vivado-14400-diomedes/dcp6/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.567 . Memory (MB): peak = 1304.234 ; gain = 7.449
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.568 . Memory (MB): peak = 1304.234 ; gain = 7.449
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1479.793 ; gain = 521.441
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  7 15:20:42 2022...
