//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_60
.address_size 64

	// .globl	__raygen__thinlens_chroma_camera
.const .align 8 .b8 params[288];

.visible .entry __raygen__thinlens_chroma_camera()
{
	.local .align 16 .b8 	__local_depot0[320];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<124>;
	.reg .f32 	%f<1107>;
	.reg .b32 	%r<795>;
	.reg .b64 	%rd<82>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	add.u64 	%rd1, %SPL, 0;
	add.u64 	%rd2, %SPL, 64;
	add.u64 	%rd3, %SPL, 128;
	ld.const.v2.u32 	{%r184, %r185}, [params+64];
	// begin inline asm
	call (%r181), _optix_get_launch_index_x, ();
	// end inline asm
	ld.const.u64 	%rd20, [params+16];
	cvta.to.global.u64 	%rd21, %rd20;
	mul.wide.u32 	%rd22, %r181, 8;
	add.s64 	%rd23, %rd21, %rd22;
	ld.global.v2.u32 	{%r186, %r187}, [%rd23];
	setp.ge.s32 	%p1, %r186, %r184;
	setp.ge.s32 	%p2, %r187, %r185;
	or.pred  	%p3, %p2, %p1;
	@%p3 bra 	$L__BB0_117;

	mad.lo.s32 	%r188, %r187, %r184, %r186;
	ld.const.v2.u32 	{%r189, %r190}, [params+8];
	shl.b32 	%r193, %r189, 4;
	add.s32 	%r194, %r193, -1556008596;
	add.s32 	%r195, %r189, -1640531527;
	shr.u32 	%r196, %r189, 5;
	add.s32 	%r197, %r196, -939442524;
	xor.b32  	%r198, %r194, %r195;
	xor.b32  	%r199, %r198, %r197;
	add.s32 	%r200, %r188, %r199;
	shl.b32 	%r201, %r200, 4;
	add.s32 	%r202, %r201, -1383041155;
	add.s32 	%r203, %r200, -1640531527;
	xor.b32  	%r204, %r202, %r203;
	shr.u32 	%r205, %r200, 5;
	add.s32 	%r206, %r205, 2123724318;
	xor.b32  	%r207, %r204, %r206;
	add.s32 	%r208, %r207, %r189;
	shl.b32 	%r209, %r208, 4;
	add.s32 	%r210, %r209, -1556008596;
	add.s32 	%r211, %r208, 1013904242;
	shr.u32 	%r212, %r208, 5;
	add.s32 	%r213, %r212, -939442524;
	xor.b32  	%r214, %r210, %r211;
	xor.b32  	%r215, %r214, %r213;
	add.s32 	%r216, %r215, %r200;
	shl.b32 	%r217, %r216, 4;
	add.s32 	%r218, %r217, -1383041155;
	add.s32 	%r219, %r216, 1013904242;
	xor.b32  	%r220, %r218, %r219;
	shr.u32 	%r221, %r216, 5;
	add.s32 	%r222, %r221, 2123724318;
	xor.b32  	%r223, %r220, %r222;
	add.s32 	%r224, %r223, %r208;
	shl.b32 	%r225, %r224, 4;
	add.s32 	%r226, %r225, -1556008596;
	add.s32 	%r227, %r224, -626627285;
	shr.u32 	%r228, %r224, 5;
	add.s32 	%r229, %r228, -939442524;
	xor.b32  	%r230, %r226, %r227;
	xor.b32  	%r231, %r230, %r229;
	add.s32 	%r232, %r231, %r216;
	shl.b32 	%r233, %r232, 4;
	add.s32 	%r234, %r233, -1383041155;
	add.s32 	%r235, %r232, -626627285;
	xor.b32  	%r236, %r234, %r235;
	shr.u32 	%r237, %r232, 5;
	add.s32 	%r238, %r237, 2123724318;
	xor.b32  	%r239, %r236, %r238;
	add.s32 	%r240, %r239, %r224;
	shl.b32 	%r241, %r240, 4;
	add.s32 	%r242, %r241, -1556008596;
	add.s32 	%r243, %r240, 2027808484;
	shr.u32 	%r244, %r240, 5;
	add.s32 	%r245, %r244, -939442524;
	xor.b32  	%r246, %r242, %r243;
	xor.b32  	%r247, %r246, %r245;
	add.s32 	%r248, %r247, %r232;
	shl.b32 	%r249, %r248, 4;
	add.s32 	%r250, %r249, -1383041155;
	add.s32 	%r251, %r248, 2027808484;
	xor.b32  	%r252, %r250, %r251;
	shr.u32 	%r253, %r248, 5;
	add.s32 	%r254, %r253, 2123724318;
	xor.b32  	%r255, %r252, %r254;
	add.s32 	%r256, %r255, %r240;
	shl.b32 	%r257, %r256, 4;
	add.s32 	%r258, %r257, -1556008596;
	add.s32 	%r259, %r256, 387276957;
	shr.u32 	%r260, %r256, 5;
	add.s32 	%r261, %r260, -939442524;
	xor.b32  	%r262, %r258, %r259;
	xor.b32  	%r263, %r262, %r261;
	add.s32 	%r264, %r263, %r248;
	shl.b32 	%r265, %r264, 4;
	add.s32 	%r266, %r265, -1383041155;
	add.s32 	%r267, %r264, 387276957;
	xor.b32  	%r268, %r266, %r267;
	shr.u32 	%r269, %r264, 5;
	add.s32 	%r270, %r269, 2123724318;
	xor.b32  	%r271, %r268, %r270;
	add.s32 	%r272, %r271, %r256;
	shl.b32 	%r273, %r272, 4;
	add.s32 	%r274, %r273, -1556008596;
	add.s32 	%r275, %r272, -1253254570;
	shr.u32 	%r276, %r272, 5;
	add.s32 	%r277, %r276, -939442524;
	xor.b32  	%r278, %r274, %r275;
	xor.b32  	%r279, %r278, %r277;
	add.s32 	%r280, %r279, %r264;
	shl.b32 	%r281, %r280, 4;
	add.s32 	%r282, %r281, -1383041155;
	add.s32 	%r283, %r280, -1253254570;
	xor.b32  	%r284, %r282, %r283;
	shr.u32 	%r285, %r280, 5;
	add.s32 	%r286, %r285, 2123724318;
	xor.b32  	%r287, %r284, %r286;
	add.s32 	%r288, %r287, %r272;
	shl.b32 	%r289, %r288, 4;
	add.s32 	%r290, %r289, -1556008596;
	add.s32 	%r291, %r288, 1401181199;
	shr.u32 	%r292, %r288, 5;
	add.s32 	%r293, %r292, -939442524;
	xor.b32  	%r294, %r290, %r291;
	xor.b32  	%r295, %r294, %r293;
	add.s32 	%r296, %r295, %r280;
	shl.b32 	%r297, %r296, 4;
	add.s32 	%r298, %r297, -1383041155;
	add.s32 	%r299, %r296, 1401181199;
	xor.b32  	%r300, %r298, %r299;
	shr.u32 	%r301, %r296, 5;
	add.s32 	%r302, %r301, 2123724318;
	xor.b32  	%r303, %r300, %r302;
	add.s32 	%r304, %r303, %r288;
	shl.b32 	%r305, %r304, 4;
	add.s32 	%r306, %r305, -1556008596;
	add.s32 	%r307, %r304, -239350328;
	shr.u32 	%r308, %r304, 5;
	add.s32 	%r309, %r308, -939442524;
	xor.b32  	%r310, %r306, %r307;
	xor.b32  	%r311, %r310, %r309;
	add.s32 	%r312, %r311, %r296;
	shl.b32 	%r313, %r312, 4;
	add.s32 	%r314, %r313, -1383041155;
	add.s32 	%r315, %r312, -239350328;
	xor.b32  	%r316, %r314, %r315;
	shr.u32 	%r317, %r312, 5;
	add.s32 	%r318, %r317, 2123724318;
	xor.b32  	%r319, %r316, %r318;
	add.s32 	%r320, %r319, %r304;
	shl.b32 	%r321, %r320, 4;
	add.s32 	%r322, %r321, -1556008596;
	add.s32 	%r323, %r320, -1879881855;
	shr.u32 	%r324, %r320, 5;
	add.s32 	%r325, %r324, -939442524;
	xor.b32  	%r326, %r322, %r323;
	xor.b32  	%r327, %r326, %r325;
	add.s32 	%r328, %r327, %r312;
	shl.b32 	%r329, %r328, 4;
	add.s32 	%r330, %r329, -1383041155;
	add.s32 	%r331, %r328, -1879881855;
	xor.b32  	%r332, %r330, %r331;
	shr.u32 	%r333, %r328, 5;
	add.s32 	%r334, %r333, 2123724318;
	xor.b32  	%r335, %r332, %r334;
	add.s32 	%r336, %r335, %r320;
	shl.b32 	%r337, %r336, 4;
	add.s32 	%r338, %r337, -1556008596;
	add.s32 	%r339, %r336, 774553914;
	shr.u32 	%r340, %r336, 5;
	add.s32 	%r341, %r340, -939442524;
	xor.b32  	%r342, %r338, %r339;
	xor.b32  	%r343, %r342, %r341;
	add.s32 	%r344, %r343, %r328;
	shl.b32 	%r345, %r344, 4;
	add.s32 	%r346, %r345, -1383041155;
	add.s32 	%r347, %r344, 774553914;
	xor.b32  	%r348, %r346, %r347;
	shr.u32 	%r349, %r344, 5;
	add.s32 	%r350, %r349, 2123724318;
	xor.b32  	%r351, %r348, %r350;
	add.s32 	%r352, %r351, %r336;
	shl.b32 	%r353, %r352, 4;
	add.s32 	%r354, %r353, -1556008596;
	add.s32 	%r355, %r352, -865977613;
	shr.u32 	%r356, %r352, 5;
	add.s32 	%r357, %r356, -939442524;
	xor.b32  	%r358, %r354, %r355;
	xor.b32  	%r359, %r358, %r357;
	add.s32 	%r360, %r359, %r344;
	shl.b32 	%r361, %r360, 4;
	add.s32 	%r362, %r361, -1383041155;
	add.s32 	%r363, %r360, -865977613;
	xor.b32  	%r364, %r362, %r363;
	shr.u32 	%r365, %r360, 5;
	add.s32 	%r366, %r365, 2123724318;
	xor.b32  	%r367, %r364, %r366;
	add.s32 	%r368, %r367, %r352;
	shl.b32 	%r369, %r368, 4;
	add.s32 	%r370, %r369, -1556008596;
	add.s32 	%r371, %r368, 1788458156;
	shr.u32 	%r372, %r368, 5;
	add.s32 	%r373, %r372, -939442524;
	xor.b32  	%r374, %r370, %r371;
	xor.b32  	%r375, %r374, %r373;
	add.s32 	%r376, %r375, %r360;
	shl.b32 	%r377, %r376, 4;
	add.s32 	%r378, %r377, -1383041155;
	add.s32 	%r379, %r376, 1788458156;
	xor.b32  	%r380, %r378, %r379;
	shr.u32 	%r381, %r376, 5;
	add.s32 	%r382, %r381, 2123724318;
	xor.b32  	%r383, %r380, %r382;
	add.s32 	%r384, %r383, %r368;
	shl.b32 	%r385, %r384, 4;
	add.s32 	%r386, %r385, -1556008596;
	add.s32 	%r387, %r384, 147926629;
	shr.u32 	%r388, %r384, 5;
	add.s32 	%r389, %r388, -939442524;
	xor.b32  	%r390, %r386, %r387;
	xor.b32  	%r391, %r390, %r389;
	add.s32 	%r392, %r391, %r376;
	shl.b32 	%r393, %r392, 4;
	add.s32 	%r394, %r393, -1383041155;
	add.s32 	%r395, %r392, 147926629;
	xor.b32  	%r396, %r394, %r395;
	shr.u32 	%r397, %r392, 5;
	add.s32 	%r398, %r397, 2123724318;
	xor.b32  	%r399, %r396, %r398;
	add.s32 	%r400, %r399, %r384;
	shl.b32 	%r401, %r400, 4;
	add.s32 	%r402, %r401, -1556008596;
	add.s32 	%r403, %r400, -1492604898;
	shr.u32 	%r404, %r400, 5;
	add.s32 	%r405, %r404, -939442524;
	xor.b32  	%r406, %r402, %r403;
	xor.b32  	%r407, %r406, %r405;
	add.s32 	%r408, %r407, %r392;
	shl.b32 	%r409, %r408, 4;
	add.s32 	%r410, %r409, -1383041155;
	add.s32 	%r411, %r408, -1492604898;
	xor.b32  	%r412, %r410, %r411;
	shr.u32 	%r413, %r408, 5;
	add.s32 	%r414, %r413, 2123724318;
	xor.b32  	%r415, %r412, %r414;
	add.s32 	%r416, %r415, %r400;
	shl.b32 	%r417, %r416, 4;
	add.s32 	%r418, %r417, -1556008596;
	add.s32 	%r419, %r416, 1161830871;
	shr.u32 	%r420, %r416, 5;
	add.s32 	%r421, %r420, -939442524;
	xor.b32  	%r422, %r418, %r419;
	xor.b32  	%r423, %r422, %r421;
	add.s32 	%r424, %r423, %r408;
	shl.b32 	%r425, %r424, 4;
	add.s32 	%r426, %r425, -1383041155;
	add.s32 	%r427, %r424, 1161830871;
	xor.b32  	%r428, %r426, %r427;
	shr.u32 	%r429, %r424, 5;
	add.s32 	%r430, %r429, 2123724318;
	xor.b32  	%r431, %r428, %r430;
	add.s32 	%r432, %r431, %r416;
	shl.b32 	%r433, %r432, 4;
	add.s32 	%r434, %r433, -1556008596;
	add.s32 	%r435, %r432, -478700656;
	shr.u32 	%r436, %r432, 5;
	add.s32 	%r437, %r436, -939442524;
	xor.b32  	%r438, %r434, %r435;
	xor.b32  	%r439, %r438, %r437;
	add.s32 	%r759, %r439, %r424;
	add.u64 	%rd25, %SPL, 144;
	add.s64 	%rd5, %rd25, 28;
	st.local.u32 	[%rd25+28], %r759;
	setp.eq.s32 	%p4, %r190, 0;
	mov.f32 	%f989, 0f3F000000;
	mov.f32 	%f990, %f989;
	@%p4 bra 	$L__BB0_3;

	mad.lo.s32 	%r440, %r759, 1664525, 1013904223;
	and.b32  	%r441, %r440, 16777215;
	cvt.rn.f32.u32 	%f317, %r441;
	mov.f32 	%f318, 0f4B800000;
	div.approx.ftz.f32 	%f989, %f317, %f318;
	mad.lo.s32 	%r759, %r440, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r759;
	and.b32  	%r442, %r759, 16777215;
	cvt.rn.f32.u32 	%f319, %r442;
	div.approx.ftz.f32 	%f990, %f319, %f318;

$L__BB0_3:
	cvt.rn.f32.s32 	%f320, %r186;
	add.ftz.f32 	%f321, %f989, %f320;
	cvt.rn.f32.s32 	%f322, %r187;
	add.ftz.f32 	%f323, %f990, %f322;
	mad.lo.s32 	%r443, %r759, 1664525, 1013904223;
	and.b32  	%r444, %r443, 16777215;
	cvt.rn.f32.u32 	%f324, %r444;
	mov.f32 	%f325, 0f4B800000;
	div.approx.ftz.f32 	%f326, %f324, %f325;
	add.ftz.f32 	%f5, %f326, %f326;
	add.ftz.f32 	%f6, %f5, 0fBF800000;
	mov.f32 	%f327, 0f3F800000;
	ld.const.f32 	%f328, [params+188];
	mul.ftz.f32 	%f329, %f328, %f6;
	ld.const.f32 	%f330, [params+244];
	mul.ftz.f32 	%f331, %f330, %f6;
	sub.ftz.f32 	%f332, %f327, %f329;
	sub.ftz.f32 	%f333, %f327, %f331;
	cvt.rn.f32.s32 	%f334, %r184;
	div.approx.ftz.f32 	%f335, %f321, %f334;
	cvt.rn.f32.s32 	%f336, %r185;
	div.approx.ftz.f32 	%f337, %f323, %f336;
	fma.rn.ftz.f32 	%f338, %f335, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f339, %f337, 0f40000000, 0fBF800000;
	mul.ftz.f32 	%f340, %f333, %f338;
	mul.ftz.f32 	%f341, %f333, %f339;
	ld.const.v2.f32 	{%f342, %f343}, [params+80];
	ld.const.v2.f32 	{%f344, %f345}, [params+88];
	ld.const.v2.f32 	{%f346, %f347}, [params+96];
	ld.const.v2.f32 	{%f350, %f351}, [params+104];
	ld.const.v2.f32 	{%f352, %f353}, [params+112];
	mul.ftz.f32 	%f356, %f341, %f352;
	mul.ftz.f32 	%f357, %f341, %f353;
	ld.const.f32 	%f358, [params+120];
	mul.ftz.f32 	%f359, %f341, %f358;
	fma.rn.ftz.f32 	%f360, %f346, %f340, %f356;
	fma.rn.ftz.f32 	%f361, %f340, %f347, %f357;
	fma.rn.ftz.f32 	%f362, %f340, %f350, %f359;
	ld.const.v2.f32 	{%f363, %f364}, [params+128];
	add.ftz.f32 	%f367, %f360, %f363;
	add.ftz.f32 	%f368, %f361, %f364;
	ld.const.f32 	%f369, [params+136];
	add.ftz.f32 	%f370, %f362, %f369;
	mul.ftz.f32 	%f371, %f332, %f345;
	fma.rn.ftz.f32 	%f14, %f367, %f371, %f342;
	fma.rn.ftz.f32 	%f15, %f368, %f371, %f343;
	fma.rn.ftz.f32 	%f16, %f370, %f371, %f344;
	mad.lo.s32 	%r445, %r443, 1664525, 1013904223;
	and.b32  	%r446, %r445, 16777215;
	cvt.rn.f32.u32 	%f372, %r446;
	div.approx.ftz.f32 	%f373, %f372, %f325;
	mad.lo.s32 	%r447, %r445, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r447;
	and.b32  	%r448, %r447, 16777215;
	cvt.rn.f32.u32 	%f374, %r448;
	div.approx.ftz.f32 	%f375, %f374, %f325;
	fma.rn.ftz.f32 	%f17, %f373, 0f40000000, 0fBF800000;
	fma.rn.ftz.f32 	%f18, %f375, 0f40000000, 0fBF800000;
	neg.ftz.f32 	%f992, %f18;
	setp.gt.ftz.f32 	%p5, %f17, %f992;
	@%p5 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_4;

$L__BB0_8:
	setp.gt.ftz.f32 	%p8, %f17, %f18;
	@%p8 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_9;

$L__BB0_10:
	div.approx.ftz.f32 	%f385, %f18, %f17;
	mul.ftz.f32 	%f991, %f385, 0f3F490FDB;
	mov.f32 	%f992, %f17;
	bra.uni 	$L__BB0_11;

$L__BB0_4:
	setp.lt.ftz.f32 	%p6, %f17, %f18;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_5;

$L__BB0_7:
	neg.ftz.f32 	%f992, %f17;
	div.approx.ftz.f32 	%f380, %f18, %f17;
	add.ftz.f32 	%f381, %f380, 0f40800000;
	mul.ftz.f32 	%f991, %f381, 0f3F490FDB;
	bra.uni 	$L__BB0_11;

$L__BB0_9:
	div.approx.ftz.f32 	%f382, %f17, %f18;
	mov.f32 	%f383, 0f40000000;
	sub.ftz.f32 	%f384, %f383, %f382;
	mul.ftz.f32 	%f991, %f384, 0f3F490FDB;
	mov.f32 	%f992, %f18;
	bra.uni 	$L__BB0_11;

$L__BB0_5:
	setp.eq.ftz.f32 	%p7, %f18, 0f00000000;
	mov.f32 	%f991, 0f00000000;
	@%p7 bra 	$L__BB0_11;

	div.approx.ftz.f32 	%f377, %f17, %f18;
	mov.f32 	%f378, 0f40C00000;
	sub.ftz.f32 	%f379, %f378, %f377;
	mul.ftz.f32 	%f991, %f379, 0f3F490FDB;

$L__BB0_11:
	sub.ftz.f32 	%f387, %f327, %f351;
	fma.rn.ftz.f32 	%f388, %f387, %f992, %f351;
	cos.approx.ftz.f32 	%f389, %f991;
	mul.ftz.f32 	%f390, %f389, %f388;
	sin.approx.ftz.f32 	%f391, %f991;
	mul.ftz.f32 	%f392, %f388, %f391;
	ld.const.v2.f32 	{%f393, %f394}, [params+144];
	ld.const.f32 	%f397, [params+152];
	ld.const.v2.f32 	{%f398, %f399}, [params+160];
	mul.ftz.f32 	%f402, %f392, %f398;
	mul.ftz.f32 	%f403, %f392, %f399;
	ld.const.f32 	%f404, [params+168];
	mul.ftz.f32 	%f405, %f392, %f404;
	fma.rn.ftz.f32 	%f406, %f390, %f393, %f402;
	fma.rn.ftz.f32 	%f407, %f390, %f394, %f403;
	fma.rn.ftz.f32 	%f408, %f390, %f397, %f405;
	ld.const.f32 	%f409, [params+124];
	fma.rn.ftz.f32 	%f27, %f409, %f408, %f344;
	fma.rn.ftz.f32 	%f31, %f409, %f406, %f342;
	sub.ftz.f32 	%f410, %f14, %f31;
	fma.rn.ftz.f32 	%f32, %f409, %f407, %f343;
	sub.ftz.f32 	%f411, %f15, %f32;
	sub.ftz.f32 	%f412, %f16, %f27;
	mul.ftz.f32 	%f413, %f411, %f411;
	fma.rn.ftz.f32 	%f414, %f410, %f410, %f413;
	fma.rn.ftz.f32 	%f415, %f412, %f412, %f414;
	rsqrt.approx.ftz.f32 	%f416, %f415;
	mul.ftz.f32 	%f28, %f416, %f410;
	mul.ftz.f32 	%f29, %f416, %f411;
	mul.ftz.f32 	%f30, %f416, %f412;
	mov.u32 	%r449, 268435456;
	st.local.u32 	[%rd5+-16], %r449;
	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+100], {%f28, %f29};
	st.local.f32 	[%rd5+108], %f30;
	setp.gt.ftz.f32 	%p9, %f5, 0f3F800000;
	@%p9 bra 	$L__BB0_13;
	bra.uni 	$L__BB0_12;

$L__BB0_13:
	add.ftz.f32 	%f419, %f6, %f6;
	mov.f32 	%f420, 0f40000000;
	sub.ftz.f32 	%f1071, %f420, %f419;
	add.ftz.f32 	%f1072, %f419, %f419;
	mov.f32 	%f1070, 0f00000000;
	bra.uni 	$L__BB0_14;

$L__BB0_12:
	mov.f32 	%f417, 0f40000000;
	add.ftz.f32 	%f1071, %f5, %f5;
	sub.ftz.f32 	%f418, %f417, %f1071;
	add.ftz.f32 	%f1070, %f418, %f418;
	mov.f32 	%f1072, 0f00000000;

$L__BB0_14:
	st.local.v2.f32 	[%rd5+20], {%f1070, %f1071};
	st.local.f32 	[%rd5+28], %f1072;
	st.local.f32 	[%rd5+112], %f5;
	mov.u32 	%r760, 285212672;
	mov.u32 	%r768, 0;
	st.local.v4.u32 	[%rd5+-28], {%r768, %r768, %r768, %r760};
	st.local.v2.f32 	[%rd5+-12], {%f327, %f327};
	mov.u32 	%r454, 1065353216;
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1001, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f327, %f327, %f327, %f1001};
	st.local.u32 	[%rd5+48], %r768;
	st.local.v4.f32 	[%rd5+116], {%f1001, %f1001, %f1001, %f327};
	st.local.v4.u32 	[%rd5+4], {%r768, %r768, %r454, %r768};
	st.local.u32 	[%rd5+96], %r454;
	ld.const.u32 	%r8, [params+252];
	setp.eq.s32 	%p10, %r8, 0;
	mov.u32 	%r787, -1;
	mov.f32 	%f1000, %f1001;
	mov.f32 	%f999, %f1001;
	mov.f32 	%f1066, %f1001;
	mov.f32 	%f1067, %f1001;
	mov.f32 	%f1068, %f1001;
	mov.u32 	%r788, %r787;
	@%p10 bra 	$L__BB0_41;

	add.u64 	%rd79, %SP, 144;
	ld.const.u64 	%rd6, [params+280];
	ld.const.f32 	%f47, [params+76];
	shr.u64 	%rd27, %rd79, 32;
	cvt.u32.u64 	%r9, %rd27;
	cvt.u32.u64 	%r10, %rd79;
	ld.const.u32 	%r11, [params+248];
	ld.const.v2.f32 	{%f434, %f435}, [params+232];
	ld.const.f32 	%f50, [params+240];
	mov.u32 	%r767, %r787;
	mov.f32 	%f1012, %f1072;
	mov.f32 	%f1011, %f1071;
	mov.f32 	%f1010, %f1070;

$L__BB0_16:
	ld.local.v4.f32 	{%f437, %f438, %f439, %f440}, [%rd5+100];
	neg.ftz.f32 	%f441, %f439;
	neg.ftz.f32 	%f442, %f438;
	neg.ftz.f32 	%f443, %f437;
	st.local.v2.f32 	[%rd5+84], {%f443, %f442};
	st.local.f32 	[%rd5+92], %f441;
	st.local.v2.f32 	[%rd5+132], {%f327, %f327};
	mov.f32 	%f1009, 0f5A0E1BCA;
	mov.u32 	%r459, 1510874058;
	st.local.u32 	[%rd5+80], %r459;
	and.b32  	%r16, %r760, 822083586;
	st.local.u32 	[%rd5+-16], %r16;
	setp.lt.s32 	%p11, %r767, 0;
	@%p11 bra 	$L__BB0_21;

	or.b32  	%r460, %r16, 4096;
	st.local.u32 	[%rd5+-16], %r460;
	mul.wide.s32 	%rd28, %r767, 16;
	add.s64 	%rd7, %rd1, %rd28;
	ld.local.v4.f32 	{%f445, %f446, %f447, %f448}, [%rd7];
	add.s64 	%rd29, %rd2, %rd28;
	ld.local.v4.f32 	{%f453, %f454, %f455, %f456}, [%rd29];
	st.local.v4.f32 	[%rd5+52], {%f453, %f454, %f455, %f456};
	mul.wide.s32 	%rd30, %r767, 4;
	add.s64 	%rd31, %rd3, %rd30;
	ld.local.f32 	%f63, [%rd31];
	st.local.v4.f32 	[%rd5+36], {%f445, %f446, %f447, %f63};
	st.local.f32 	[%rd5+132], %f448;
	setp.eq.s32 	%p12, %r767, 0;
	@%p12 bra 	$L__BB0_19;

	ld.local.f32 	%f461, [%rd7+-4];
	st.local.f32 	[%rd5+136], %f461;

$L__BB0_19:
	setp.leu.ftz.f32 	%p13, %f63, 0f00000000;
	@%p13 bra 	$L__BB0_21;

	ld.local.u32 	%r461, [%rd5];
	mad.lo.s32 	%r462, %r461, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r462;
	and.b32  	%r463, %r462, 16777215;
	cvt.rn.f32.u32 	%f463, %r463;
	div.approx.ftz.f32 	%f465, %f463, %f325;
	lg2.approx.ftz.f32 	%f466, %f465;
	mul.ftz.f32 	%f467, %f466, 0fBF317218;
	mul.ftz.f32 	%f1009, %f467, %f63;

$L__BB0_21:
	ld.local.v4.f32 	{%f477, %f478, %f479, %f480}, [%rd5+68];
	mov.u32 	%r534, 0;
	mov.u32 	%r497, 1;
	mov.u32 	%r500, 2;
	mov.f32 	%f476, 0f00000000;
	mov.u32 	%r502, 4;
	mov.u32 	%r506, -1;
	// begin inline asm
	call(%r464,%r465,%r466,%r467,%r468,%r469,%r470,%r471,%r472,%r473,%r474,%r475,%r476,%r477,%r478,%r479,%r480,%r481,%r482,%r483,%r484,%r485,%r486,%r487,%r488,%r489,%r490,%r491,%r492,%r493,%r494,%r495),_optix_trace_typed_32,(%r534,%rd6,%f477,%f478,%f479,%f437,%f438,%f439,%f47,%f1009,%f476,%r497,%r534,%r534,%r500,%r534,%r502,%r9,%r10,%r506,%r506,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534,%r534);
	// end inline asm
	ld.local.u32 	%r535, [%rd5+16];
	add.s32 	%r768, %r535, 1;
	st.local.u32 	[%rd5+16], %r768;
	setp.ne.s32 	%p14, %r535, 0;
	@%p14 bra 	$L__BB0_23;

	ld.local.v4.f32 	{%f481, %f482, %f483, %f484}, [%rd5+68];
	add.ftz.f32 	%f1068, %f1068, %f481;
	add.ftz.f32 	%f1067, %f1067, %f482;
	add.ftz.f32 	%f1066, %f1066, %f483;
	mov.u32 	%r787, %r467;
	mov.u32 	%r788, %r466;

$L__BB0_23:
	ld.local.u32 	%r54, [%rd5+-16];
	and.b32  	%r760, %r54, -805306369;
	st.local.u32 	[%rd5+-16], %r760;
	and.b32  	%r536, %r54, 4096;
	setp.eq.s32 	%p15, %r536, 0;
	@%p15 bra 	$L__BB0_31;

	and.b32  	%r56, %r54, 512;
	setp.eq.s32 	%p16, %r56, 0;
	@%p16 bra 	$L__BB0_27;
	bra.uni 	$L__BB0_25;

$L__BB0_27:
	ld.local.f32 	%f1009, [%rd5+80];
	bra.uni 	$L__BB0_28;

$L__BB0_25:
	st.local.f32 	[%rd5+80], %f1009;
	ld.local.v4.f32 	{%f488, %f489, %f490, %f491}, [%rd5+100];
	ld.local.v4.f32 	{%f495, %f496, %f497, %f498}, [%rd5+68];
	fma.rn.ftz.f32 	%f502, %f1009, %f489, %f496;
	fma.rn.ftz.f32 	%f503, %f1009, %f488, %f495;
	st.local.v2.f32 	[%rd5+68], {%f503, %f502};
	fma.rn.ftz.f32 	%f504, %f1009, %f490, %f497;
	st.local.f32 	[%rd5+76], %f504;
	setp.lt.u32 	%p17, %r768, %r8;
	@%p17 bra 	$L__BB0_28;

	ld.local.v4.f32 	{%f505, %f506, %f507, %f508}, [%rd5+-28];
	add.ftz.f32 	%f512, %f435, %f506;
	add.ftz.f32 	%f513, %f434, %f505;
	st.local.v2.f32 	[%rd5+-28], {%f513, %f512};
	add.ftz.f32 	%f514, %f50, %f507;
	st.local.f32 	[%rd5+-20], %f514;

$L__BB0_28:
	ld.local.v4.f32 	{%f515, %f516, %f517, %f518}, [%rd5+36];
	add.ftz.f32 	%f522, %f515, 0f38D1B717;
	add.ftz.f32 	%f523, %f516, 0f38D1B717;
	add.ftz.f32 	%f524, %f517, 0f38D1B717;
	neg.ftz.f32 	%f525, %f1009;
	div.approx.ftz.f32 	%f526, %f525, %f522;
	div.approx.ftz.f32 	%f527, %f525, %f523;
	div.approx.ftz.f32 	%f528, %f525, %f524;
	mul.ftz.f32 	%f529, %f526, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f74, %f529;
	mul.ftz.f32 	%f530, %f527, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f75, %f530;
	mul.ftz.f32 	%f531, %f528, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f76, %f531;
	mul.ftz.f32 	%f1010, %f1010, %f74;
	mul.ftz.f32 	%f1011, %f1011, %f75;
	mul.ftz.f32 	%f1012, %f1012, %f76;
	and.b32  	%r537, %r54, 16777216;
	setp.eq.s32 	%p18, %r537, 0;
	@%p18 bra 	$L__BB0_31;

	ld.local.v4.f32 	{%f532, %f533, %f534, %f535}, [%rd5+-12];
	mul.ftz.f32 	%f539, %f75, %f533;
	mul.ftz.f32 	%f540, %f74, %f532;
	st.local.v2.f32 	[%rd5+-12], {%f540, %f539};
	mul.ftz.f32 	%f541, %f76, %f534;
	st.local.f32 	[%rd5+-4], %f541;
	@%p16 bra 	$L__BB0_31;

	and.b32  	%r760, %r54, -822083585;
	st.local.u32 	[%rd5+-16], %r760;

$L__BB0_31:
	ld.local.v4.f32 	{%f542, %f543, %f544, %f545}, [%rd5+-28];
	fma.rn.ftz.f32 	%f999, %f1010, %f542, %f999;
	fma.rn.ftz.f32 	%f1000, %f1011, %f543, %f1000;
	fma.rn.ftz.f32 	%f1001, %f1012, %f544, %f1001;
	ld.local.f32 	%f549, [%rd5+32];
	setp.le.ftz.f32 	%p20, %f549, 0f00000000;
	setp.lt.s32 	%p21, %r760, 0;
	or.pred  	%p22, %p21, %p20;
	@%p22 bra 	$L__BB0_41;

	ld.local.v4.f32 	{%f550, %f551, %f552, %f553}, [%rd5+20];
	setp.eq.ftz.f32 	%p23, %f550, 0f00000000;
	setp.eq.ftz.f32 	%p24, %f551, 0f00000000;
	setp.eq.ftz.f32 	%p25, %f552, 0f00000000;
	and.pred  	%p26, %p23, %p24;
	and.pred  	%p27, %p25, %p26;
	@%p27 bra 	$L__BB0_41;

	mul.ftz.f32 	%f1010, %f1010, %f550;
	mul.ftz.f32 	%f1011, %f1011, %f551;
	mul.ftz.f32 	%f1012, %f1012, %f552;
	setp.ge.u32 	%p28, %r11, %r768;
	@%p28 bra 	$L__BB0_36;

	max.ftz.f32 	%f554, %f1010, %f1011;
	max.ftz.f32 	%f92, %f554, %f1012;
	ld.local.u32 	%r538, [%rd5];
	mad.lo.s32 	%r539, %r538, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r539;
	and.b32  	%r540, %r539, 16777215;
	cvt.rn.f32.u32 	%f555, %r540;
	div.approx.ftz.f32 	%f557, %f555, %f325;
	setp.lt.ftz.f32 	%p29, %f92, %f557;
	@%p29 bra 	$L__BB0_41;

	rcp.approx.ftz.f32 	%f558, %f92;
	mul.ftz.f32 	%f1010, %f1010, %f558;
	mul.ftz.f32 	%f1011, %f1011, %f558;
	mul.ftz.f32 	%f1012, %f1012, %f558;

$L__BB0_36:
	and.b32  	%r541, %r760, 288;
	setp.ne.s32 	%p30, %r541, 256;
	@%p30 bra 	$L__BB0_40;

	and.b32  	%r542, %r760, 16;
	setp.eq.s32 	%p31, %r542, 0;
	@%p31 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_38;

$L__BB0_39:
	add.s32 	%r552, %r767, -1;
	max.s32 	%r767, %r552, -1;
	bra.uni 	$L__BB0_40;

$L__BB0_38:
	add.s32 	%r543, %r767, 1;
	min.s32 	%r767, %r543, 3;
	mul.wide.s32 	%rd33, %r767, 16;
	add.s64 	%rd34, %rd1, %rd33;
	ld.local.v4.u32 	{%r544, %r545, %r546, %r547}, [%rd5+116];
	st.local.v4.u32 	[%rd34], {%r544, %r545, %r546, %r547};
	ld.local.v4.f32 	{%f559, %f560, %f561, %f562}, [%rd5+52];
	add.s64 	%rd35, %rd2, %rd33;
	st.local.v4.f32 	[%rd35], {%f559, %f560, %f561, %f562};
	ld.local.f32 	%f567, [%rd5+48];
	mul.wide.s32 	%rd36, %r767, 4;
	add.s64 	%rd37, %rd3, %rd36;
	st.local.f32 	[%rd37], %f567;

$L__BB0_40:
	setp.lt.u32 	%p32, %r768, %r8;
	@%p32 bra 	$L__BB0_16;

$L__BB0_41:
	ld.local.v4.f32 	{%f1091, %f1090, %f1089, %f571}, [%rd5+-12];
	ld.local.v4.f32 	{%f1094, %f1093, %f1092, %f575}, [%rd5+4];
	ld.local.f32 	%f1051, [%rd5+96];
	setp.geu.ftz.f32 	%p33, %f1051, 0f3F800000;
	setp.lt.s32 	%p34, %r768, 2;
	or.pred  	%p35, %p34, %p33;
	@%p35 bra 	$L__BB0_105;

	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1070, %f1071};
	st.local.f32 	[%rd5+28], %f1072;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f5};
	mov.u32 	%r779, 553648128;
	mov.u32 	%r554, 0;
	st.local.v4.u32 	[%rd5+-28], {%r554, %r554, %r554, %r779};
	st.local.v2.f32 	[%rd5+-12], {%f327, %f327};
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1027, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f327, %f327, %f327, %f1027};
	st.local.u32 	[%rd5+48], %r554;
	st.local.v4.f32 	[%rd5+116], {%f1027, %f1027, %f1027, %f327};
	st.local.v4.u32 	[%rd5+4], {%r554, %r554, %r454, %r554};
	st.local.u32 	[%rd5+96], %r454;
	mov.f32 	%f1026, %f1027;
	mov.f32 	%f1025, %f1027;
	@%p10 bra 	$L__BB0_70;

	add.u64 	%rd80, %SP, 144;
	ld.const.u64 	%rd8, [params+280];
	ld.const.f32 	%f116, [params+76];
	shr.u64 	%rd39, %rd80, 32;
	cvt.u32.u64 	%r65, %rd39;
	cvt.u32.u64 	%r66, %rd80;
	ld.const.u32 	%r67, [params+248];
	ld.const.v2.f32 	{%f583, %f584}, [params+232];
	mov.u32 	%r778, -1;
	ld.const.f32 	%f119, [params+240];
	mov.f32 	%f1022, %f28;
	mov.f32 	%f1023, %f29;
	mov.f32 	%f1024, %f30;
	mov.f32 	%f1041, %f1072;
	mov.f32 	%f1040, %f1071;
	mov.f32 	%f1039, %f1070;
	bra.uni 	$L__BB0_44;

$L__BB0_69:
	ld.local.v4.f32 	{%f1022, %f1023, %f1024, %f716}, [%rd5+100];

$L__BB0_44:
	neg.ftz.f32 	%f586, %f1024;
	neg.ftz.f32 	%f587, %f1022;
	neg.ftz.f32 	%f588, %f1023;
	st.local.v2.f32 	[%rd5+84], {%f587, %f588};
	st.local.f32 	[%rd5+92], %f586;
	st.local.v2.f32 	[%rd5+132], {%f327, %f327};
	mov.f32 	%f1038, 0f5A0E1BCA;
	mov.u32 	%r558, 1510874058;
	st.local.u32 	[%rd5+80], %r558;
	and.b32  	%r72, %r779, 822083586;
	st.local.u32 	[%rd5+-16], %r72;
	setp.lt.s32 	%p37, %r778, 0;
	@%p37 bra 	$L__BB0_49;

	or.b32  	%r559, %r72, 4096;
	st.local.u32 	[%rd5+-16], %r559;
	mul.wide.s32 	%rd40, %r778, 16;
	add.s64 	%rd9, %rd1, %rd40;
	ld.local.v4.f32 	{%f590, %f591, %f592, %f593}, [%rd9];
	add.s64 	%rd41, %rd2, %rd40;
	ld.local.v4.f32 	{%f598, %f599, %f600, %f601}, [%rd41];
	st.local.v4.f32 	[%rd5+52], {%f598, %f599, %f600, %f601};
	mul.wide.s32 	%rd42, %r778, 4;
	add.s64 	%rd43, %rd3, %rd42;
	ld.local.f32 	%f136, [%rd43];
	st.local.v4.f32 	[%rd5+36], {%f590, %f591, %f592, %f136};
	st.local.f32 	[%rd5+132], %f593;
	setp.eq.s32 	%p38, %r778, 0;
	@%p38 bra 	$L__BB0_47;

	ld.local.f32 	%f606, [%rd9+-4];
	st.local.f32 	[%rd5+136], %f606;

$L__BB0_47:
	setp.leu.ftz.f32 	%p39, %f136, 0f00000000;
	@%p39 bra 	$L__BB0_49;

	ld.local.u32 	%r560, [%rd5];
	mad.lo.s32 	%r561, %r560, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r561;
	and.b32  	%r562, %r561, 16777215;
	cvt.rn.f32.u32 	%f608, %r562;
	div.approx.ftz.f32 	%f610, %f608, %f325;
	lg2.approx.ftz.f32 	%f611, %f610;
	mul.ftz.f32 	%f612, %f611, 0fBF317218;
	mul.ftz.f32 	%f1038, %f612, %f136;

$L__BB0_49:
	ld.local.v4.f32 	{%f622, %f623, %f624, %f625}, [%rd5+68];
	mov.u32 	%r596, 1;
	mov.u32 	%r599, 2;
	mov.f32 	%f621, 0f00000000;
	mov.u32 	%r601, 4;
	mov.u32 	%r605, -1;
	// begin inline asm
	call(%r563,%r564,%r565,%r566,%r567,%r568,%r569,%r570,%r571,%r572,%r573,%r574,%r575,%r576,%r577,%r578,%r579,%r580,%r581,%r582,%r583,%r584,%r585,%r586,%r587,%r588,%r589,%r590,%r591,%r592,%r593,%r594),_optix_trace_typed_32,(%r554,%rd8,%f622,%f623,%f624,%f1022,%f1023,%f1024,%f116,%f1038,%f621,%r596,%r554,%r554,%r599,%r554,%r601,%r65,%r66,%r605,%r605,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554);
	// end inline asm
	ld.local.u32 	%r634, [%rd5+16];
	add.s32 	%r105, %r634, 1;
	st.local.u32 	[%rd5+16], %r105;
	setp.ne.s32 	%p40, %r634, 0;
	@%p40 bra 	$L__BB0_51;

	ld.local.v4.f32 	{%f626, %f627, %f628, %f629}, [%rd5+68];
	add.ftz.f32 	%f1068, %f1068, %f626;
	add.ftz.f32 	%f1067, %f1067, %f627;
	add.ftz.f32 	%f1066, %f1066, %f628;
	mov.u32 	%r787, %r566;
	mov.u32 	%r788, %r565;

$L__BB0_51:
	ld.local.u32 	%r110, [%rd5+-16];
	and.b32  	%r779, %r110, -805306369;
	st.local.u32 	[%rd5+-16], %r779;
	and.b32  	%r635, %r110, 4096;
	setp.eq.s32 	%p41, %r635, 0;
	@%p41 bra 	$L__BB0_59;

	and.b32  	%r112, %r110, 512;
	setp.eq.s32 	%p42, %r112, 0;
	@%p42 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_53;

$L__BB0_55:
	ld.local.f32 	%f1038, [%rd5+80];
	bra.uni 	$L__BB0_56;

$L__BB0_53:
	st.local.f32 	[%rd5+80], %f1038;
	ld.local.v4.f32 	{%f633, %f634, %f635, %f636}, [%rd5+100];
	ld.local.v4.f32 	{%f640, %f641, %f642, %f643}, [%rd5+68];
	fma.rn.ftz.f32 	%f647, %f1038, %f634, %f641;
	fma.rn.ftz.f32 	%f648, %f1038, %f633, %f640;
	st.local.v2.f32 	[%rd5+68], {%f648, %f647};
	fma.rn.ftz.f32 	%f649, %f1038, %f635, %f642;
	st.local.f32 	[%rd5+76], %f649;
	setp.lt.u32 	%p43, %r105, %r8;
	@%p43 bra 	$L__BB0_56;

	ld.local.v4.f32 	{%f650, %f651, %f652, %f653}, [%rd5+-28];
	add.ftz.f32 	%f657, %f584, %f651;
	add.ftz.f32 	%f658, %f583, %f650;
	st.local.v2.f32 	[%rd5+-28], {%f658, %f657};
	add.ftz.f32 	%f659, %f119, %f652;
	st.local.f32 	[%rd5+-20], %f659;

$L__BB0_56:
	ld.local.v4.f32 	{%f660, %f661, %f662, %f663}, [%rd5+36];
	add.ftz.f32 	%f667, %f660, 0f38D1B717;
	add.ftz.f32 	%f668, %f661, 0f38D1B717;
	add.ftz.f32 	%f669, %f662, 0f38D1B717;
	neg.ftz.f32 	%f670, %f1038;
	div.approx.ftz.f32 	%f671, %f670, %f667;
	div.approx.ftz.f32 	%f672, %f670, %f668;
	div.approx.ftz.f32 	%f673, %f670, %f669;
	mul.ftz.f32 	%f674, %f671, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f147, %f674;
	mul.ftz.f32 	%f675, %f672, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f148, %f675;
	mul.ftz.f32 	%f676, %f673, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f149, %f676;
	mul.ftz.f32 	%f1039, %f1039, %f147;
	mul.ftz.f32 	%f1040, %f1040, %f148;
	mul.ftz.f32 	%f1041, %f1041, %f149;
	and.b32  	%r636, %r110, 16777216;
	setp.eq.s32 	%p44, %r636, 0;
	@%p44 bra 	$L__BB0_59;

	ld.local.v4.f32 	{%f677, %f678, %f679, %f680}, [%rd5+-12];
	mul.ftz.f32 	%f684, %f148, %f678;
	mul.ftz.f32 	%f685, %f147, %f677;
	st.local.v2.f32 	[%rd5+-12], {%f685, %f684};
	mul.ftz.f32 	%f686, %f149, %f679;
	st.local.f32 	[%rd5+-4], %f686;
	@%p42 bra 	$L__BB0_59;

	and.b32  	%r779, %r110, -822083585;
	st.local.u32 	[%rd5+-16], %r779;

$L__BB0_59:
	ld.local.v4.f32 	{%f687, %f688, %f689, %f690}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1025, %f1039, %f687, %f1025;
	fma.rn.ftz.f32 	%f1026, %f1040, %f688, %f1026;
	fma.rn.ftz.f32 	%f1027, %f1041, %f689, %f1027;
	ld.local.f32 	%f694, [%rd5+32];
	setp.le.ftz.f32 	%p46, %f694, 0f00000000;
	setp.lt.s32 	%p47, %r779, 0;
	or.pred  	%p48, %p47, %p46;
	@%p48 bra 	$L__BB0_70;

	ld.local.v4.f32 	{%f695, %f696, %f697, %f698}, [%rd5+20];
	setp.eq.ftz.f32 	%p49, %f695, 0f00000000;
	setp.eq.ftz.f32 	%p50, %f696, 0f00000000;
	setp.eq.ftz.f32 	%p51, %f697, 0f00000000;
	and.pred  	%p52, %p49, %p50;
	and.pred  	%p53, %p51, %p52;
	@%p53 bra 	$L__BB0_70;

	mul.ftz.f32 	%f1039, %f1039, %f695;
	mul.ftz.f32 	%f1040, %f1040, %f696;
	mul.ftz.f32 	%f1041, %f1041, %f697;
	setp.ge.u32 	%p54, %r67, %r105;
	@%p54 bra 	$L__BB0_64;

	max.ftz.f32 	%f699, %f1039, %f1040;
	max.ftz.f32 	%f165, %f699, %f1041;
	ld.local.u32 	%r637, [%rd5];
	mad.lo.s32 	%r638, %r637, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r638;
	and.b32  	%r639, %r638, 16777215;
	cvt.rn.f32.u32 	%f700, %r639;
	div.approx.ftz.f32 	%f702, %f700, %f325;
	setp.lt.ftz.f32 	%p55, %f165, %f702;
	@%p55 bra 	$L__BB0_70;

	rcp.approx.ftz.f32 	%f703, %f165;
	mul.ftz.f32 	%f1039, %f1039, %f703;
	mul.ftz.f32 	%f1040, %f1040, %f703;
	mul.ftz.f32 	%f1041, %f1041, %f703;

$L__BB0_64:
	and.b32  	%r640, %r779, 288;
	setp.ne.s32 	%p56, %r640, 256;
	@%p56 bra 	$L__BB0_68;

	and.b32  	%r641, %r779, 16;
	setp.eq.s32 	%p57, %r641, 0;
	@%p57 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;

$L__BB0_67:
	add.s32 	%r651, %r778, -1;
	max.s32 	%r778, %r651, -1;
	bra.uni 	$L__BB0_68;

$L__BB0_66:
	add.s32 	%r642, %r778, 1;
	min.s32 	%r778, %r642, 3;
	mul.wide.s32 	%rd45, %r778, 16;
	add.s64 	%rd46, %rd1, %rd45;
	ld.local.v4.u32 	{%r643, %r644, %r645, %r646}, [%rd5+116];
	st.local.v4.u32 	[%rd46], {%r643, %r644, %r645, %r646};
	ld.local.v4.f32 	{%f704, %f705, %f706, %f707}, [%rd5+52];
	add.s64 	%rd47, %rd2, %rd45;
	st.local.v4.f32 	[%rd47], {%f704, %f705, %f706, %f707};
	ld.local.f32 	%f712, [%rd5+48];
	mul.wide.s32 	%rd48, %r778, 4;
	add.s64 	%rd49, %rd3, %rd48;
	st.local.f32 	[%rd49], %f712;

$L__BB0_68:
	setp.ge.u32 	%p58, %r105, %r8;
	@%p58 bra 	$L__BB0_70;
	bra.uni 	$L__BB0_69;

$L__BB0_70:
	ld.local.v4.f32 	{%f717, %f718, %f719, %f720}, [%rd5+-12];
	ld.local.v4.f32 	{%f721, %f722, %f723, %f724}, [%rd5+4];
	ld.local.f32 	%f1052, [%rd5+96];
	setp.gt.ftz.f32 	%p59, %f1051, %f1052;
	@%p59 bra 	$L__BB0_73;
	bra.uni 	$L__BB0_71;

$L__BB0_73:
	st.local.u32 	[%rd5+-16], %r449;
	mul.ftz.f32 	%f1051, %f1051, 0f3F000000;
	mov.u32 	%r779, %r449;
	bra.uni 	$L__BB0_74;

$L__BB0_71:
	setp.geu.ftz.f32 	%p60, %f1051, %f1052;
	@%p60 bra 	$L__BB0_74;

	mov.u32 	%r779, 536870912;
	st.local.u32 	[%rd5+-16], %r779;
	mul.ftz.f32 	%f1052, %f1052, 0f3F000000;

$L__BB0_74:
	st.local.v2.f32 	[%rd5+68], {%f31, %f32};
	st.local.f32 	[%rd5+76], %f27;
	st.local.v2.f32 	[%rd5+20], {%f1070, %f1071};
	st.local.f32 	[%rd5+28], %f1072;
	st.local.v4.f32 	[%rd5+100], {%f28, %f29, %f30, %f5};
	and.b32  	%r654, %r779, 805306368;
	or.b32  	%r783, %r654, 16777216;
	st.local.v4.u32 	[%rd5+-28], {%r554, %r554, %r554, %r783};
	st.local.v2.f32 	[%rd5+-12], {%f327, %f327};
	st.local.u32 	[%rd5+-4], %r454;
	mov.f32 	%f1058, 0f00000000;
	st.local.v4.f32 	[%rd5+52], {%f327, %f327, %f327, %f1058};
	st.local.u32 	[%rd5+48], %r554;
	st.local.v4.f32 	[%rd5+116], {%f1058, %f1058, %f1058, %f327};
	st.local.v4.u32 	[%rd5+4], {%r554, %r554, %r454, %r554};
	st.local.u32 	[%rd5+96], %r454;
	mov.f32 	%f1057, %f1058;
	mov.f32 	%f1056, %f1058;
	@%p10 bra 	$L__BB0_102;

	add.u64 	%rd81, %SP, 144;
	ld.const.u64 	%rd10, [params+280];
	ld.const.f32 	%f195, [params+76];
	shr.u64 	%rd51, %rd81, 32;
	cvt.u32.u64 	%r123, %rd51;
	cvt.u32.u64 	%r124, %rd81;
	ld.const.u32 	%r125, [params+248];
	ld.const.v2.f32 	{%f732, %f733}, [params+232];
	mov.u32 	%r790, -1;
	ld.const.f32 	%f198, [params+240];
	mov.f32 	%f1053, %f28;
	mov.f32 	%f1054, %f29;
	mov.f32 	%f1055, %f30;
	bra.uni 	$L__BB0_76;

$L__BB0_101:
	ld.local.v4.f32 	{%f1053, %f1054, %f1055, %f865}, [%rd5+100];

$L__BB0_76:
	neg.ftz.f32 	%f735, %f1055;
	neg.ftz.f32 	%f736, %f1053;
	neg.ftz.f32 	%f737, %f1054;
	st.local.v2.f32 	[%rd5+84], {%f736, %f737};
	st.local.f32 	[%rd5+92], %f735;
	st.local.v2.f32 	[%rd5+132], {%f327, %f327};
	mov.f32 	%f1069, 0f5A0E1BCA;
	mov.u32 	%r658, 1510874058;
	st.local.u32 	[%rd5+80], %r658;
	and.b32  	%r130, %r783, 822083586;
	st.local.u32 	[%rd5+-16], %r130;
	setp.lt.s32 	%p62, %r790, 0;
	@%p62 bra 	$L__BB0_81;

	or.b32  	%r659, %r130, 4096;
	st.local.u32 	[%rd5+-16], %r659;
	mul.wide.s32 	%rd52, %r790, 16;
	add.s64 	%rd11, %rd1, %rd52;
	ld.local.v4.f32 	{%f739, %f740, %f741, %f742}, [%rd11];
	add.s64 	%rd53, %rd2, %rd52;
	ld.local.v4.f32 	{%f747, %f748, %f749, %f750}, [%rd53];
	st.local.v4.f32 	[%rd5+52], {%f747, %f748, %f749, %f750};
	mul.wide.s32 	%rd54, %r790, 4;
	add.s64 	%rd55, %rd3, %rd54;
	ld.local.f32 	%f215, [%rd55];
	st.local.v4.f32 	[%rd5+36], {%f739, %f740, %f741, %f215};
	st.local.f32 	[%rd5+132], %f742;
	setp.eq.s32 	%p63, %r790, 0;
	@%p63 bra 	$L__BB0_79;

	ld.local.f32 	%f755, [%rd11+-4];
	st.local.f32 	[%rd5+136], %f755;

$L__BB0_79:
	setp.leu.ftz.f32 	%p64, %f215, 0f00000000;
	@%p64 bra 	$L__BB0_81;

	ld.local.u32 	%r660, [%rd5];
	mad.lo.s32 	%r661, %r660, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r661;
	and.b32  	%r662, %r661, 16777215;
	cvt.rn.f32.u32 	%f757, %r662;
	div.approx.ftz.f32 	%f759, %f757, %f325;
	lg2.approx.ftz.f32 	%f760, %f759;
	mul.ftz.f32 	%f761, %f760, 0fBF317218;
	mul.ftz.f32 	%f1069, %f761, %f215;

$L__BB0_81:
	ld.local.v4.f32 	{%f771, %f772, %f773, %f774}, [%rd5+68];
	mov.u32 	%r696, 1;
	mov.u32 	%r699, 2;
	mov.f32 	%f770, 0f00000000;
	mov.u32 	%r701, 4;
	mov.u32 	%r705, -1;
	// begin inline asm
	call(%r663,%r664,%r665,%r666,%r667,%r668,%r669,%r670,%r671,%r672,%r673,%r674,%r675,%r676,%r677,%r678,%r679,%r680,%r681,%r682,%r683,%r684,%r685,%r686,%r687,%r688,%r689,%r690,%r691,%r692,%r693,%r694),_optix_trace_typed_32,(%r554,%rd10,%f771,%f772,%f773,%f1053,%f1054,%f1055,%f195,%f1069,%f770,%r696,%r554,%r554,%r699,%r554,%r701,%r123,%r124,%r705,%r705,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554,%r554);
	// end inline asm
	ld.local.u32 	%r734, [%rd5+16];
	add.s32 	%r163, %r734, 1;
	st.local.u32 	[%rd5+16], %r163;
	setp.ne.s32 	%p65, %r734, 0;
	@%p65 bra 	$L__BB0_83;

	ld.local.v4.f32 	{%f775, %f776, %f777, %f778}, [%rd5+68];
	add.ftz.f32 	%f1068, %f1068, %f775;
	add.ftz.f32 	%f1067, %f1067, %f776;
	add.ftz.f32 	%f1066, %f1066, %f777;
	mov.u32 	%r787, %r666;
	mov.u32 	%r788, %r665;

$L__BB0_83:
	ld.local.u32 	%r168, [%rd5+-16];
	and.b32  	%r783, %r168, -805306369;
	st.local.u32 	[%rd5+-16], %r783;
	and.b32  	%r735, %r168, 4096;
	setp.eq.s32 	%p66, %r735, 0;
	@%p66 bra 	$L__BB0_91;

	and.b32  	%r170, %r168, 512;
	setp.eq.s32 	%p67, %r170, 0;
	@%p67 bra 	$L__BB0_87;
	bra.uni 	$L__BB0_85;

$L__BB0_87:
	ld.local.f32 	%f1069, [%rd5+80];
	bra.uni 	$L__BB0_88;

$L__BB0_85:
	st.local.f32 	[%rd5+80], %f1069;
	ld.local.v4.f32 	{%f782, %f783, %f784, %f785}, [%rd5+100];
	ld.local.v4.f32 	{%f789, %f790, %f791, %f792}, [%rd5+68];
	fma.rn.ftz.f32 	%f796, %f1069, %f783, %f790;
	fma.rn.ftz.f32 	%f797, %f1069, %f782, %f789;
	st.local.v2.f32 	[%rd5+68], {%f797, %f796};
	fma.rn.ftz.f32 	%f798, %f1069, %f784, %f791;
	st.local.f32 	[%rd5+76], %f798;
	setp.lt.u32 	%p68, %r163, %r8;
	@%p68 bra 	$L__BB0_88;

	ld.local.v4.f32 	{%f799, %f800, %f801, %f802}, [%rd5+-28];
	add.ftz.f32 	%f806, %f733, %f800;
	add.ftz.f32 	%f807, %f732, %f799;
	st.local.v2.f32 	[%rd5+-28], {%f807, %f806};
	add.ftz.f32 	%f808, %f198, %f801;
	st.local.f32 	[%rd5+-20], %f808;

$L__BB0_88:
	ld.local.v4.f32 	{%f809, %f810, %f811, %f812}, [%rd5+36];
	add.ftz.f32 	%f816, %f809, 0f38D1B717;
	add.ftz.f32 	%f817, %f810, 0f38D1B717;
	add.ftz.f32 	%f818, %f811, 0f38D1B717;
	neg.ftz.f32 	%f819, %f1069;
	div.approx.ftz.f32 	%f820, %f819, %f816;
	div.approx.ftz.f32 	%f821, %f819, %f817;
	div.approx.ftz.f32 	%f822, %f819, %f818;
	mul.ftz.f32 	%f823, %f820, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f226, %f823;
	mul.ftz.f32 	%f824, %f821, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f227, %f824;
	mul.ftz.f32 	%f825, %f822, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f228, %f825;
	mul.ftz.f32 	%f1070, %f1070, %f226;
	mul.ftz.f32 	%f1071, %f1071, %f227;
	mul.ftz.f32 	%f1072, %f1072, %f228;
	and.b32  	%r736, %r168, 16777216;
	setp.eq.s32 	%p69, %r736, 0;
	@%p69 bra 	$L__BB0_91;

	ld.local.v4.f32 	{%f826, %f827, %f828, %f829}, [%rd5+-12];
	mul.ftz.f32 	%f833, %f227, %f827;
	mul.ftz.f32 	%f834, %f226, %f826;
	st.local.v2.f32 	[%rd5+-12], {%f834, %f833};
	mul.ftz.f32 	%f835, %f228, %f828;
	st.local.f32 	[%rd5+-4], %f835;
	@%p67 bra 	$L__BB0_91;

	and.b32  	%r783, %r168, -822083585;
	st.local.u32 	[%rd5+-16], %r783;

$L__BB0_91:
	ld.local.v4.f32 	{%f836, %f837, %f838, %f839}, [%rd5+-28];
	fma.rn.ftz.f32 	%f1056, %f1070, %f836, %f1056;
	fma.rn.ftz.f32 	%f1057, %f1071, %f837, %f1057;
	fma.rn.ftz.f32 	%f1058, %f1072, %f838, %f1058;
	ld.local.f32 	%f843, [%rd5+32];
	setp.le.ftz.f32 	%p71, %f843, 0f00000000;
	setp.lt.s32 	%p72, %r783, 0;
	or.pred  	%p73, %p72, %p71;
	@%p73 bra 	$L__BB0_102;

	ld.local.v4.f32 	{%f844, %f845, %f846, %f847}, [%rd5+20];
	setp.eq.ftz.f32 	%p74, %f844, 0f00000000;
	setp.eq.ftz.f32 	%p75, %f845, 0f00000000;
	setp.eq.ftz.f32 	%p76, %f846, 0f00000000;
	and.pred  	%p77, %p74, %p75;
	and.pred  	%p78, %p76, %p77;
	@%p78 bra 	$L__BB0_102;

	mul.ftz.f32 	%f1070, %f1070, %f844;
	mul.ftz.f32 	%f1071, %f1071, %f845;
	mul.ftz.f32 	%f1072, %f1072, %f846;
	setp.ge.u32 	%p79, %r125, %r163;
	@%p79 bra 	$L__BB0_96;

	max.ftz.f32 	%f848, %f1070, %f1071;
	max.ftz.f32 	%f244, %f848, %f1072;
	ld.local.u32 	%r737, [%rd5];
	mad.lo.s32 	%r738, %r737, 1664525, 1013904223;
	st.local.u32 	[%rd5], %r738;
	and.b32  	%r739, %r738, 16777215;
	cvt.rn.f32.u32 	%f849, %r739;
	div.approx.ftz.f32 	%f851, %f849, %f325;
	setp.lt.ftz.f32 	%p80, %f244, %f851;
	@%p80 bra 	$L__BB0_102;

	rcp.approx.ftz.f32 	%f852, %f244;
	mul.ftz.f32 	%f1070, %f1070, %f852;
	mul.ftz.f32 	%f1071, %f1071, %f852;
	mul.ftz.f32 	%f1072, %f1072, %f852;

$L__BB0_96:
	and.b32  	%r740, %r783, 288;
	setp.ne.s32 	%p81, %r740, 256;
	@%p81 bra 	$L__BB0_100;

	and.b32  	%r741, %r783, 16;
	setp.eq.s32 	%p82, %r741, 0;
	@%p82 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_98;

$L__BB0_99:
	add.s32 	%r751, %r790, -1;
	max.s32 	%r790, %r751, -1;
	bra.uni 	$L__BB0_100;

$L__BB0_98:
	add.s32 	%r742, %r790, 1;
	min.s32 	%r790, %r742, 3;
	mul.wide.s32 	%rd57, %r790, 16;
	add.s64 	%rd58, %rd1, %rd57;
	ld.local.v4.u32 	{%r743, %r744, %r745, %r746}, [%rd5+116];
	st.local.v4.u32 	[%rd58], {%r743, %r744, %r745, %r746};
	ld.local.v4.f32 	{%f853, %f854, %f855, %f856}, [%rd5+52];
	add.s64 	%rd59, %rd2, %rd57;
	st.local.v4.f32 	[%rd59], {%f853, %f854, %f855, %f856};
	ld.local.f32 	%f861, [%rd5+48];
	mul.wide.s32 	%rd60, %r790, 4;
	add.s64 	%rd61, %rd3, %rd60;
	st.local.f32 	[%rd61], %f861;

$L__BB0_100:
	setp.ge.u32 	%p83, %r163, %r8;
	@%p83 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;

$L__BB0_102:
	ld.local.f32 	%f1082, [%rd5+96];
	setp.eq.ftz.f32 	%p84, %f1051, %f1052;
	@%p84 bra 	$L__BB0_104;

	mul.ftz.f32 	%f1082, %f1082, 0f3F000000;
	st.local.f32 	[%rd5+96], %f1082;

$L__BB0_104:
	add.ftz.f32 	%f866, %f1051, %f1052;
	add.ftz.f32 	%f867, %f866, %f1082;
	rcp.approx.ftz.f32 	%f868, %f867;
	mul.ftz.f32 	%f869, %f1025, %f1052;
	fma.rn.ftz.f32 	%f870, %f999, %f1051, %f869;
	mul.ftz.f32 	%f871, %f1026, %f1052;
	fma.rn.ftz.f32 	%f872, %f1000, %f1051, %f871;
	mul.ftz.f32 	%f873, %f1027, %f1052;
	fma.rn.ftz.f32 	%f874, %f1001, %f1051, %f873;
	fma.rn.ftz.f32 	%f875, %f1056, %f1082, %f870;
	fma.rn.ftz.f32 	%f876, %f1057, %f1082, %f872;
	fma.rn.ftz.f32 	%f877, %f1058, %f1082, %f874;
	mul.ftz.f32 	%f999, %f868, %f875;
	mul.ftz.f32 	%f1000, %f868, %f876;
	mul.ftz.f32 	%f1001, %f868, %f877;
	mul.ftz.f32 	%f878, %f717, %f1052;
	fma.rn.ftz.f32 	%f879, %f1091, %f1051, %f878;
	mul.ftz.f32 	%f880, %f718, %f1052;
	fma.rn.ftz.f32 	%f881, %f1090, %f1051, %f880;
	mul.ftz.f32 	%f882, %f719, %f1052;
	fma.rn.ftz.f32 	%f883, %f1089, %f1051, %f882;
	ld.local.v4.f32 	{%f884, %f885, %f886, %f887}, [%rd5+-12];
	fma.rn.ftz.f32 	%f891, %f1082, %f884, %f879;
	fma.rn.ftz.f32 	%f892, %f1082, %f885, %f881;
	fma.rn.ftz.f32 	%f893, %f1082, %f886, %f883;
	mul.ftz.f32 	%f1091, %f868, %f891;
	mul.ftz.f32 	%f1090, %f868, %f892;
	mul.ftz.f32 	%f1089, %f868, %f893;
	mul.ftz.f32 	%f894, %f721, %f1052;
	fma.rn.ftz.f32 	%f895, %f1094, %f1051, %f894;
	mul.ftz.f32 	%f896, %f722, %f1052;
	fma.rn.ftz.f32 	%f897, %f1093, %f1051, %f896;
	mul.ftz.f32 	%f898, %f723, %f1052;
	fma.rn.ftz.f32 	%f899, %f1092, %f1051, %f898;
	ld.local.v4.f32 	{%f900, %f901, %f902, %f903}, [%rd5+4];
	fma.rn.ftz.f32 	%f907, %f1082, %f900, %f895;
	fma.rn.ftz.f32 	%f908, %f1082, %f901, %f897;
	fma.rn.ftz.f32 	%f909, %f1082, %f902, %f899;
	mul.ftz.f32 	%f1094, %f868, %f907;
	mul.ftz.f32 	%f1093, %f868, %f908;
	mul.ftz.f32 	%f1092, %f868, %f909;
	mul.ftz.f32 	%f1068, %f1068, 0f3EAAAAAB;
	mul.ftz.f32 	%f1067, %f1067, 0f3EAAAAAB;
	mul.ftz.f32 	%f1066, %f1066, 0f3EAAAAAB;

$L__BB0_105:
	cvt.u64.u32 	%rd78, %r181;
	mul.ftz.f32 	%f914, %f1094, %f1094;
	fma.rn.ftz.f32 	%f915, %f1093, %f1093, %f914;
	fma.rn.ftz.f32 	%f916, %f1092, %f1092, %f915;
	rsqrt.approx.ftz.f32 	%f917, %f916;
	mul.ftz.f32 	%f288, %f1094, %f917;
	mul.ftz.f32 	%f289, %f1093, %f917;
	mul.ftz.f32 	%f290, %f1092, %f917;
	ld.const.u32 	%r180, [params];
	setp.eq.s32 	%p85, %r180, 0;
	ld.const.u64 	%rd62, [params+24];
	cvta.to.global.u64 	%rd63, %rd62;
	shl.b64 	%rd64, %rd78, 4;
	add.s64 	%rd12, %rd63, %rd64;
	mov.f32 	%f1095, 0f00000000;
	mov.f32 	%f1096, %f1095;
	mov.f32 	%f1097, %f1095;
	mov.f32 	%f1098, %f1095;
	@%p85 bra 	$L__BB0_107;

	ld.global.v4.f32 	{%f1095, %f1096, %f1097, %f1098}, [%rd12];

$L__BB0_107:
	abs.ftz.f32 	%f922, %f999;
	abs.ftz.f32 	%f923, %f1000;
	abs.ftz.f32 	%f924, %f1001;
	setp.eq.ftz.f32 	%p86, %f924, 0f7F800000;
	setp.eq.ftz.f32 	%p87, %f923, 0f7F800000;
	setp.eq.ftz.f32 	%p88, %f922, 0f7F800000;
	setp.gtu.ftz.f32 	%p89, %f924, 0f7F800000;
	setp.gtu.ftz.f32 	%p90, %f923, 0f7F800000;
	setp.gtu.ftz.f32 	%p91, %f922, 0f7F800000;
	or.pred  	%p92, %p91, %p90;
	or.pred  	%p93, %p92, %p89;
	or.pred  	%p94, %p93, %p88;
	or.pred  	%p95, %p94, %p87;
	or.pred  	%p96, %p95, %p86;
	selp.f32 	%f925, 0f00000000, %f999, %p96;
	selp.f32 	%f926, 0f00000000, %f1000, %p96;
	selp.f32 	%f927, 0f00000000, %f1001, %p96;
	selp.f32 	%f928, 0f00000000, 0f3F800000, %p96;
	add.ftz.f32 	%f929, %f928, %f1098;
	add.ftz.f32 	%f930, %f927, %f1097;
	add.ftz.f32 	%f931, %f926, %f1096;
	add.ftz.f32 	%f932, %f925, %f1095;
	st.global.v4.f32 	[%rd12], {%f932, %f931, %f930, %f929};
	ld.const.u64 	%rd13, [params+32];
	setp.eq.s64 	%p97, %rd13, 0;
	@%p97 bra 	$L__BB0_111;

	cvta.to.global.u64 	%rd65, %rd13;
	add.s64 	%rd14, %rd65, %rd64;
	mov.f32 	%f1099, 0f00000000;
	mov.f32 	%f1100, %f1099;
	mov.f32 	%f1101, %f1099;
	mov.f32 	%f1102, %f1099;
	@%p85 bra 	$L__BB0_110;

	ld.global.v4.f32 	{%f1099, %f1100, %f1101, %f940}, [%rd14];
	add.ftz.f32 	%f1102, %f940, 0f00000000;

$L__BB0_110:
	abs.ftz.f32 	%f942, %f1091;
	abs.ftz.f32 	%f943, %f1090;
	abs.ftz.f32 	%f944, %f1089;
	setp.eq.ftz.f32 	%p99, %f944, 0f7F800000;
	setp.eq.ftz.f32 	%p100, %f943, 0f7F800000;
	setp.eq.ftz.f32 	%p101, %f942, 0f7F800000;
	setp.gtu.ftz.f32 	%p102, %f944, 0f7F800000;
	setp.gtu.ftz.f32 	%p103, %f943, 0f7F800000;
	setp.gtu.ftz.f32 	%p104, %f942, 0f7F800000;
	or.pred  	%p105, %p104, %p103;
	or.pred  	%p106, %p105, %p102;
	or.pred  	%p107, %p106, %p101;
	or.pred  	%p108, %p107, %p100;
	or.pred  	%p109, %p108, %p99;
	selp.f32 	%f945, 0f00000000, %f1091, %p109;
	selp.f32 	%f946, 0f00000000, %f1090, %p109;
	selp.f32 	%f947, 0f00000000, %f1089, %p109;
	add.ftz.f32 	%f948, %f947, %f1101;
	add.ftz.f32 	%f949, %f946, %f1100;
	add.ftz.f32 	%f950, %f945, %f1099;
	st.global.v4.f32 	[%rd14], {%f950, %f949, %f948, %f1102};

$L__BB0_111:
	ld.const.u64 	%rd15, [params+40];
	setp.eq.s64 	%p110, %rd15, 0;
	@%p110 bra 	$L__BB0_115;

	cvta.to.global.u64 	%rd67, %rd15;
	add.s64 	%rd16, %rd67, %rd64;
	mov.f32 	%f1103, 0f00000000;
	mov.f32 	%f1104, %f1103;
	mov.f32 	%f1105, %f1103;
	mov.f32 	%f1106, %f1103;
	@%p85 bra 	$L__BB0_114;

	ld.global.v4.f32 	{%f1103, %f1104, %f1105, %f958}, [%rd16];
	add.ftz.f32 	%f1106, %f958, 0f00000000;

$L__BB0_114:
	abs.ftz.f32 	%f960, %f288;
	abs.ftz.f32 	%f961, %f289;
	abs.ftz.f32 	%f962, %f290;
	setp.eq.ftz.f32 	%p112, %f962, 0f7F800000;
	setp.eq.ftz.f32 	%p113, %f961, 0f7F800000;
	setp.eq.ftz.f32 	%p114, %f960, 0f7F800000;
	setp.gtu.ftz.f32 	%p115, %f962, 0f7F800000;
	setp.gtu.ftz.f32 	%p116, %f961, 0f7F800000;
	setp.gtu.ftz.f32 	%p117, %f960, 0f7F800000;
	or.pred  	%p118, %p117, %p116;
	or.pred  	%p119, %p118, %p115;
	or.pred  	%p120, %p119, %p114;
	or.pred  	%p121, %p120, %p113;
	or.pred  	%p122, %p121, %p112;
	selp.f32 	%f963, 0f00000000, %f288, %p122;
	selp.f32 	%f964, 0f00000000, %f289, %p122;
	selp.f32 	%f965, 0f00000000, %f290, %p122;
	add.ftz.f32 	%f966, %f965, %f1105;
	add.ftz.f32 	%f967, %f964, %f1104;
	add.ftz.f32 	%f968, %f963, %f1103;
	st.global.v4.f32 	[%rd16], {%f968, %f967, %f966, %f1106};

$L__BB0_115:
	ld.const.u32 	%r752, [params+4];
	setp.eq.s32 	%p123, %r752, 0;
	@%p123 bra 	$L__BB0_117;

	not.b32 	%r753, %r187;
	add.s32 	%r754, %r185, %r753;
	mad.lo.s32 	%r755, %r754, %r184, %r186;
	sub.ftz.f32 	%f969, %f1068, %f342;
	sub.ftz.f32 	%f970, %f1067, %f343;
	mul.ftz.f32 	%f971, %f970, %f970;
	fma.rn.ftz.f32 	%f972, %f969, %f969, %f971;
	mov.b32 	%r756, %f344;
	mov.b64 	%rd69, {%r756, %r757};
	cvt.u32.u64 	%r758, %rd69;
	mov.b32 	%f973, %r758;
	sub.ftz.f32 	%f974, %f1066, %f973;
	fma.rn.ftz.f32 	%f975, %f974, %f974, %f972;
	sqrt.approx.ftz.f32 	%f976, %f975;
	ld.const.v2.f32 	{%f977, %f978}, [params+176];
	mul.ftz.f32 	%f981, %f28, %f977;
	mul.ftz.f32 	%f982, %f29, %f978;
	neg.ftz.f32 	%f983, %f982;
	sub.ftz.f32 	%f984, %f983, %f981;
	ld.const.f32 	%f985, [params+184];
	mul.ftz.f32 	%f986, %f30, %f985;
	sub.ftz.f32 	%f987, %f984, %f986;
	ld.const.u64 	%rd70, [params+48];
	cvta.to.global.u64 	%rd71, %rd70;
	mul.wide.u32 	%rd72, %r755, 16;
	add.s64 	%rd73, %rd71, %rd72;
	mul.ftz.f32 	%f988, %f976, %f987;
	st.global.v4.f32 	[%rd73], {%f1068, %f1067, %f1066, %f988};
	ld.const.u64 	%rd74, [params+56];
	cvta.to.global.u64 	%rd75, %rd74;
	mul.wide.u32 	%rd76, %r755, 8;
	add.s64 	%rd77, %rd75, %rd76;
	st.global.v2.u32 	[%rd77], {%r788, %r787};

$L__BB0_117:
	ret;

}

