{
  'attributes' => {
    'HDLCodeGenStatus' => 0,
    'base_system_period_hardware' => 6.6667,
    'base_system_period_simulink' => 1,
    'block_icon_display' => 'Default',
    'ce_clr' => 0,
    'clkWrapper' => 'r4_5g_specd5_cw',
    'clkWrapperFile' => 'r4_5g_specd5_cw.vhd',
    'clock_loc' => '',
    'clock_wrapper' => 'Clock Enables',
    'clocksGcd' => 1,
    'compilation' => 'NGC Netlist',
    'compilation_lut' => {
      'keys' => [
        'HDL Netlist',
        'NGC Netlist',
      ],
      'values' => [
        'target1',
        'target2',
      ],
    },
    'core_generation' => 1,
    'coregenPartFamily' => 'virtex5',
    'coregen_part_family' => 'Virtex5',
    'createTestbench' => 0,
    'dbl_ovrd' => -1,
    'dcm_info' => {
      'CLK0' => 0,
      'CLK2X' => 0,
      'CLKDV' => 0,
      'CLKDV_DIVIDER' => 2,
      'CLKFX' => 0,
      'CLKFX_DIVIDER' => 2,
      'CLKFX_MULTIPLIER' => 2,
      'CLKIN' => 0,
      'DFS_FREQUENCY_MODE' => 'LOW',
      'DLL_FREQUENCY_MODE' => 'LOW',
      'MAPPED_FREQUENCIES' => [
      ],
    },
    'dcm_input_clock_period' => 100,
    'deprecated_control' => 'off',
    'design' => 'r4_5g_specd5',
    'designFile' => 'r4_5g_specd5.vhd',
    'design_full_path' => 'D:\\casper10_1\\projects\\radix4\\r4_5g_specD5.mdl',
    'device' => 'xc5vsx95t-1ff1136',
    'directory' => 'D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen',
    'disregard_netlist_subystem_handles' => [
      89027.0043945313,
      119398.001464844,
      119250.001831055,
      119102.001831055,
      118948.001831055,
    ],
    'entityNamingInstrs' => {
      'nameMap' => undef,
      'namesAlreadyUsed' => {
        'default_clock_driver' => 1,
        'r4_5g_specd5_cw' => 1,
      },
    },
    'fileAttributes' => {
      'binary_counter_virtex5_10_0_01e34ae12479a5e1.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_092422ed79c7db12.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_1c25d2b550c5fffc.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_1ee993c8ed57b9ce.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_487c95d8131ef26d.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_722dc5ef3883365e.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_76ea00975735b561.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_833a35886d0c544c.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_924a7f7132ea4004.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_ed17144209261f47.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_f8c7b661c01eeb1d.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_fe346e03af2452eb.edn' => {
        'producer' => 'coregen',
      },
      'binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_17f5cef47a567d97.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_17f5cef47a567d97.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_22468d6827fd0e85.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_22468d6827fd0e85.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_2c49e6ef11a51d10.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_2c49e6ef11a51d10.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_2c89c45c28fef7b6.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_2c89c45c28fef7b6.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_462f2ec6a7a3f012.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_462f2ec6a7a3f012.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_685a21f0e7f36bff.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_685a21f0e7f36bff.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_6f3d016421754f60.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_6f3d016421754f60.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_6fb941694e0a834d.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_6fb941694e0a834d.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_7bc1e03f2e4955ca.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_7bc1e03f2e4955ca.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_8259598782c619da.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_8259598782c619da.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_8710d0c563708d0d.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_8710d0c563708d0d.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_916edb207080a9d0.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_916edb207080a9d0.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_9d8577c93c4baa0d.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_9d8577c93c4baa0d.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_9fbc240f5763bb94.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_9fbc240f5763bb94.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_c5c136a08dd56dbc.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_c5c136a08dd56dbc.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_cee1e5321fc14302.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_cee1e5321fc14302.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_e356d8b9149f54d5.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_e356d8b9149f54d5.ngc' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_e8ed5e8ae23b2f64.mif' => {
        'producer' => 'coregen',
      },
      'bmg_24_vx5_e8ed5e8ae23b2f64.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_27954da46fb8f5d8.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_27954da46fb8f5d8.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_3b5827b9b9c34c2c.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_3b5827b9b9c34c2c.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_47bf930170fd8e60.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_47bf930170fd8e60.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_6ab87bec3a8932d3.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_6ab87bec3a8932d3.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_af86f8a7a0de7d76.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_af86f8a7a0de7d76.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_efe4f2e28a6a56b5.edn' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_efe4f2e28a6a56b5.mif' => {
        'producer' => 'coregen',
      },
      'dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_0222debb9055fdfb.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_0222debb9055fdfb_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_1900b0ff8c195f36.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_1900b0ff8c195f36_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_1d18c2bc7f1da736.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_1d18c2bc7f1da736_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_35568d5aa6a70475.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_541e977e441ad0e7.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_541e977e441ad0e7_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_8241330e8139a185.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_8241330e8139a185_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_845caa9bc89072e0.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_b0c844385805a270.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_c90585d1a7e9d3a6.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_db7cd8a2c586bcee.edn' => {
        'producer' => 'coregen',
      },
      'multiplier_virtex5_10_1_db7cd8a2c586bcee_mult_gen_v10_1_xst_1.ngc' => {
        'producer' => 'coregen',
      },
    },
    'files' => [
      'binary_counter_virtex5_10_0_01e34ae12479a5e1.edn',
      'binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_092422ed79c7db12.edn',
      'binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_1c25d2b550c5fffc.edn',
      'binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_1ee993c8ed57b9ce.edn',
      'binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_487c95d8131ef26d.edn',
      'binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_722dc5ef3883365e.edn',
      'binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_76ea00975735b561.edn',
      'binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_833a35886d0c544c.edn',
      'binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_924a7f7132ea4004.edn',
      'binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.edn',
      'binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_ed17144209261f47.edn',
      'binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_f8c7b661c01eeb1d.edn',
      'binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1.ngc',
      'binary_counter_virtex5_10_0_fe346e03af2452eb.edn',
      'binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1.ngc',
      'bmg_24_vx5_17f5cef47a567d97.mif',
      'bmg_24_vx5_17f5cef47a567d97.ngc',
      'bmg_24_vx5_22468d6827fd0e85.mif',
      'bmg_24_vx5_22468d6827fd0e85.ngc',
      'bmg_24_vx5_2c49e6ef11a51d10.mif',
      'bmg_24_vx5_2c49e6ef11a51d10.ngc',
      'bmg_24_vx5_2c89c45c28fef7b6.mif',
      'bmg_24_vx5_2c89c45c28fef7b6.ngc',
      'bmg_24_vx5_462f2ec6a7a3f012.mif',
      'bmg_24_vx5_462f2ec6a7a3f012.ngc',
      'bmg_24_vx5_685a21f0e7f36bff.mif',
      'bmg_24_vx5_685a21f0e7f36bff.ngc',
      'bmg_24_vx5_6f3d016421754f60.mif',
      'bmg_24_vx5_6f3d016421754f60.ngc',
      'bmg_24_vx5_6fb941694e0a834d.mif',
      'bmg_24_vx5_6fb941694e0a834d.ngc',
      'bmg_24_vx5_7bc1e03f2e4955ca.mif',
      'bmg_24_vx5_7bc1e03f2e4955ca.ngc',
      'bmg_24_vx5_8259598782c619da.mif',
      'bmg_24_vx5_8259598782c619da.ngc',
      'bmg_24_vx5_8710d0c563708d0d.mif',
      'bmg_24_vx5_8710d0c563708d0d.ngc',
      'bmg_24_vx5_916edb207080a9d0.mif',
      'bmg_24_vx5_916edb207080a9d0.ngc',
      'bmg_24_vx5_9d8577c93c4baa0d.mif',
      'bmg_24_vx5_9d8577c93c4baa0d.ngc',
      'bmg_24_vx5_9fbc240f5763bb94.mif',
      'bmg_24_vx5_9fbc240f5763bb94.ngc',
      'bmg_24_vx5_c5c136a08dd56dbc.mif',
      'bmg_24_vx5_c5c136a08dd56dbc.ngc',
      'bmg_24_vx5_cee1e5321fc14302.mif',
      'bmg_24_vx5_cee1e5321fc14302.ngc',
      'bmg_24_vx5_e356d8b9149f54d5.mif',
      'bmg_24_vx5_e356d8b9149f54d5.ngc',
      'bmg_24_vx5_e8ed5e8ae23b2f64.mif',
      'bmg_24_vx5_e8ed5e8ae23b2f64.ngc',
      'dmg_33_vx5_27954da46fb8f5d8.edn',
      'dmg_33_vx5_27954da46fb8f5d8.mif',
      'dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1.ngc',
      'dmg_33_vx5_3b5827b9b9c34c2c.edn',
      'dmg_33_vx5_3b5827b9b9c34c2c.mif',
      'dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1.ngc',
      'dmg_33_vx5_47bf930170fd8e60.edn',
      'dmg_33_vx5_47bf930170fd8e60.mif',
      'dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1.ngc',
      'dmg_33_vx5_6ab87bec3a8932d3.edn',
      'dmg_33_vx5_6ab87bec3a8932d3.mif',
      'dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1.ngc',
      'dmg_33_vx5_af86f8a7a0de7d76.edn',
      'dmg_33_vx5_af86f8a7a0de7d76.mif',
      'dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1.ngc',
      'dmg_33_vx5_efe4f2e28a6a56b5.edn',
      'dmg_33_vx5_efe4f2e28a6a56b5.mif',
      'dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1.ngc',
      'multiplier_virtex5_10_1_0222debb9055fdfb.edn',
      'multiplier_virtex5_10_1_0222debb9055fdfb_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_1900b0ff8c195f36.edn',
      'multiplier_virtex5_10_1_1900b0ff8c195f36_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_1d18c2bc7f1da736.edn',
      'multiplier_virtex5_10_1_1d18c2bc7f1da736_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_35568d5aa6a70475.edn',
      'multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_541e977e441ad0e7.edn',
      'multiplier_virtex5_10_1_541e977e441ad0e7_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_8241330e8139a185.edn',
      'multiplier_virtex5_10_1_8241330e8139a185_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_845caa9bc89072e0.edn',
      'multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_b0c844385805a270.edn',
      'multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_c90585d1a7e9d3a6.edn',
      'multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1.ngc',
      'multiplier_virtex5_10_1_db7cd8a2c586bcee.edn',
      'multiplier_virtex5_10_1_db7cd8a2c586bcee_mult_gen_v10_1_xst_1.ngc',
      'xlpersistentdff.ngc',
      'synopsis',
      'r4_5g_specd5.vhd',
      'xlpersistentdff.ngc',
      'r4_5g_specd5_cw.vhd',
      'r4_5g_specd5_cw.ucf',
      'r4_5g_specd5_cw.xcf',
      'r4_5g_specd5_cw.sdc',
      'xst_r4_5g_specd5.prj',
      'xst_r4_5g_specd5.scr',
      'r4_5g_specd5_cw.ise',
      'r4_5g_specd5_cw.sgp',
      'vcom.do',
      'globals',
      'hdlFiles',
    ],
    'fxdptinstalled' => 0,
    'gcc_exe' => 'C:/Xilinx/10.1/ISE/gnu/MinGW/2.0.0-3/nt/bin/gcc.exe',
    'generateUsing71FrontEnd' => 1,
    'hdlDir' => 'C:/Xilinx/10.1/DSP_Tools/common/bin/../../sysgen/hdl',
    'hdlKind' => 'vhdl',
    'incr_netlist' => 'off',
    'ise_full_version' => '10.1.03i',
    'ise_version' => '10.1i',
    'master_sysgen_token_handle' => 51136.2437744141,
    'matlab' => 'C:/Program Files/MATLAB/R2007b',
    'matlabJavaDirectory' => 'C:/Program Files/MATLAB/R2007b/sys/java/jre/win32/jre1.4.2/bin',
    'matlabPerlDirectory' => 'C:/Program Files/MATLAB/R2007b/sys/perl/win32/bin/',
    'mdlHandle' => 51135.2437744141,
    'mdlPath' => 'D:/casper10_1/projects/radix4/r4_5g_specD5.mdl',
    'modelDiagnostics' => [
      {
        'count' => 18511,
        'isMask' => 0,
        'type' => 'r4_5g_specD5 Total blocks',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'Bias',
      },
      {
        'count' => 25,
        'isMask' => 0,
        'type' => 'Constant',
      },
      {
        'count' => 2,
        'isMask' => 0,
        'type' => 'DiscretePulseGenerator',
      },
      {
        'count' => 15,
        'isMask' => 0,
        'type' => 'From',
      },
      {
        'count' => 3,
        'isMask' => 0,
        'type' => 'Gain',
      },
      {
        'count' => 4,
        'isMask' => 0,
        'type' => 'Goto',
      },
      {
        'count' => 4361,
        'isMask' => 0,
        'type' => 'Inport',
      },
      {
        'count' => 5,
        'isMask' => 0,
        'type' => 'Logic',
      },
      {
        'count' => 4050,
        'isMask' => 0,
        'type' => 'Outport',
      },
      {
        'count' => 1,
        'isMask' => 0,
        'type' => 'RandomNumber',
      },
      {
        'count' => 16,
        'isMask' => 0,
        'type' => 'RelationalOperator',
      },
      {
        'count' => 7771,
        'isMask' => 0,
        'type' => 'S-Function',
      },
      {
        'count' => 2097,
        'isMask' => 0,
        'type' => 'SubSystem',
      },
      {
        'count' => 159,
        'isMask' => 0,
        'type' => 'Terminator',
      },
      {
        'count' => 144,
        'isMask' => 1,
        'type' => 'BRAM Delay',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Band-Limited White Noise.',
      },
      {
        'count' => 80,
        'isMask' => 1,
        'type' => 'Biplex Commutator',
      },
      {
        'count' => 96,
        'isMask' => 1,
        'type' => 'Coefficient Generator',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Compare To Constant',
      },
      {
        'count' => 48,
        'isMask' => 1,
        'type' => 'Complex Multiplier (4 real multipliers)',
      },
      {
        'count' => 468,
        'isMask' => 1,
        'type' => 'Complex to Real-Imag',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Downsample',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'FIR Filter',
      },
      {
        'count' => 96,
        'isMask' => 1,
        'type' => 'FIR Filter Coefficient Generator',
      },
      {
        'count' => 96,
        'isMask' => 1,
        'type' => 'FIR Filter Core',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'FIR Filter Quantizer',
      },
      {
        'count' => 96,
        'isMask' => 1,
        'type' => 'FIR Filter Tap (Real Coefficients)',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Integer Delay',
      },
      {
        'count' => 192,
        'isMask' => 1,
        'type' => 'Multiply Add Block',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Quadplex Commutator',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Quadplex Radix-4 DIT FFT',
      },
      {
        'count' => 60,
        'isMask' => 1,
        'type' => 'Radix-2 Butterfly',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Radix-2 Butterfly with fixed -j twiddle (DIT, twiddle before butterfly)',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Radix-4 Butterfly',
      },
      {
        'count' => 20,
        'isMask' => 1,
        'type' => 'Radix-4 DIT FFT Stage',
      },
      {
        'count' => 16,
        'isMask' => 1,
        'type' => 'Radix-4 General Twiddle Stage',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'Radix-4 Stage-1 Twiddle Stage',
      },
      {
        'count' => 48,
        'isMask' => 1,
        'type' => 'Radix-R Twiddle Coefficient Generator (complex storage)',
      },
      {
        'count' => 320,
        'isMask' => 1,
        'type' => 'Real-Imag to Complex',
      },
      {
        'count' => 112,
        'isMask' => 1,
        'type' => 'SLR16 Delay',
      },
      {
        'count' => 760,
        'isMask' => 1,
        'type' => 'Xilinx Adder/Subtractor Block',
      },
      {
        'count' => 7,
        'isMask' => 1,
        'type' => 'Xilinx Arithmetic Relational Operator Block',
      },
      {
        'count' => 17,
        'isMask' => 1,
        'type' => 'Xilinx Binary Shift Operator Block',
      },
      {
        'count' => 1219,
        'isMask' => 1,
        'type' => 'Xilinx Bit Slice Extractor Block',
      },
      {
        'count' => 337,
        'isMask' => 1,
        'type' => 'Xilinx Bus Concatenator Block',
      },
      {
        'count' => 174,
        'isMask' => 1,
        'type' => 'Xilinx Bus Multiplexer Block',
      },
      {
        'count' => 223,
        'isMask' => 1,
        'type' => 'Xilinx Constant Block Block',
      },
      {
        'count' => 387,
        'isMask' => 1,
        'type' => 'Xilinx Counter Block',
      },
      {
        'count' => 1207,
        'isMask' => 1,
        'type' => 'Xilinx Delay Block',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'Xilinx Disregard Subsystem For Generation Block',
      },
      {
        'count' => 50,
        'isMask' => 1,
        'type' => 'Xilinx Gateway In Block',
      },
      {
        'count' => 29,
        'isMask' => 1,
        'type' => 'Xilinx Gateway Out Block',
      },
      {
        'count' => 320,
        'isMask' => 1,
        'type' => 'Xilinx Input Scaler Block',
      },
      {
        'count' => 45,
        'isMask' => 1,
        'type' => 'Xilinx Inverter Block',
      },
      {
        'count' => 30,
        'isMask' => 1,
        'type' => 'Xilinx Logical Block Block',
      },
      {
        'count' => 344,
        'isMask' => 1,
        'type' => 'Xilinx Multiplier Block',
      },
      {
        'count' => 11,
        'isMask' => 1,
        'type' => 'Xilinx Register Block',
      },
      {
        'count' => 153,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Random Access Memory Block',
      },
      {
        'count' => 144,
        'isMask' => 1,
        'type' => 'Xilinx Single Port Read-Only Memory Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'Xilinx System Generator Block',
      },
      {
        'count' => 664,
        'isMask' => 1,
        'type' => 'Xilinx Type Converter Block',
      },
      {
        'count' => 1605,
        'isMask' => 1,
        'type' => 'Xilinx Type Reinterpreter Block',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'adc',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'delay_bram',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'freeze_cntr',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'gpio',
      },
      {
        'count' => 6,
        'isMask' => 1,
        'type' => 'posedge',
      },
      {
        'count' => 4,
        'isMask' => 1,
        'type' => 'power',
      },
      {
        'count' => 6,
        'isMask' => 1,
        'type' => 'pulse_ext',
      },
      {
        'count' => 2,
        'isMask' => 1,
        'type' => 'simple_vacc',
      },
      {
        'count' => 5,
        'isMask' => 1,
        'type' => 'snap',
      },
      {
        'count' => 1,
        'isMask' => 1,
        'type' => 'xsg core config',
      },
    ],
    'myxilinx' => '',
    'netlistingWrapupScript' => 'java:com.xilinx.sysgen.netlister.DefaultWrapupNetlister',
    'ngc_config' => {
      'include_cf' => 0,
      'include_clockwrapper' => 1,
    },
    'num_sim_cycles' => 200,
    'package' => 'ff1136',
    'part' => 'xc5vsx95t',
    'partFamily' => 'virtex5',
    'port_data_types_enabled' => 1,
    'preserveHierarchy' => 0,
    'preserve_hierarchy' => 0,
    'provideGlobalCEClr' => 0,
    'report_true_rates' => 0,
    'sample_time_colors_enabled' => 0,
    'sdcFile' => 'r4_5g_specd5_cw.sdc',
    'simulation_island_subsystem_handle' => 51135.2437744141,
    'simulation_status' => 0,
    'simulinkName' => 'parking_lot',
    'simulink_accelerator_running' => 0,
    'simulink_debugger_running' => 0,
    'simulink_period' => 1,
    'speed' => -1,
    'startTime' => 0,
    'start_time' => 0,
    'stopTime' => 200,
    'synthesisTool' => 'XST',
    'synthesis_language' => 'vhdl',
    'synthesis_tool' => 'XST',
    'sysclk_period' => 6.6667,
    'sysgen' => 'C:/Xilinx/10.1/DSP_Tools/common/bin/../../sysgen',
    'sysgenTokenSettings' => {
      'settings' => {
        'base_system_period_hardware' => 6.6667,
        'base_system_period_simulink' => 1,
        'block_icon_display' => 'Default',
        'ce_clr' => 0,
        'clock_loc' => '',
        'clock_wrapper' => 'Clock Enables',
        'compilation' => 'NGC Netlist',
        'compilation_lut' => {
          'keys' => [
            'HDL Netlist',
            'NGC Netlist',
          ],
          'values' => [
            'target1',
            'target2',
          ],
        },
        'core_generation' => 1,
        'coregen_part_family' => 'Virtex5',
        'dbl_ovrd' => -1,
        'dcm_input_clock_period' => 100,
        'deprecated_control' => 'off',
        'directory' => './r4_5g_specD5/sysgen',
        'incr_netlist' => 'off',
        'master_sysgen_token_handle' => 51136.2437744141,
        'ngc_config' => {
          'include_cf' => 0,
          'include_clockwrapper' => 1,
        },
        'package' => 'ff1136',
        'part' => 'xc5vsx95t',
        'preserve_hierarchy' => 0,
        'simulation_island_subsystem_handle' => 51135.2437744141,
        'simulink_period' => 1,
        'speed' => -1,
        'synthesis_language' => 'vhdl',
        'synthesis_tool' => 'XST',
        'sysclk_period' => 6.6667,
        'testbench' => 0,
        'trim_vbits' => 1,
        'xilinx_device' => 'xc5vsx95t-1ff1136',
        'xilinxfamily' => 'Virtex5',
      },
    },
    'systemClockPeriod' => 6.6667,
    'tempdir' => 'C:/DOCUME~1/homin/LOCALS~1/Temp',
    'testbench' => 0,
    'tmpDir' => 'D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/sysgen',
    'trim_vbits' => 1,
    'ucfFile' => 'r4_5g_specd5_cw.ucf',
    'use_strict_names' => 1,
    'user_tips_enabled' => 0,
    'using71Netlister' => 1,
    'verilog_files' => [
      {
        'source' => 'conv_pkg.v',
      },
      {
        'source' => 'synth_reg.v',
      },
      {
        'source' => 'synth_reg_w_init.v',
      },
      {
        'source' => 'convert_type.v',
      },
      {
        'source' => 'xlpersistentdff.ngc',
      },
    ],
    'version' => '10.1.3.1386',
    'vhdl_files' => [
      {
        'source' => 'conv_pkg.vhd',
      },
      {
        'source' => 'synth_reg.vhd',
      },
      {
        'source' => 'synth_reg_w_init.vhd',
      },
      {
        'source' => 'xlpersistentdff.ngc',
      },
    ],
    'vsimtime' => '1742.340000 ns',
    'xcfFile' => 'r4_5g_specd5_cw.xcf',
    'xilinx' => 'C:/Xilinx/10.1/ISE',
    'xilinx_device' => 'xc5vsx95t-1ff1136',
    'xilinxfamily' => 'Virtex5',
  },
  'entityName' => '',
  'nets' => {
    '.clk' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_acc_len_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_data_valid' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai0' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai1' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai2' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai3' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai4' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai5' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai6' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_datai7' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq0' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq1' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq2' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq3' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq4' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq5' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq6' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_dataq7' => {
      'hdlType' => 'std_logic_vector(3 downto 0)',
      'width' => 4,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_outofrange0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_outofrange1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_sync0' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_sync1' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_sync2' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_adc_5g_dmux_user_sync3' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    '.r4_5g_specd5_cnt_rst_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_adc_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_adc_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc0_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc1_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc2_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc3_bram_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    '.r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_acc_cnt_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_led0_sync_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_led1_new_acc_gateway' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_snap_adc_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_adc_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.r4_5g_specd5_snap_adc_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_adc_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc0_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc1_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc2_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc3_addr_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_addr' => {
      'hdlType' => 'std_logic_vector(9 downto 0)',
      'width' => 10,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
    'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_we' => {
      'hdlType' => 'std_logic',
      'width' => 1,
    },
    'sysgen_dut.r4_5g_specd5_sync_cnt_user_data_in' => {
      'hdlType' => 'std_logic_vector(31 downto 0)',
      'width' => 32,
    },
  },
  'subblocks' => {
    'r4_5g_specd5_acc_cnt_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_acc_cnt_user_data_in' => 'sysgen_dut.r4_5g_specd5_acc_cnt_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_acc_cnt_user_data_in',
        'ports' => {
          'r4_5g_specd5_acc_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_acc_cnt_r4_5g_specd5_acc_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/acc_cnt/r4_5g_specD5_acc_cnt_user_data_in/r4_5g_specD5_acc_cnt_user_data_in',
              'source_block' => 'r4_5g_specD5/acc_cnt/r4_5g_specD5_acc_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_acc_cnt_user_data_in',
    },
    'r4_5g_specd5_acc_len_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_acc_len_user_data_out' => '.r4_5g_specd5_acc_len_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_acc_len_user_data_out',
        'ports' => {
          'r4_5g_specd5_acc_len_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_acc_len_r4_5g_specd5_acc_len_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/acc_len/r4_5g_specD5_acc_len_user_data_out/r4_5g_specD5_acc_len_user_data_out',
              'source_block' => 'r4_5g_specD5/acc_len/r4_5g_specD5_acc_len_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_acc_len_user_data_out',
    },
    'r4_5g_specd5_adc_5g_dmux_user_data_valid' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_data_valid' => '.r4_5g_specd5_adc_5g_dmux_user_data_valid',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai0' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai0' => '.r4_5g_specd5_adc_5g_dmux_user_datai0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai0',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai0/r4_5g_specD5_adc_5G_dmux_user_datai0',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai0',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai1' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai1' => '.r4_5g_specd5_adc_5g_dmux_user_datai1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai1',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai1/r4_5g_specD5_adc_5G_dmux_user_datai1',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai1',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai2' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai2' => '.r4_5g_specd5_adc_5g_dmux_user_datai2',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai2',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai2/r4_5g_specD5_adc_5G_dmux_user_datai2',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai2',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai3' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai3' => '.r4_5g_specd5_adc_5g_dmux_user_datai3',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai3',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai3/r4_5g_specD5_adc_5G_dmux_user_datai3',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai3',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai4' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai4' => '.r4_5g_specd5_adc_5g_dmux_user_datai4',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai4',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai4/r4_5g_specD5_adc_5G_dmux_user_datai4',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai4',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai4',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai5' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai5' => '.r4_5g_specd5_adc_5g_dmux_user_datai5',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai5',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai5/r4_5g_specD5_adc_5G_dmux_user_datai5',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai5',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai5',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai6' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai6' => '.r4_5g_specd5_adc_5g_dmux_user_datai6',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai6',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai6/r4_5g_specD5_adc_5G_dmux_user_datai6',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai6',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai6',
    },
    'r4_5g_specd5_adc_5g_dmux_user_datai7' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_datai7' => '.r4_5g_specd5_adc_5g_dmux_user_datai7',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai7',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_datai7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai7/r4_5g_specD5_adc_5G_dmux_user_datai7',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai7',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_datai7',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq0' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq0' => '.r4_5g_specd5_adc_5g_dmux_user_dataq0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq1' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq1' => '.r4_5g_specd5_adc_5g_dmux_user_dataq1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq2' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq2' => '.r4_5g_specd5_adc_5g_dmux_user_dataq2',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq3' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq3' => '.r4_5g_specd5_adc_5g_dmux_user_dataq3',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq4' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq4' => '.r4_5g_specd5_adc_5g_dmux_user_dataq4',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq5' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq5' => '.r4_5g_specd5_adc_5g_dmux_user_dataq5',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq6' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq6' => '.r4_5g_specd5_adc_5g_dmux_user_dataq6',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6',
    },
    'r4_5g_specd5_adc_5g_dmux_user_dataq7' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_dataq7' => '.r4_5g_specd5_adc_5g_dmux_user_dataq7',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_dataq7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7',
    },
    'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => '.r4_5g_specd5_adc_5g_dmux_user_outofrange0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0',
    },
    'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => '.r4_5g_specd5_adc_5g_dmux_user_outofrange1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1',
    },
    'r4_5g_specd5_adc_5g_dmux_user_sync0' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_sync0' => '.r4_5g_specd5_adc_5g_dmux_user_sync0',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync0',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync0',
    },
    'r4_5g_specd5_adc_5g_dmux_user_sync1' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_sync1' => '.r4_5g_specd5_adc_5g_dmux_user_sync1',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync1',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync1',
    },
    'r4_5g_specd5_adc_5g_dmux_user_sync2' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_sync2' => '.r4_5g_specd5_adc_5g_dmux_user_sync2',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync2',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync2',
    },
    'r4_5g_specd5_adc_5g_dmux_user_sync3' => {
      'connections' => {
        'r4_5g_specd5_adc_5g_dmux_user_sync3' => '.r4_5g_specd5_adc_5g_dmux_user_sync3',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync3',
        'ports' => {
          'r4_5g_specd5_adc_5g_dmux_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_adc_5g_dmux_user_sync3',
    },
    'r4_5g_specd5_cnt_rst_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_cnt_rst_user_data_out' => '.r4_5g_specd5_cnt_rst_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_cnt_rst_user_data_out',
        'ports' => {
          'r4_5g_specd5_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_cnt_rst_r4_5g_specd5_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/cnt_rst/r4_5g_specD5_cnt_rst_user_data_out/r4_5g_specD5_cnt_rst_user_data_out',
              'source_block' => 'r4_5g_specD5/cnt_rst/r4_5g_specD5_cnt_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_cnt_rst_user_data_out',
    },
    'r4_5g_specd5_led0_sync_gateway' => {
      'connections' => {
        'r4_5g_specd5_led0_sync_gateway' => 'sysgen_dut.r4_5g_specd5_led0_sync_gateway',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_led0_sync_gateway',
        'ports' => {
          'r4_5g_specd5_led0_sync_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_led0_sync_r4_5g_specd5_led0_sync_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/led0_sync/r4_5g_specD5_led0_sync_gateway/r4_5g_specD5_led0_sync_gateway',
              'source_block' => 'r4_5g_specD5/led0_sync/r4_5g_specD5_led0_sync_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_led0_sync_gateway',
    },
    'r4_5g_specd5_led1_new_acc_gateway' => {
      'connections' => {
        'r4_5g_specd5_led1_new_acc_gateway' => 'sysgen_dut.r4_5g_specd5_led1_new_acc_gateway',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_led1_new_acc_gateway',
        'ports' => {
          'r4_5g_specd5_led1_new_acc_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_led1_new_acc_r4_5g_specd5_led1_new_acc_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/led1_new_acc/r4_5g_specD5_led1_new_acc_gateway/r4_5g_specD5_led1_new_acc_gateway',
              'source_block' => 'r4_5g_specD5/led1_new_acc/r4_5g_specD5_led1_new_acc_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_led1_new_acc_gateway',
    },
    'r4_5g_specd5_snap_adc_addr_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_adc_addr_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_addr_user_data_in',
        'ports' => {
          'r4_5g_specd5_snap_adc_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_addr_r4_5g_specd5_snap_adc_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/addr/r4_5g_specD5_snap_adc_addr_user_data_in/r4_5g_specD5_snap_adc_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_adc/addr/r4_5g_specD5_snap_adc_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_addr_user_data_in',
    },
    'r4_5g_specd5_snap_adc_bram_addr' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_bram_addr',
        'ports' => {
          'r4_5g_specd5_snap_adc_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_addr/r4_5g_specD5_snap_adc_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_bram_addr',
    },
    'r4_5g_specd5_snap_adc_bram_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_bram_data_in',
        'ports' => {
          'r4_5g_specd5_snap_adc_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_data_in/r4_5g_specD5_snap_adc_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_bram_data_in',
    },
    'r4_5g_specd5_snap_adc_bram_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_bram_data_out' => '.r4_5g_specd5_snap_adc_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_bram_data_out',
        'ports' => {
          'r4_5g_specd5_snap_adc_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_adc_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_bram_data_out',
    },
    'r4_5g_specd5_snap_adc_bram_we' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_bram_we',
        'ports' => {
          'r4_5g_specd5_snap_adc_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_we/r4_5g_specD5_snap_adc_bram_we',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_bram_we',
    },
    'r4_5g_specd5_snap_adc_ctrl_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_adc_ctrl_user_data_out' => '.r4_5g_specd5_snap_adc_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_adc_ctrl_user_data_out',
        'ports' => {
          'r4_5g_specd5_snap_adc_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_ctrl_r4_5g_specd5_snap_adc_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/ctrl/r4_5g_specD5_snap_adc_ctrl_user_data_out/r4_5g_specD5_snap_adc_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_adc/ctrl/r4_5g_specD5_snap_adc_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_adc_ctrl_user_data_out',
    },
    'r4_5g_specd5_snap_vacc0_addr_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_addr_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_addr_user_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_addr_r4_5g_specd5_snap_vacc0_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/addr/r4_5g_specD5_snap_vacc0_addr_user_data_in/r4_5g_specD5_snap_vacc0_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc0/addr/r4_5g_specD5_snap_vacc0_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_addr_user_data_in',
    },
    'r4_5g_specd5_snap_vacc0_bram_addr' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_bram_addr',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_addr/r4_5g_specD5_snap_vacc0_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_bram_addr',
    },
    'r4_5g_specd5_snap_vacc0_bram_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_bram_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_data_in/r4_5g_specD5_snap_vacc0_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_bram_data_in',
    },
    'r4_5g_specd5_snap_vacc0_bram_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_bram_data_out' => '.r4_5g_specd5_snap_vacc0_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_bram_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_bram_data_out',
    },
    'r4_5g_specd5_snap_vacc0_bram_we' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_bram_we',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_we/r4_5g_specD5_snap_vacc0_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_bram_we',
    },
    'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc0_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc0_ctrl_user_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_ctrl_r4_5g_specd5_snap_vacc0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/ctrl/r4_5g_specD5_snap_vacc0_ctrl_user_data_out/r4_5g_specD5_snap_vacc0_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc0/ctrl/r4_5g_specD5_snap_vacc0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc0_ctrl_user_data_out',
    },
    'r4_5g_specd5_snap_vacc1_addr_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_addr_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_addr_user_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_addr_r4_5g_specd5_snap_vacc1_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/addr/r4_5g_specD5_snap_vacc1_addr_user_data_in/r4_5g_specD5_snap_vacc1_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc1/addr/r4_5g_specD5_snap_vacc1_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_addr_user_data_in',
    },
    'r4_5g_specd5_snap_vacc1_bram_addr' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_bram_addr',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_addr/r4_5g_specD5_snap_vacc1_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_bram_addr',
    },
    'r4_5g_specd5_snap_vacc1_bram_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_bram_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_data_in/r4_5g_specD5_snap_vacc1_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_bram_data_in',
    },
    'r4_5g_specd5_snap_vacc1_bram_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_bram_data_out' => '.r4_5g_specd5_snap_vacc1_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_bram_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc1_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_bram_data_out',
    },
    'r4_5g_specd5_snap_vacc1_bram_we' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_bram_we',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_we/r4_5g_specD5_snap_vacc1_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_bram_we',
    },
    'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc1_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc1_ctrl_user_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_ctrl_r4_5g_specd5_snap_vacc1_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/ctrl/r4_5g_specD5_snap_vacc1_ctrl_user_data_out/r4_5g_specD5_snap_vacc1_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc1/ctrl/r4_5g_specD5_snap_vacc1_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc1_ctrl_user_data_out',
    },
    'r4_5g_specd5_snap_vacc2_addr_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_addr_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_addr_user_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_addr_r4_5g_specd5_snap_vacc2_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/addr/r4_5g_specD5_snap_vacc2_addr_user_data_in/r4_5g_specD5_snap_vacc2_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc2/addr/r4_5g_specD5_snap_vacc2_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_addr_user_data_in',
    },
    'r4_5g_specd5_snap_vacc2_bram_addr' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_bram_addr',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_addr/r4_5g_specD5_snap_vacc2_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_bram_addr',
    },
    'r4_5g_specd5_snap_vacc2_bram_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_bram_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_data_in/r4_5g_specD5_snap_vacc2_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_bram_data_in',
    },
    'r4_5g_specd5_snap_vacc2_bram_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_bram_data_out' => '.r4_5g_specd5_snap_vacc2_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_bram_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc2_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_bram_data_out',
    },
    'r4_5g_specd5_snap_vacc2_bram_we' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_bram_we',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_we/r4_5g_specD5_snap_vacc2_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_bram_we',
    },
    'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc2_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc2_ctrl_user_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_ctrl_r4_5g_specd5_snap_vacc2_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/ctrl/r4_5g_specD5_snap_vacc2_ctrl_user_data_out/r4_5g_specD5_snap_vacc2_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc2/ctrl/r4_5g_specD5_snap_vacc2_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc2_ctrl_user_data_out',
    },
    'r4_5g_specd5_snap_vacc3_addr_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_addr_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_addr_user_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_addr_r4_5g_specd5_snap_vacc3_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/addr/r4_5g_specD5_snap_vacc3_addr_user_data_in/r4_5g_specD5_snap_vacc3_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc3/addr/r4_5g_specD5_snap_vacc3_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_addr_user_data_in',
    },
    'r4_5g_specd5_snap_vacc3_bram_addr' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_addr',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_bram_addr',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_addr/r4_5g_specD5_snap_vacc3_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_bram_addr',
    },
    'r4_5g_specd5_snap_vacc3_bram_data_in' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_bram_data_in',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_data_in/r4_5g_specD5_snap_vacc3_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_bram_data_in',
    },
    'r4_5g_specd5_snap_vacc3_bram_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_bram_data_out' => '.r4_5g_specd5_snap_vacc3_bram_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_bram_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc3_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_bram_data_out',
    },
    'r4_5g_specd5_snap_vacc3_bram_we' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_we',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_bram_we',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_we/r4_5g_specD5_snap_vacc3_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_bram_we',
    },
    'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => {
      'connections' => {
        'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc3_ctrl_user_data_out',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_snap_vacc3_ctrl_user_data_out',
        'ports' => {
          'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_ctrl_r4_5g_specd5_snap_vacc3_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/ctrl/r4_5g_specD5_snap_vacc3_ctrl_user_data_out/r4_5g_specD5_snap_vacc3_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc3/ctrl/r4_5g_specD5_snap_vacc3_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_snap_vacc3_ctrl_user_data_out',
    },
    'r4_5g_specd5_sync_cnt_user_data_in' => {
      'connections' => {
        'r4_5g_specd5_sync_cnt_user_data_in' => 'sysgen_dut.r4_5g_specd5_sync_cnt_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'r4_5g_specd5_sync_cnt_user_data_in',
        'ports' => {
          'r4_5g_specd5_sync_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_sync_cnt_r4_5g_specd5_sync_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/sync_cnt/r4_5g_specD5_sync_cnt_user_data_in/r4_5g_specD5_sync_cnt_user_data_in',
              'source_block' => 'r4_5g_specD5/sync_cnt/r4_5g_specD5_sync_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
      },
      'entityName' => 'r4_5g_specd5_sync_cnt_user_data_in',
    },
    'sysgen_dut' => {
      'connections' => {
        'clk' => '.clk',
        'r4_5g_specd5_acc_cnt_user_data_in' => 'sysgen_dut.r4_5g_specd5_acc_cnt_user_data_in',
        'r4_5g_specd5_acc_len_user_data_out' => '.r4_5g_specd5_acc_len_user_data_out',
        'r4_5g_specd5_adc_5g_dmux_user_data_valid' => '.r4_5g_specd5_adc_5g_dmux_user_data_valid',
        'r4_5g_specd5_adc_5g_dmux_user_datai0' => '.r4_5g_specd5_adc_5g_dmux_user_datai0',
        'r4_5g_specd5_adc_5g_dmux_user_datai1' => '.r4_5g_specd5_adc_5g_dmux_user_datai1',
        'r4_5g_specd5_adc_5g_dmux_user_datai2' => '.r4_5g_specd5_adc_5g_dmux_user_datai2',
        'r4_5g_specd5_adc_5g_dmux_user_datai3' => '.r4_5g_specd5_adc_5g_dmux_user_datai3',
        'r4_5g_specd5_adc_5g_dmux_user_datai4' => '.r4_5g_specd5_adc_5g_dmux_user_datai4',
        'r4_5g_specd5_adc_5g_dmux_user_datai5' => '.r4_5g_specd5_adc_5g_dmux_user_datai5',
        'r4_5g_specd5_adc_5g_dmux_user_datai6' => '.r4_5g_specd5_adc_5g_dmux_user_datai6',
        'r4_5g_specd5_adc_5g_dmux_user_datai7' => '.r4_5g_specd5_adc_5g_dmux_user_datai7',
        'r4_5g_specd5_adc_5g_dmux_user_dataq0' => '.r4_5g_specd5_adc_5g_dmux_user_dataq0',
        'r4_5g_specd5_adc_5g_dmux_user_dataq1' => '.r4_5g_specd5_adc_5g_dmux_user_dataq1',
        'r4_5g_specd5_adc_5g_dmux_user_dataq2' => '.r4_5g_specd5_adc_5g_dmux_user_dataq2',
        'r4_5g_specd5_adc_5g_dmux_user_dataq3' => '.r4_5g_specd5_adc_5g_dmux_user_dataq3',
        'r4_5g_specd5_adc_5g_dmux_user_dataq4' => '.r4_5g_specd5_adc_5g_dmux_user_dataq4',
        'r4_5g_specd5_adc_5g_dmux_user_dataq5' => '.r4_5g_specd5_adc_5g_dmux_user_dataq5',
        'r4_5g_specd5_adc_5g_dmux_user_dataq6' => '.r4_5g_specd5_adc_5g_dmux_user_dataq6',
        'r4_5g_specd5_adc_5g_dmux_user_dataq7' => '.r4_5g_specd5_adc_5g_dmux_user_dataq7',
        'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => '.r4_5g_specd5_adc_5g_dmux_user_outofrange0',
        'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => '.r4_5g_specd5_adc_5g_dmux_user_outofrange1',
        'r4_5g_specd5_adc_5g_dmux_user_sync0' => '.r4_5g_specd5_adc_5g_dmux_user_sync0',
        'r4_5g_specd5_adc_5g_dmux_user_sync1' => '.r4_5g_specd5_adc_5g_dmux_user_sync1',
        'r4_5g_specd5_adc_5g_dmux_user_sync2' => '.r4_5g_specd5_adc_5g_dmux_user_sync2',
        'r4_5g_specd5_adc_5g_dmux_user_sync3' => '.r4_5g_specd5_adc_5g_dmux_user_sync3',
        'r4_5g_specd5_cnt_rst_user_data_out' => '.r4_5g_specd5_cnt_rst_user_data_out',
        'r4_5g_specd5_led0_sync_gateway' => 'sysgen_dut.r4_5g_specd5_led0_sync_gateway',
        'r4_5g_specd5_led1_new_acc_gateway' => 'sysgen_dut.r4_5g_specd5_led1_new_acc_gateway',
        'r4_5g_specd5_snap_adc_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_adc_addr_user_data_in',
        'r4_5g_specd5_snap_adc_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_addr',
        'r4_5g_specd5_snap_adc_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_data_in',
        'r4_5g_specd5_snap_adc_bram_data_out' => '.r4_5g_specd5_snap_adc_bram_data_out',
        'r4_5g_specd5_snap_adc_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_adc_bram_we',
        'r4_5g_specd5_snap_adc_ctrl_user_data_out' => '.r4_5g_specd5_snap_adc_ctrl_user_data_out',
        'r4_5g_specd5_snap_vacc0_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_addr_user_data_in',
        'r4_5g_specd5_snap_vacc0_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_addr',
        'r4_5g_specd5_snap_vacc0_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_data_in',
        'r4_5g_specd5_snap_vacc0_bram_data_out' => '.r4_5g_specd5_snap_vacc0_bram_data_out',
        'r4_5g_specd5_snap_vacc0_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc0_bram_we',
        'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc0_ctrl_user_data_out',
        'r4_5g_specd5_snap_vacc1_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_addr_user_data_in',
        'r4_5g_specd5_snap_vacc1_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_addr',
        'r4_5g_specd5_snap_vacc1_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_data_in',
        'r4_5g_specd5_snap_vacc1_bram_data_out' => '.r4_5g_specd5_snap_vacc1_bram_data_out',
        'r4_5g_specd5_snap_vacc1_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc1_bram_we',
        'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc1_ctrl_user_data_out',
        'r4_5g_specd5_snap_vacc2_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_addr_user_data_in',
        'r4_5g_specd5_snap_vacc2_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_addr',
        'r4_5g_specd5_snap_vacc2_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_data_in',
        'r4_5g_specd5_snap_vacc2_bram_data_out' => '.r4_5g_specd5_snap_vacc2_bram_data_out',
        'r4_5g_specd5_snap_vacc2_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc2_bram_we',
        'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc2_ctrl_user_data_out',
        'r4_5g_specd5_snap_vacc3_addr_user_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_addr_user_data_in',
        'r4_5g_specd5_snap_vacc3_bram_addr' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_addr',
        'r4_5g_specd5_snap_vacc3_bram_data_in' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_data_in',
        'r4_5g_specd5_snap_vacc3_bram_data_out' => '.r4_5g_specd5_snap_vacc3_bram_data_out',
        'r4_5g_specd5_snap_vacc3_bram_we' => 'sysgen_dut.r4_5g_specd5_snap_vacc3_bram_we',
        'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => '.r4_5g_specd5_snap_vacc3_ctrl_user_data_out',
        'r4_5g_specd5_sync_cnt_user_data_in' => 'sysgen_dut.r4_5g_specd5_sync_cnt_user_data_in',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'hdlArchAttributes' => [
          ],
          'hdlEntityAttributes' => [
          ],
          'isClkWrapper' => 1,
        },
        'connections' => {
          'clk' => 'clkNet',
          'r4_5g_specd5_acc_cnt_user_data_in' => 'r4_5g_specd5_acc_cnt_user_data_in_net',
          'r4_5g_specd5_acc_len_user_data_out' => 'r4_5g_specd5_acc_len_user_data_out_net',
          'r4_5g_specd5_adc_5g_dmux_user_data_valid' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai0' => 'r4_5g_specd5_adc_5g_dmux_user_datai0_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai1' => 'r4_5g_specd5_adc_5g_dmux_user_datai1_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai2' => 'r4_5g_specd5_adc_5g_dmux_user_datai2_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai3' => 'r4_5g_specd5_adc_5g_dmux_user_datai3_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai4' => 'r4_5g_specd5_adc_5g_dmux_user_datai4_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai5' => 'r4_5g_specd5_adc_5g_dmux_user_datai5_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai6' => 'r4_5g_specd5_adc_5g_dmux_user_datai6_net',
          'r4_5g_specd5_adc_5g_dmux_user_datai7' => 'r4_5g_specd5_adc_5g_dmux_user_datai7_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq0' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq1' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq2' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq3' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq4' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq5' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq6' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6_net',
          'r4_5g_specd5_adc_5g_dmux_user_dataq7' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7_net',
          'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0_net',
          'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1_net',
          'r4_5g_specd5_adc_5g_dmux_user_sync0' => 'r4_5g_specd5_adc_5g_dmux_user_sync0_net',
          'r4_5g_specd5_adc_5g_dmux_user_sync1' => 'r4_5g_specd5_adc_5g_dmux_user_sync1_net',
          'r4_5g_specd5_adc_5g_dmux_user_sync2' => 'r4_5g_specd5_adc_5g_dmux_user_sync2_net',
          'r4_5g_specd5_adc_5g_dmux_user_sync3' => 'r4_5g_specd5_adc_5g_dmux_user_sync3_net',
          'r4_5g_specd5_cnt_rst_user_data_out' => 'r4_5g_specd5_cnt_rst_user_data_out_net',
          'r4_5g_specd5_led0_sync_gateway' => 'r4_5g_specd5_led0_sync_gateway_net',
          'r4_5g_specd5_led1_new_acc_gateway' => 'r4_5g_specd5_led1_new_acc_gateway_net',
          'r4_5g_specd5_snap_adc_addr_user_data_in' => 'r4_5g_specd5_snap_adc_addr_user_data_in_net',
          'r4_5g_specd5_snap_adc_bram_addr' => 'r4_5g_specd5_snap_adc_bram_addr_net',
          'r4_5g_specd5_snap_adc_bram_data_in' => 'r4_5g_specd5_snap_adc_bram_data_in_net',
          'r4_5g_specd5_snap_adc_bram_data_out' => 'r4_5g_specd5_snap_adc_bram_data_out_net',
          'r4_5g_specd5_snap_adc_bram_we' => 'r4_5g_specd5_snap_adc_bram_we_net',
          'r4_5g_specd5_snap_adc_ctrl_user_data_out' => 'r4_5g_specd5_snap_adc_ctrl_user_data_out_net',
          'r4_5g_specd5_snap_vacc0_addr_user_data_in' => 'r4_5g_specd5_snap_vacc0_addr_user_data_in_net',
          'r4_5g_specd5_snap_vacc0_bram_addr' => 'r4_5g_specd5_snap_vacc0_bram_addr_net',
          'r4_5g_specd5_snap_vacc0_bram_data_in' => 'r4_5g_specd5_snap_vacc0_bram_data_in_net',
          'r4_5g_specd5_snap_vacc0_bram_data_out' => 'r4_5g_specd5_snap_vacc0_bram_data_out_net',
          'r4_5g_specd5_snap_vacc0_bram_we' => 'r4_5g_specd5_snap_vacc0_bram_we_net',
          'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc0_ctrl_user_data_out_net',
          'r4_5g_specd5_snap_vacc1_addr_user_data_in' => 'r4_5g_specd5_snap_vacc1_addr_user_data_in_net',
          'r4_5g_specd5_snap_vacc1_bram_addr' => 'r4_5g_specd5_snap_vacc1_bram_addr_net',
          'r4_5g_specd5_snap_vacc1_bram_data_in' => 'r4_5g_specd5_snap_vacc1_bram_data_in_net',
          'r4_5g_specd5_snap_vacc1_bram_data_out' => 'r4_5g_specd5_snap_vacc1_bram_data_out_net',
          'r4_5g_specd5_snap_vacc1_bram_we' => 'r4_5g_specd5_snap_vacc1_bram_we_net',
          'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc1_ctrl_user_data_out_net',
          'r4_5g_specd5_snap_vacc2_addr_user_data_in' => 'r4_5g_specd5_snap_vacc2_addr_user_data_in_net',
          'r4_5g_specd5_snap_vacc2_bram_addr' => 'r4_5g_specd5_snap_vacc2_bram_addr_net',
          'r4_5g_specd5_snap_vacc2_bram_data_in' => 'r4_5g_specd5_snap_vacc2_bram_data_in_net',
          'r4_5g_specd5_snap_vacc2_bram_data_out' => 'r4_5g_specd5_snap_vacc2_bram_data_out_net',
          'r4_5g_specd5_snap_vacc2_bram_we' => 'r4_5g_specd5_snap_vacc2_bram_we_net',
          'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc2_ctrl_user_data_out_net',
          'r4_5g_specd5_snap_vacc3_addr_user_data_in' => 'r4_5g_specd5_snap_vacc3_addr_user_data_in_net',
          'r4_5g_specd5_snap_vacc3_bram_addr' => 'r4_5g_specd5_snap_vacc3_bram_addr_net',
          'r4_5g_specd5_snap_vacc3_bram_data_in' => 'r4_5g_specd5_snap_vacc3_bram_data_in_net',
          'r4_5g_specd5_snap_vacc3_bram_data_out' => 'r4_5g_specd5_snap_vacc3_bram_data_out_net',
          'r4_5g_specd5_snap_vacc3_bram_we' => 'r4_5g_specd5_snap_vacc3_bram_we_net',
          'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc3_ctrl_user_data_out_net',
          'r4_5g_specd5_sync_cnt_user_data_in' => 'r4_5g_specd5_sync_cnt_user_data_in_net',
        },
        'entityName' => 'r4_5g_specd5_cw',
        'nets' => {
          'ce_1_sg_x368' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'MAX_FANOUT',
                  'string',
                  '"REDUCE"',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clkNet' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk_1_sg_x368' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'persistentdff_inst_q' => {
            'attributes' => {
              'hdlNetAttributes' => [
                [
                  'syn_keep',
                  'boolean',
                  'true',
                ],
                [
                  'keep',
                  'boolean',
                  'true',
                ],
                [
                  'preserve_signal',
                  'boolean',
                  'true',
                ],
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_acc_cnt_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_acc_len_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_adc_5g_dmux_user_data_valid_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai4_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai5_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai6_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai7_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq4_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq5_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq6_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq7_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_outofrange0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_outofrange1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync0_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync1_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync2_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync3_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_cnt_rst_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_led0_sync_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_led1_new_acc_gateway_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_adc_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_adc_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_adc_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc0_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc0_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc1_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc1_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc2_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc2_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_addr_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_addr_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc3_bram_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_we_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc3_ctrl_user_data_out_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_sync_cnt_user_data_in_net' => {
            'attributes' => {
              'hdlNetAttributes' => [
              ],
            },
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'ports' => {
          'ce' => {
            'attributes' => {
              'defaultHdlValue' => '\'1\'',
              'domain' => 'default',
              'group' => 0,
              'isCe' => 1,
              'period' => 1,
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'clk' => {
            'attributes' => {
              'domain' => 'default',
              'group' => 0,
              'isClk' => 1,
              'period' => 1,
              'type' => 'logic',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_acc_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_acc_cnt_r4_5g_specd5_acc_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/acc_cnt/r4_5g_specD5_acc_cnt_user_data_in/r4_5g_specD5_acc_cnt_user_data_in',
              'source_block' => 'r4_5g_specD5/acc_cnt/r4_5g_specD5_acc_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_acc_len_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_acc_len_r4_5g_specd5_acc_len_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/acc_len/r4_5g_specD5_acc_len_user_data_out/r4_5g_specD5_acc_len_user_data_out',
              'source_block' => 'r4_5g_specD5/acc_len/r4_5g_specD5_acc_len_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_adc_5g_dmux_user_data_valid' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_data_valid.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai0/r4_5g_specD5_adc_5G_dmux_user_datai0',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai0',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai1/r4_5g_specD5_adc_5G_dmux_user_datai1',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai1',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai2/r4_5g_specD5_adc_5G_dmux_user_datai2',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai2',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai3/r4_5g_specD5_adc_5G_dmux_user_datai3',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai3',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai4/r4_5g_specD5_adc_5G_dmux_user_datai4',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai4',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai5/r4_5g_specD5_adc_5G_dmux_user_datai5',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai5',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai6/r4_5g_specD5_adc_5G_dmux_user_datai6',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai6',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_datai7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai7/r4_5g_specD5_adc_5G_dmux_user_datai7',
              'source_block' => 'r4_5g_specD5/adc_5G_dmux/r4_5g_specD5_adc_5G_dmux_user_datai7',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq4' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq4.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq5' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq5.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq6' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq6.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_dataq7' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq7.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'UFix_4_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(3 downto 0)',
            'width' => 4,
          },
          'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync0' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync0.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync0',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync1' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync1.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync1',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync2' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync2.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync2',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_adc_5g_dmux_user_sync3' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync3.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync3',
              'source_block' => '',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_cnt_rst_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_cnt_rst_r4_5g_specd5_cnt_rst_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/cnt_rst/r4_5g_specD5_cnt_rst_user_data_out/r4_5g_specD5_cnt_rst_user_data_out',
              'source_block' => 'r4_5g_specD5/cnt_rst/r4_5g_specD5_cnt_rst_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_led0_sync_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_led0_sync_r4_5g_specd5_led0_sync_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/led0_sync/r4_5g_specD5_led0_sync_gateway/r4_5g_specD5_led0_sync_gateway',
              'source_block' => 'r4_5g_specD5/led0_sync/r4_5g_specD5_led0_sync_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_led1_new_acc_gateway' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_led1_new_acc_r4_5g_specd5_led1_new_acc_gateway.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/led1_new_acc/r4_5g_specD5_led1_new_acc_gateway/r4_5g_specD5_led1_new_acc_gateway',
              'source_block' => 'r4_5g_specD5/led1_new_acc/r4_5g_specD5_led1_new_acc_gateway',
              'timingConstraint' => 'none',
              'type' => 'Bool',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_adc_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_addr_r4_5g_specd5_snap_adc_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/addr/r4_5g_specD5_snap_adc_addr_user_data_in/r4_5g_specD5_snap_adc_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_adc/addr/r4_5g_specD5_snap_adc_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_addr/r4_5g_specD5_snap_adc_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_adc_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_data_in/r4_5g_specD5_snap_adc_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_adc_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_adc_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_we/r4_5g_specD5_snap_adc_bram_we',
              'source_block' => 'r4_5g_specD5/snap_adc/bram/r4_5g_specD5_snap_adc_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_adc_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_adc_ctrl_r4_5g_specd5_snap_adc_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_adc/ctrl/r4_5g_specD5_snap_adc_ctrl_user_data_out/r4_5g_specD5_snap_adc_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_adc/ctrl/r4_5g_specD5_snap_adc_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_addr_r4_5g_specd5_snap_vacc0_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/addr/r4_5g_specD5_snap_vacc0_addr_user_data_in/r4_5g_specD5_snap_vacc0_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc0/addr/r4_5g_specD5_snap_vacc0_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_addr/r4_5g_specD5_snap_vacc0_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc0_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_data_in/r4_5g_specD5_snap_vacc0_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc0_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc0_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_we/r4_5g_specD5_snap_vacc0_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc0/bram/r4_5g_specD5_snap_vacc0_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc0_ctrl_r4_5g_specd5_snap_vacc0_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc0/ctrl/r4_5g_specD5_snap_vacc0_ctrl_user_data_out/r4_5g_specD5_snap_vacc0_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc0/ctrl/r4_5g_specD5_snap_vacc0_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_addr_r4_5g_specd5_snap_vacc1_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/addr/r4_5g_specD5_snap_vacc1_addr_user_data_in/r4_5g_specD5_snap_vacc1_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc1/addr/r4_5g_specD5_snap_vacc1_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_addr/r4_5g_specD5_snap_vacc1_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc1_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_data_in/r4_5g_specD5_snap_vacc1_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc1_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc1_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_we/r4_5g_specD5_snap_vacc1_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc1/bram/r4_5g_specD5_snap_vacc1_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc1_ctrl_r4_5g_specd5_snap_vacc1_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc1/ctrl/r4_5g_specD5_snap_vacc1_ctrl_user_data_out/r4_5g_specD5_snap_vacc1_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc1/ctrl/r4_5g_specD5_snap_vacc1_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_addr_r4_5g_specd5_snap_vacc2_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/addr/r4_5g_specD5_snap_vacc2_addr_user_data_in/r4_5g_specD5_snap_vacc2_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc2/addr/r4_5g_specD5_snap_vacc2_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_addr/r4_5g_specD5_snap_vacc2_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc2_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_data_in/r4_5g_specD5_snap_vacc2_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc2_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc2_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_we/r4_5g_specD5_snap_vacc2_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc2/bram/r4_5g_specD5_snap_vacc2_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc2_ctrl_r4_5g_specd5_snap_vacc2_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc2/ctrl/r4_5g_specD5_snap_vacc2_ctrl_user_data_out/r4_5g_specD5_snap_vacc2_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc2/ctrl/r4_5g_specD5_snap_vacc2_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_addr_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_addr_r4_5g_specd5_snap_vacc3_addr_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/addr/r4_5g_specD5_snap_vacc3_addr_user_data_in/r4_5g_specD5_snap_vacc3_addr_user_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc3/addr/r4_5g_specD5_snap_vacc3_addr_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_addr' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_addr.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_addr/r4_5g_specD5_snap_vacc3_bram_addr',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_addr',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_addr',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_10_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(9 downto 0)',
            'width' => 10,
          },
          'r4_5g_specd5_snap_vacc3_bram_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_data_in/r4_5g_specD5_snap_vacc3_bram_data_in',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_data_in',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_in',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specd5_snap_vacc3_bram_data_out',
              'source_block' => '',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_data_out',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_snap_vacc3_bram_we' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_we.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_we/r4_5g_specD5_snap_vacc3_bram_we',
              'source_block' => 'r4_5g_specD5/snap_vacc3/bram/r4_5g_specD5_snap_vacc3_bram_we',
              'sysgeninterface' => {
                'Nallatech' => {
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
                'Xilinx' => {
                  'jtaghwcosim' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                  'xdspkit' => {
                    'non_memory_mapped_port' => 'uprev_Shared_BRAM_we',
                  },
                },
              },
              'timingConstraint' => 'none',
              'type' => 'UFix_1_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
          'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_snap_vacc3_ctrl_r4_5g_specd5_snap_vacc3_ctrl_user_data_out.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/snap_vacc3/ctrl/r4_5g_specD5_snap_vacc3_ctrl_user_data_out/r4_5g_specD5_snap_vacc3_ctrl_user_data_out',
              'source_block' => 'r4_5g_specD5/snap_vacc3/ctrl/r4_5g_specD5_snap_vacc3_ctrl_user_data_out',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'in',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
          'r4_5g_specd5_sync_cnt_user_data_in' => {
            'attributes' => {
              'bin_pt' => 0,
              'inputFile' => 'r4_5g_specd5_sync_cnt_r4_5g_specd5_sync_cnt_user_data_in.dat',
              'is_floating_block' => 1,
              'is_gateway_port' => 1,
              'must_be_hdl_vector' => 1,
              'period' => 1,
              'port_id' => 0,
              'simulinkName' => 'r4_5g_specD5/sync_cnt/r4_5g_specD5_sync_cnt_user_data_in/r4_5g_specD5_sync_cnt_user_data_in',
              'source_block' => 'r4_5g_specD5/sync_cnt/r4_5g_specD5_sync_cnt_user_data_in',
              'timingConstraint' => 'none',
              'type' => 'UFix_32_0',
            },
            'direction' => 'out',
            'hdlType' => 'std_logic_vector(31 downto 0)',
            'width' => 32,
          },
        },
        'subblocks' => {
          'clk_probe' => {
            'connections' => {
              'ce' => [
                'constant',
                '\'1\'',
              ],
              'clk' => 'clkNet',
              'clr' => [
                'constant',
                '\'0\'',
              ],
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
              },
              'entityName' => 'xlclkprobe',
              'ports' => {
                'ce' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clr' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'fakeoutforxst' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlclkprobe',
          },
          'default_clock_driver_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x368',
              'clk_1' => 'clk_1_sg_x368',
              'sysce' => [
                'constant',
                '\'1\'',
              ],
              'sysce_clr' => [
                'constant',
                '\'0\'',
              ],
              'sysclk' => 'clkNet',
            },
            'entity' => {
              'attributes' => {
                'domain' => 'default',
                'hdlArchAttributes' => [
                  [
                    'syn_noprune',
                    'boolean',
                    'true',
                  ],
                  [
                    'optimize_primitives',
                    'boolean',
                    'false',
                  ],
                  [
                    'dont_touch',
                    'boolean',
                    'true',
                  ],
                ],
                'hdlEntityAttributes' => [
                ],
                'isClkDriver' => 1,
              },
              'entityName' => 'default_clock_driver',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isCe' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => 'default',
                    'group' => 1,
                    'isClk' => 1,
                    'period' => 1,
                    'type' => 'logic',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce' => {
                  'attributes' => {
                    'group' => 0,
                    'isCe' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysce_clr' => {
                  'attributes' => {
                    'group' => 0,
                    'isClr' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'sysclk' => {
                  'attributes' => {
                    'group' => 0,
                    'isClk' => 1,
                    'period' => 1,
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'default_clock_driver',
          },
          'persistentdff_inst' => {
            'connections' => {
              'clk' => 'clkNet',
              'd' => 'persistentdff_inst_q',
              'q' => 'persistentdff_inst_q',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlCompAttributes' => [
                  [
                    'syn_black_box',
                    'boolean',
                    'true',
                  ],
                  [
                    'box_type',
                    'string',
                    '"black_box"',
                  ],
                ],
                'is_persistent_dff' => 1,
                'needsComponentDeclaration' => 1,
              },
              'entityName' => 'xlpersistentdff',
              'ports' => {
                'clk' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'd' => {
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'q' => {
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
              },
            },
            'entityName' => 'xlpersistentdff',
          },
          'r4_5g_specd5_x0' => {
            'connections' => {
              'ce_1' => 'ce_1_sg_x368',
              'clk_1' => 'clk_1_sg_x368',
              'r4_5g_specd5_acc_cnt_user_data_in' => 'r4_5g_specd5_acc_cnt_user_data_in_net',
              'r4_5g_specd5_acc_len_user_data_out' => 'r4_5g_specd5_acc_len_user_data_out_net',
              'r4_5g_specd5_adc_5g_dmux_user_data_valid' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai0' => 'r4_5g_specd5_adc_5g_dmux_user_datai0_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai1' => 'r4_5g_specd5_adc_5g_dmux_user_datai1_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai2' => 'r4_5g_specd5_adc_5g_dmux_user_datai2_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai3' => 'r4_5g_specd5_adc_5g_dmux_user_datai3_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai4' => 'r4_5g_specd5_adc_5g_dmux_user_datai4_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai5' => 'r4_5g_specd5_adc_5g_dmux_user_datai5_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai6' => 'r4_5g_specd5_adc_5g_dmux_user_datai6_net',
              'r4_5g_specd5_adc_5g_dmux_user_datai7' => 'r4_5g_specd5_adc_5g_dmux_user_datai7_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq0' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq1' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq2' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq3' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq4' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq5' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq6' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6_net',
              'r4_5g_specd5_adc_5g_dmux_user_dataq7' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7_net',
              'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0_net',
              'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1_net',
              'r4_5g_specd5_adc_5g_dmux_user_sync0' => 'r4_5g_specd5_adc_5g_dmux_user_sync0_net',
              'r4_5g_specd5_adc_5g_dmux_user_sync1' => 'r4_5g_specd5_adc_5g_dmux_user_sync1_net',
              'r4_5g_specd5_adc_5g_dmux_user_sync2' => 'r4_5g_specd5_adc_5g_dmux_user_sync2_net',
              'r4_5g_specd5_adc_5g_dmux_user_sync3' => 'r4_5g_specd5_adc_5g_dmux_user_sync3_net',
              'r4_5g_specd5_cnt_rst_user_data_out' => 'r4_5g_specd5_cnt_rst_user_data_out_net',
              'r4_5g_specd5_led0_sync_gateway' => 'r4_5g_specd5_led0_sync_gateway_net',
              'r4_5g_specd5_led1_new_acc_gateway' => 'r4_5g_specd5_led1_new_acc_gateway_net',
              'r4_5g_specd5_snap_adc_addr_user_data_in' => 'r4_5g_specd5_snap_adc_addr_user_data_in_net',
              'r4_5g_specd5_snap_adc_bram_addr' => 'r4_5g_specd5_snap_adc_bram_addr_net',
              'r4_5g_specd5_snap_adc_bram_data_in' => 'r4_5g_specd5_snap_adc_bram_data_in_net',
              'r4_5g_specd5_snap_adc_bram_data_out' => 'r4_5g_specd5_snap_adc_bram_data_out_net',
              'r4_5g_specd5_snap_adc_bram_we' => 'r4_5g_specd5_snap_adc_bram_we_net',
              'r4_5g_specd5_snap_adc_ctrl_user_data_out' => 'r4_5g_specd5_snap_adc_ctrl_user_data_out_net',
              'r4_5g_specd5_snap_vacc0_addr_user_data_in' => 'r4_5g_specd5_snap_vacc0_addr_user_data_in_net',
              'r4_5g_specd5_snap_vacc0_bram_addr' => 'r4_5g_specd5_snap_vacc0_bram_addr_net',
              'r4_5g_specd5_snap_vacc0_bram_data_in' => 'r4_5g_specd5_snap_vacc0_bram_data_in_net',
              'r4_5g_specd5_snap_vacc0_bram_data_out' => 'r4_5g_specd5_snap_vacc0_bram_data_out_net',
              'r4_5g_specd5_snap_vacc0_bram_we' => 'r4_5g_specd5_snap_vacc0_bram_we_net',
              'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc0_ctrl_user_data_out_net',
              'r4_5g_specd5_snap_vacc1_addr_user_data_in' => 'r4_5g_specd5_snap_vacc1_addr_user_data_in_net',
              'r4_5g_specd5_snap_vacc1_bram_addr' => 'r4_5g_specd5_snap_vacc1_bram_addr_net',
              'r4_5g_specd5_snap_vacc1_bram_data_in' => 'r4_5g_specd5_snap_vacc1_bram_data_in_net',
              'r4_5g_specd5_snap_vacc1_bram_data_out' => 'r4_5g_specd5_snap_vacc1_bram_data_out_net',
              'r4_5g_specd5_snap_vacc1_bram_we' => 'r4_5g_specd5_snap_vacc1_bram_we_net',
              'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc1_ctrl_user_data_out_net',
              'r4_5g_specd5_snap_vacc2_addr_user_data_in' => 'r4_5g_specd5_snap_vacc2_addr_user_data_in_net',
              'r4_5g_specd5_snap_vacc2_bram_addr' => 'r4_5g_specd5_snap_vacc2_bram_addr_net',
              'r4_5g_specd5_snap_vacc2_bram_data_in' => 'r4_5g_specd5_snap_vacc2_bram_data_in_net',
              'r4_5g_specd5_snap_vacc2_bram_data_out' => 'r4_5g_specd5_snap_vacc2_bram_data_out_net',
              'r4_5g_specd5_snap_vacc2_bram_we' => 'r4_5g_specd5_snap_vacc2_bram_we_net',
              'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc2_ctrl_user_data_out_net',
              'r4_5g_specd5_snap_vacc3_addr_user_data_in' => 'r4_5g_specd5_snap_vacc3_addr_user_data_in_net',
              'r4_5g_specd5_snap_vacc3_bram_addr' => 'r4_5g_specd5_snap_vacc3_bram_addr_net',
              'r4_5g_specd5_snap_vacc3_bram_data_in' => 'r4_5g_specd5_snap_vacc3_bram_data_in_net',
              'r4_5g_specd5_snap_vacc3_bram_data_out' => 'r4_5g_specd5_snap_vacc3_bram_data_out_net',
              'r4_5g_specd5_snap_vacc3_bram_we' => 'r4_5g_specd5_snap_vacc3_bram_we_net',
              'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => 'r4_5g_specd5_snap_vacc3_ctrl_user_data_out_net',
              'r4_5g_specd5_sync_cnt_user_data_in' => 'r4_5g_specd5_sync_cnt_user_data_in_net',
            },
            'entity' => {
              'attributes' => {
                'entityAlreadyNetlisted' => 1,
                'hdlKind' => 'vhdl',
                'isDesign' => 1,
                'simulinkName' => 'r4_5g_specD5',
              },
              'entityName' => 'r4_5g_specd5',
              'ports' => {
                'ce_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isCe' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'clk_1' => {
                  'attributes' => {
                    'domain' => '',
                    'group' => 1,
                    'isClk' => 1,
                    'is_subsys_port' => 1,
                    'period' => 1,
                    'subsys_port_index' => 0,
                    'type' => 'logic',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_acc_cnt_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_acc_cnt_r4_5g_specd5_acc_cnt_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_acc_cnt_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_acc_len_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_acc_len_r4_5g_specd5_acc_len_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_acc_len_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_adc_5g_dmux_user_data_valid' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_data_valid.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_data_valid',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai0',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai1',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai2',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai3',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai4' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai4',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai5' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai5.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai5',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai6' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai6.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai6',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_datai7' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_datai7.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_adc_5G_dmux_user_datai7',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq2',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq3',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq4' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq4.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq4',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq5' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq5.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq5',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq6' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq6.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq6',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_dataq7' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_dataq7.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_dataq7',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_4_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(3 downto 0)',
                  'width' => 4,
                },
                'r4_5g_specd5_adc_5g_dmux_user_outofrange0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_outofrange1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_outofrange1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_outofrange1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_sync0' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync0.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync0',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_sync1' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync1.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync1',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_sync2' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync2.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync2',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_adc_5g_dmux_user_sync3' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_adc_5g_dmux_r4_5g_specd5_adc_5g_dmux_user_sync3.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_adc_5g_dmux_user_sync3',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_cnt_rst_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_cnt_rst_r4_5g_specd5_cnt_rst_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_cnt_rst_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_led0_sync_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_led0_sync_r4_5g_specd5_led0_sync_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 1,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_led0_sync_gateway',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_led1_new_acc_gateway' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_led1_new_acc_r4_5g_specd5_led1_new_acc_gateway.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 2,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_led1_new_acc_gateway',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'Bool',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_adc_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_addr_r4_5g_specd5_snap_adc_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 3,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_adc_addr_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_adc_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 4,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_adc_bram_addr',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'r4_5g_specd5_snap_adc_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 5,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_adc_bram_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_adc_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_snap_adc_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_adc_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_bram_r4_5g_specd5_snap_adc_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 6,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_adc_bram_we',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_adc_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_adc_ctrl_r4_5g_specd5_snap_adc_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_adc_ctrl_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc0_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_addr_r4_5g_specd5_snap_vacc0_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 7,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc0_addr_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc0_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 8,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc0_bram_addr',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'r4_5g_specd5_snap_vacc0_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 9,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc0_bram_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc0_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_snap_vacc0_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc0_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_bram_r4_5g_specd5_snap_vacc0_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 10,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc0_bram_we',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_vacc0_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc0_ctrl_r4_5g_specd5_snap_vacc0_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc0_ctrl_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc1_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_addr_r4_5g_specd5_snap_vacc1_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 11,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc1_addr_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc1_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc1_bram_addr',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'r4_5g_specd5_snap_vacc1_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc1_bram_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc1_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_snap_vacc1_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc1_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_bram_r4_5g_specd5_snap_vacc1_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc1_bram_we',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_vacc1_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc1_ctrl_r4_5g_specd5_snap_vacc1_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 12,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc1_ctrl_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc2_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_addr_r4_5g_specd5_snap_vacc2_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 15,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc2_addr_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc2_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 16,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc2_bram_addr',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'r4_5g_specd5_snap_vacc2_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 17,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc2_bram_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc2_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_snap_vacc2_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc2_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_bram_r4_5g_specd5_snap_vacc2_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 18,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc2_bram_we',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_vacc2_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc2_ctrl_r4_5g_specd5_snap_vacc2_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 13,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc2_ctrl_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc3_addr_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_addr_r4_5g_specd5_snap_vacc3_addr_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 19,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc3_addr_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc3_bram_addr' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_addr.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 20,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc3_bram_addr',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_10_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(9 downto 0)',
                  'width' => 10,
                },
                'r4_5g_specd5_snap_vacc3_bram_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 21,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc3_bram_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc3_bram_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 0,
                    'simulinkName' => 'r4_5g_specd5_snap_vacc3_bram_data_out',
                    'source_block' => '',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_snap_vacc3_bram_we' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_bram_r4_5g_specd5_snap_vacc3_bram_we.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 22,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc3_bram_we',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_1_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic',
                  'width' => 1,
                },
                'r4_5g_specd5_snap_vacc3_ctrl_user_data_out' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_snap_vacc3_ctrl_r4_5g_specd5_snap_vacc3_ctrl_user_data_out.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 14,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_snap_vacc3_ctrl_user_data_out',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'in',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
                'r4_5g_specd5_sync_cnt_user_data_in' => {
                  'attributes' => {
                    'bin_pt' => 0,
                    'inputFile' => 'r4_5g_specd5_sync_cnt_r4_5g_specd5_sync_cnt_user_data_in.dat',
                    'is_floating_block' => 1,
                    'is_gateway_port' => 1,
                    'must_be_hdl_vector' => 1,
                    'period' => 1,
                    'port_id' => 23,
                    'simulinkName' => 'r4_5g_specD5/r4_5g_specD5_sync_cnt_user_data_in',
                    'source_block' => 'r4_5g_specD5',
                    'timingConstraint' => 'none',
                    'type' => 'UFix_32_0',
                  },
                  'direction' => 'out',
                  'hdlType' => 'std_logic_vector(31 downto 0)',
                  'width' => 32,
                },
              },
            },
            'entityName' => 'r4_5g_specd5',
          },
        },
      },
      'entityName' => 'r4_5g_specd5_cw',
    },
    'sysgen_gw_clk' => {
      'connections' => {
        'clk' => '.clk',
      },
      'entity' => {
        'attributes' => {
          'entityAlreadyNetlisted' => 1,
          'isClk' => 1,
          'isGateway' => 1,
          'is_floating_block' => 1,
        },
        'entityName' => 'sysgen_gw_clk',
        'ports' => {
          'clk' => {
            'attributes' => {
              'isClk' => 1,
            },
            'direction' => 'out',
            'hdlType' => 'std_logic',
            'width' => 1,
          },
        },
      },
      'entityName' => 'sysgen_gw_clk',
    },
  },
}
