WORK EXPERIENCE NOTES - Jonathan Urtecho Diaz
==============================================

Instructions: Add your work experience details below. Include as much information as possible:
- Job titles
- Company names
- Employment dates
- Responsibilities
- Achievements
- Technologies/tools used
- Quantifiable results

---

JOB 1:
------
Job Title: Manufacturing Operator
Company: Intel Corporation
Location: Costa Rica
Start Date: February 8, 1998
End Date: December 1998
Responsibilities:
- Test Operator: Tested Intel Pentium 2 SECC processors using ICT equipment
- Post Assembly Visual Inspector: Performed quality inspection of assembled Pentium 2 cartridges for defects and compliance with quality standards
- FI and Rework: Conducted in-line fault isolation to identify and diagnose product defects based on ICT logs, then performed rework on repairable products including touch-ups, component replacement, and correcting solder defects (cold solders, insufficient solder, solder bridges, shorts, opens)
- Cross-functional Collaboration: Interacted with Quality FIFA engineers to root cause sources of defects and low yield. Supported reject validations, root cause DOE analysis, and implemented corrective actions in test operations by improving and implementing procedures
- Test Area Coordination: Volunteered to distribute operators across testers to maximize tester utilization and minimize downtime. Coordinated operator breaks, lunch times, vacations, sick leave, and no-shows. Scheduled preventive maintenance downtime for testers to ensure continuous flow
- Training: Trained new operators on test operations, FI rework, and post visual inspection procedures
- Specialized BGA Rework: Selected as part of a reduced group of operators trained to rework BGA processing on SECC PCBs, requiring complex technical skills and precision craftsmanship

Achievements:
- Identified failing ICT signatures and mapped them to specific components based on rework knowledge, created BKMs to process those signatures faster by determining possible fault locations and narrowing down failures to specific components or regions on the SECC assembly
- Maintained tester utilization >90% (9 out of 10 testers operating at all times during 12-hour shifts) through effective operator scheduling and resource management
- Maximized throughput to 10 lots per tester per 12-hour shift by implementing efficient load/unload mechanisms to minimize idle times
- Proactively volunteered for off-shift test area equipment installation, certifications, equipment sign-off, and release to production (outside role requirements) to gain deeper understanding of tester systems
- Became the go-to resource for Quality FIFA labs to support reworks and DOEs for root cause analysis
- Developed deep knowledge of tester architecture beyond basic operation, providing technical feedback to module engineers on equipment malfunctions and insights about possible faults

Technologies/Tools:
- ICT equipment for Pentium 2 SECC processors
- ICT log analysis and interpretation
- Visual inspection tools and quality control systems
- Fault isolation diagnostic tools
- Soldering equipment and rework tools
- BGA rework equipment and techniques
- Component replacement tools
- DOE methodologies
- BKM documentation
- Production scheduling and workforce management
- Equipment installation and certification procedures
- Tester architecture and hardware troubleshooting


JOB 2:
------
Job Title: Package FIFA Technician
Company: Intel Corporation
Location: Costa Rica
Start Date: January 1999
End Date: December 2003
Responsibilities:
- Conducted comprehensive FIFA on Pentium 2 SECC products to resolve production yield issues, quality monitor triggers, and stress readout failures, leveraging advanced analytical instrumentation (ICT, X-RAY, CSAM/TSAM, CNC, SEM/EDX, FTIR, TDR, Plasma Etchers, PMU, Pico/Micro Probers) while performing destructive FA through cross-sectioning, chemical/mechanical deprocessing, and conductive coating application for SEM analysis
- Led Material Board Review and Yield Improvement Task Forces to identify and resolve failure modes/mechanisms impacting production yield and product quality through comprehensive FIFA analysis, DOEs, root cause investigations, and systematic corrective action recommendations
- Drove Assembly and Product HVM site certifications for FIFA labs and production processes, developing innovative matching criteria for emerging assembly/test technologies beyond traditional MCM approaches
- Established FIFA lab infrastructure across multiple operations by managing tool procurement, budget planning/allocation, equipment installation and qualification, consumables management, and facility/equipment maintenance

Achievements:
- Successfully enabled CR Package FIFA labs to support next-generation OLGA packages and managed ceramic/PCB package EOL transitions
- Architected and implemented robust FIFA tracking systems featuring database backend and web-based user interfaces for streamlined job submission and workflow management
- Recognized as global Package FIFA subject matter expert, integrating critical task forces across worldwide Intel operations
- Orchestrated seamless Y2K lab infrastructure transition with zero downtime
- Pioneered package FIFA methodologies and techniques that remain standard practice in Intel labs today
- Scaled lab operations as founding technician, expanding team 5x (from 2 to 10+ members) through comprehensive training, coaching, and mentoring programs
- Completed strategic 1-year Tour of Duty in Assembly/Test Technology Development, evaluating and certifying innovative packaging technologies including package reliability assessments, die underfill processes, and IHS solutions for Pentium 3 product family
- Developed the first-ever Package FIFA ATE channel-to-package signal mapper system, transitioning from inefficient text/Excel files to a web-based interface with database backend for storing collaterals across different tester configurations and loadboards, improving TPT while eliminating all cases of wrong mappings
- Leveraged extensive package FIFA knowledge to extend support beyond product into module equipment, loadboards, motherboards, sockets, burn-in boards, embedded boards/systems, module mechanical failures, and operation failures

Techniques/Methods:
- Cross-sectioning (X-section)
- Parallel lapping
- Package surgery/trace exposure
- Chemical package deprocessing
- Mechanical package deprocessing
- Conductive coating application for SEM
- DOE methodologies
- Root cause analysis
- Failure mode and mechanism identification

Technologies/Tools:
- ICT equipment
- X-RAY inspection systems
- CSAM/TSAM
- CNC equipment
- SEM/EDX
- FTIR
- TDR
- Plasma Etchers
- PMU
- Pico/Micro Probers
- Cross-sectioning and lapping equipment
- Package deprocessing tools
- Conductive coating systems
- Database systems
- Web user interfaces
- ATE


JOB 3:
------
Job Title: Silicon FIFA Engineer
Company: Intel Corporation
Location: Costa Rica
Start Date: January 2005
End Date: June 2014
Responsibilities:
- Conducted comprehensive silicon-level FIFA on server and high-end desktop processors (Pentium 4 through first-generation i-series) to resolve Analog, I/O, digital Array, Scan, and functional parameter failures across all failure categories (electrical defects, physical failures, reliability issues) through hands-on analysis using FIB, TEM, SEM, and advanced diagnostic techniques, performing extensive root cause analysis and reporting for production yield issues and Customer Returns
- Coordinated SW/HW tool development Suite for Server products across all HVM factories and divisions for Power/Analog/IO and digital failures (ARR, SCN, FUN, FUSE), managing complete project lifecycle from design and validation through deployment, enabling standardized failure analysis capabilities globally
- Led FIFA Parametric Power, DC and I/O standardization and readiness WG across all factories and divisions
- Pentium 4 FI/FA Competency development: Completed Tour of Duty at Design to perform Pre silicon validation of new I/O DFT including Compensation machines, structural I/O testing, AC I/O loopback, No Touch for Leakage and per leg testing as well as supporting Post Silicon Component Debug and Circuit spec validation, collaborating with PDEs to implement testing coverage with those DFTs into production test programs and establishing Debug Test to HVM ATE correlations
- i Series Technology FI/FA competency development: Completed Tour of Duty at Design to perform Pre/Post silicon validation of new CSI/QPI/DDR/SideBand I/O protocols, conducting Circuit validation, Spec Validation and Bench DV using RVP, CRB and Electrical validation boards, coordinating with PDEs the implementation of HVM content for new I/Os and working closely on System to ATE correlation
- Defined/Coordinated/Managed LYA lab Operation transition from Yield Engineering to Quality Engineering under Package FIFA to support factory low yield quick turn around assessment
- Served as key player on Material Board Reviews, Product Qualifications, and HVM factory certifications task forces while leading Internal FIFA task forces to resolve operating issues and improve FAFI success rates
- Collaborated with cross-functional teams including Factory module engineers, Quality Engineers, and Factory Management to drive yield improvements and quality initiatives across worldwide operations
- Managed lab readiness for new technologies and products by coordinating capital equipment procurement and qualification (ATE, probers, oscilloscopes, thermal controllers) and managing consumables/specialized hardware (Diamond Windows, coaters) to support new product introductions
- Pioneered process development of novel FI techniques for new products by leveraging emerging DFT mechanisms and advanced diagnostic methodologies
- Led technology learning initiatives and DFX implementation, developing comprehensive training tools and bringing engineers up to speed on new products and analytical techniques

Achievements:
- Delivered FIFA SW/HW tools for Analog, Parametric I/O, SCN, ARR and SBFT to all factories and divisions across multiple product families and generations, consistently meeting Product Qualification timelines with 100% on-time delivery
- Implemented novel FIFA low-cost hardware solutions using "system-like" approaches to perform analysis, reducing dependency on expensive ATE configurations and dramatically lowering FIFA operational costs while accelerating lab readiness through simpler systems that were easier to learn and operate
- Introduced the usage of CRB, RVP, PPV, and CMV boards to perform fault isolation, further reducing need for even low-cost FIFA hardware by leveraging tools from system validation teams
- Introduced Pentium 4 component debug ATE automation using Perl, enabling automated structural circuit validation, spec validation and verification of new DFT, reducing operations from weeks to minutes (PI walk throughs, PLL/DLL margins, Data Eyes using I/O Loopback)
- Reduced QPI/CSI validation processing times from hectic manual processes that took days to minutes/hours/autonomous execution by integrating test equipment (TAP controllers, oscilloscopes, PMUs, BERTs, Power Supplies, VRMs) and developing scripts to automate and control tools using GPIB, RS232, PCI, SMBus, I2C with automatic DFT interaction and manipulation
- Technically led and proficiently managed the FIFA Tools Development Team, coordinating suite design, resource management, development cycles, commits, and readiness across all product families
- Successfully integrated LYA labs operation into Package FIFA organization and led specialization training for LYA technicians on advanced package failure analysis tools, methodologies, and BKMs, resulting in improved analysis success rates and reduced TPT
- Successfully designed and implemented VCC/IO LatchUp stress testing for multiple products using innovative low-cost testing solutions and commercial off-the-shelf equipment, achieving full pin count coverage while eliminating dependency on expensive ATE
- Developed expertise in ATE automations and integration with external test equipment, creating comprehensive solutions for complex measurement and validation scenarios
- Pioneered the introduction of BIST/Auto-product Configuration on FIFA Low Cost Testing Solutions, enabling automatic detection of faulty components and reducing tester reconfiguration time from hours to minutes, significantly increasing tester utilization for active case work
- Promoted to Assembly/Test Technologist with specialization in package/product FIFA (highly specialized on Analog/IO parametric), recognized for technical excellence and expertise
- Recognized as the premier subject matter expert within the global package/product Power-Parametric I/O FIFA community, serving as the go-to authority for the most complex and challenging failures across all Intel operations worldwide, consistently sought after by engineering teams, management, and cross-functional organizations for expert training, strategic coaching, advanced mentoring, and high-level technical consultation on mission-critical failure analysis cases that required unparalleled expertise and innovative problem-solving approaches

Techniques/Methods:
- Advanced root cause analysis and sophisticated failure mechanism identification
- Comprehensive Pre/Post silicon validation and correlation methodologies
- Complex circuit validation and rigorous specification validation
- Innovative Design for Test (DFT) implementation and validation
- Advanced automated test script development and seamless integration
- Statistical analysis and data-driven yield improvement methodologies
- Strategic cross-functional team leadership and project management
- Technology transfer excellence and comprehensive knowledge documentation
- Advanced Logical State Mapping using IREM (detect if a node toggles using diffusion emissions)
- Sophisticated power analysis using IREM for circuit characterization
- Complex logical to physical ARR mapping and correlation
- Comprehensive DFX dumps using TAP (SCNDump, ARR Dump, ARR repair/redundancy, Registers dumps, config chains, fuses)
- Advanced ARR LYA and yield analysis
- Dynamic FI On-the-fly pattern generation/insertion for multiple DFX (Scan, BoundaryScan, ARR, Fuses)
- Advanced On-Die-Clk-Shrink for precise at-speed testing
- Expert-level Pico-Probing on SEM/XPS systems
- Precision FIB x-sectioning and sample preparation
- Advanced Foreign Material or Material contamination analysis using EDX
- Comprehensive Test Content Conversion: ATE<->LowCost, System<->ATE, STIL to vector, Tapper<->ATE
- Expert JTAG/TAP FSM manipulation and content Generation. TAP State and Instruction Analysis/Generation
- Advanced ATE automation using Test Operating System APIs for multiple tester families, vendors and types
- Professional PCB design/analysis/FA/FI: MentorGraphics and Cadence Allegro
- Advanced Testing/Product prototyping using FPGAs, CPLDs, General GPIOs (RTL writing, validation, deployment)
- Complex Reset operation, Reset Sequence, MicroCodePatch, fuse download, Product Unlock
- Advanced Parametric I/O / Power analysis/characterization: ISVM, VSIM, Curve Tracing

Technologies/Tools:
- FIB/TEM/SEM/EDX/IREM systems for advanced materials analysis
- ATE (Automatic Test Equipment) for multiple processor families
- Probers and thermal controllers
- Oscilloscopes and advanced measurement equipment (BERT, PMU, Power Supplies, VRMs)
- TAP controllers and protocol analyzers
- Programming languages: Perl, Python, C++, C#, TCL for test automation and tool development
- GPIB, RS232, PCI, SMBus, I2C communication protocols
- Database systems and web interfaces
- SW/HW development tools and version control systems


JOB 4:
------
Job Title: Foundry FI/FA/Component Debug Engineer
Company: Intel Corporation
Location: Oregon, USA
Start Date: July 2014
End Date: June 2016
Responsibilities:
- Execute comprehensive Component Debug/Fault Isolation operations and architect strategic Failure Analysis Plans for Intel Foundry Customers, ensuring optimal technical support and problem resolution
- Collaborate with customers to systematically gather critical product intelligence and establish robust CD/FA/FI support infrastructure and strategic implementation plans (comprehensive access to schematics, layout specifications, DFX documentation, advanced content understanding, sophisticated testing methodologies and mechanisms, clear expectations and defined boundaries for critical information management)
- Deploy Intel proprietary ATE platform integration with advanced Probing Tools (LADA, OTRE, IREM) to enable sophisticated foundry lab capabilities and enhance analytical precision
- Architected and deployed comprehensive FIFA Foundry Labs Jobs Tracking system while developing sophisticated efficiency analytics and performance dashboards for executive-level management visibility and strategic decision-making
- Define and implement comprehensive FIFA Foundry Lab Product Readiness protocols for all Foundry Customers (advanced ATE setup configurations, precision probing setup optimization, database infrastructure establishment, strategic SW tool development initiatives)
- Provide expert training and mentoring to Foundry FIFA Engineers in advanced DFX methodologies, TAP protocols, complex Failure Modes/Mechanisms analysis, strategic FA planning, innovative debug approaches, and professional FIFA reporting standards
- Architect and develop advanced SW Tools for sophisticated FAFI Analysis utilizing Python, TCL, C++, C#, Command Line interfaces while enabling Intel's comprehensive CD/FAFI/SW infrastructure ecosystem
- Implement and optimize innovative Low Cost Testing Solutions for Foundry FIFA operations to strategically minimize operating costs while maintaining analytical excellence

Achievements:
- Contributed to successfully enabling Foundry FIFA labs to support 10 products within a 2-year timeframe while consistently meeting aggressive Time to PRQ (Product Readiness Qualification) timelines, demonstrating exceptional project execution and delivery capabilities
- Debugged Class Test Program implementation defects affecting SPOFI (Single Point of Failure Isolation) data collection integrity and collaborated with Content/Module Owners to generate targeted FI content and develop efficient workflows for comprehensive SPOFI execution and systematic collection of all relevant failure data at the precise point of failure
- Collaborated with Test Program (TP) and Yield Teams to implement efficient test methodologies for characterizing chain failures through DFT decompression analysis and datalog correlation of failing chains at Sort operations, strategically preventing assembly of defective dies while establishing comprehensive database infrastructure to enable accelerated FI turnaround times when intentionally assembled defective parts require analysis
- Successfully executed comprehensive FAFI operations across 10 distinct products featuring diverse architectures, specifications, DFX implementations, tooling configurations, form factors, pinouts, test programs, and ATE platforms while resolving complex failure modes and mechanisms including Boundary Scan defects, Power LDO irregularities, VR malfunctions, VCC/IO leakage analysis, Opens/Shorts diagnostics, ATPG stuck-at faults, ATPG time domain violations, ARR cell/redundancy failures, and package/assembly failures, demonstrating strong technical versatility across heterogeneous product portfolios
- Implemented innovative fault isolation methodology for SCN (Scan) chain time violations, enabling precise failure localization to strategically reduced chain segments through advanced on-the-fly pattern injection techniques and first power-up scan dump analysis, dramatically accelerating binary search fault location processes using sophisticated probing tools and significantly reducing overall debug turnaround times
- Contributed to the development of interface solutions enabling integration of probing tools (LADA, OTRE, IREM) with Intel ATE platforms, including validation of Tester Manipulator docking systems, cable interface engineering for floating test-head configurations, and floating interface hardware development designed to minimize mechanical vibrations and improve analytical precision
- Supported BurnIn operations by architecting Test LoadBoards for Multi-DUT capacity configurations and providing comprehensive validation/debug support for First Article and HVM setup processes, ensuring optimal burn-in test infrastructure and operational reliability
- Provided strategic coaching and mentoring to Test Program/Module/Yield teams across multiple products on advanced DFT methodologies and sophisticated HVM testing approaches, enabling improved testing effectiveness and enhanced product quality outcomes
- Defined innovative logical to physical mapping FI methodologies for products featuring silicon interconnect (EMIB) and complex package interconnections, developing comprehensive analysis approaches that were subsequently ported to Intel products and became standard practice for advanced packaging technologies
- Developed advanced SW tools to enhance probing docking/alignment precision and sophisticated die navigation and repositioning capabilities through strategic Netlist/Layout database integration APIs, enabling seamless correlation between logical design data and physical failure locations for accelerated debug operations

Techniques/Methods:
- Advanced SPOFI (Single Point of Failure Isolation) methodology and data collection optimization
- Sophisticated DFT decompression analysis and datalog correlation techniques
- Strategic chain failure characterization through Sort operations analysis
- Innovative on-the-fly pattern injection for SCN chain fault isolation
- Advanced binary search fault localization methodologies
- Comprehensive first power-up scan dump analysis and interpretation
- Strategic database infrastructure design and implementation
- Advanced probing tools integration and optimization (LADA, OTRE, IREM)
- Sophisticated ATE platform integration and configuration management
- Professional customer intelligence gathering and product readiness protocols
- Advanced failure modes and mechanisms analysis across diverse architectures
- Strategic FA planning and execution methodologies
- Comprehensive component debug workflows and systematic approaches
- Professional FIFA reporting standards and documentation practices
- Advanced training and mentoring methodologies for technical teams
- Innovative low-cost testing solution development and implementation
- Strategic efficiency analytics and performance dashboard development
- Advanced interface engineering for floating test-head configurations
- Comprehensive validation and debug protocols for burn-in operations
- Strategic test loadboard architecture for multi-DUT configurations

Technologies/Tools:
- LADA, OTRE, IREM, LVP, FIB probing and analysis systems
- Micro probing at Die and Package level
- Intel proprietary ATE platforms (multiple families and vendors)
- Python programming language for automation and analysis
- Programming languages: TCL, C++, C#, Command Line/Shell scripting
- SQL databases and database management systems
- Web-based dashboards and reporting interfaces
- Netlist/Layout database APIs, CAD layout viewers and analysis software
- Tester Manipulator hardware systems, cable interface engineering and floating test-head hardware
- LoadBoard design architecture for Single DUT and multi-DUT for different operations (Sort, Class, BurnIn)
- SPOFI (Single Point of Failure Isolation) generation/processing
- DFT and Registers dump using SW/HW tapper tools
- Die navigation and positioning systems
- Test and measurement equipment: Oscilloscopes, Logic analyzers, Protocol analyzers, Signal generators, Pattern generators, Power supplies, PMU, Thermal controllers
- Version control systems (Git, SVN)
- Issue tracking and project management tools

JOB 5:
------
Job Title: Test Technology Development (TTD) Product Development Engineer (PDE)
Company: Intel Corporation
Location: Oregon, USA
Start Date: July 2016
End Date: June 2019
Responsibilities:
- Develop and deliver Test Program Modules for Intel Foundry Products, focusing on Silicon Health Monitor implementations, Dynamic ICC characterization, and Static ICC validation to ensure product performance and reliability across foundry customer portfolios
- Execute Test Program Architecture and Development for multiple Intel 10nm process test chips, implementing advanced testing methodologies and validation protocols to support next-generation semiconductor technology development
- Lead ATE platform conversion projects from V93K to Intel proprietary ATE systems, managing test content migration, hardware validation, and operational readiness to ensure seamless technology transitions
- Conduct Intel ATE validation and certification for Intel HVM products, performing platform qualification, performance validation, and compliance verification to meet production requirements and quality standards
- Support Tester ATE Hardware R&D initiatives by collaborating with research teams to evaluate emerging testing technologies, validate new hardware capabilities, and contribute to next-generation ATE platform development
- Support System Level Test R&D initiatives by researching mechanisms to reduce HW cost and increase testing efficiency
- Interface with Component Debug and FIFA teams to tackle Low Yield or circuit debug due to assembly or process failures

Achievements:
- Successfully delivered Foundry Products Module Development by interacting with external customers to define comprehensive test plans for their IP blocks, developing robust module architecture, and providing precise, concise data for customers to assess their IP functionality and performance
- Successfully completed execution of four Intel 10nm Test Chips with IP blocks ranging from different IP cores, LLC, memory types and controllers, delivering results weeks ahead of deadlines while providing outstanding reports for memory performance, Pre-Si PV to Si correlations, new DFX validation, and TP infrastructure definition/standards for testing on 10nm and beyond
- Deployed successful content conversion from V93K to Intel ATE, enabling seamless transfer of test content from OSAT to Intel factories for RF products
- Served as key player in strategy definition and execution of Intel ATE signoff for HVM by completing T2000 to Intel ATE correlation, which allowed Intel ATE to be released for HVM at Sort/Class operations, establishing critical production capability and enabling full-scale manufacturing deployment
- Successfully contributed to SLT R&D approaches to migrate System Level Test to Intel ATE platform by developing SLT Test Interface Units (TIUs) with advanced interfaces to connect to ATE, enabling comprehensive control of PowerUp/Down sequences and Sideband signal management while leveraging test module collaterals including thermal controllers and automation infrastructure to create unified socket solutions for Class and SLT operations within the same ecosystem
- Successfully collaborated with Intel ATE architects to define comprehensive Hardware and Validation Strategy for the strategic initiative of increasing Intel ATE channel density and enhancing RF testing capabilities, implementing Engineering Test Programs and Debug Tools to evaluate performance and stability while contributing to next-generation ATE platform development and expanded testing capacity
- Deployed advanced SW tools to interface Intel ATE with TAP in-target-probes and Tapper Tools, enabling comprehensive validation of Test Program and content correctness by utilizing system debug and validation SW stack while establishing precise correlation to HVM testing environments

Techniques/Methods:
- Test Program Development Language using OpenStar MarkUp Language (OTPL) for T2000(S9K) and Intel ATE and SmarTest for V93K
- Sort/Class/BurnIn Test Program Architecture
- Test libraries/UserCode development using Perl, Python, C++, C# for different ATE platforms
- Test Chips product Execution using Engineering Life cycles (PowerOnExit - POE, Silicon Readiness Preliminary - SRP and Silicon Readiness Final - SRF)
- SLT/LoadBoard layout/schematics analysis using schematics and layout databases
- SLT EFI content loading for synthetic functional tests
- SLT PowerUp using off the shelf Power Supplies and ATE to control Sideband signals for reset/straps/powergoods
- Functional Programming on different languages to process big data acquisition and analysis
- ATPG, MBIST, PBIST, BoundaryScan, FMAX, HS I/O DFX, GPIOs
- Drystone functional benchmarks for Compute core performance analysis
- Shmoo, Voltage/Current Sweeps, FSM walk throughs, Digital Code Sweeps, scan dumps, array dumps/raster

Technologies/Tools:
- Cadence/Mentor Graphics layout viewer tools
- CPLD/FPGA programming
- RTL for HW prototypes (Definition, test bench, eVCD to vector pattern conversion)
- In-Target-Probe/FPGAs/Off-shelf-UART controllers for TAP/JTAG controlling
- Circuit Simulation using LTSpice/ElectronicsWB/MultiSim
- Object Oriented Programming for test classes/UserCode development
- ATPG diagnosis tools from different providers

JOB 6:
------
Job Title: HVM Client Product Development Engineer (PDE) - Technical Lead
Company: Intel Corporation
Location: Oregon, USA
Start Date: July 2019
End Date: To Date
Responsibilities:
- Architect and Deploy HVM class concurrent Dielet Testing using Test Flows parallelism for Intel Gen 10th and onwards for Test Time Reductions by hiding test time using multi-thread ATE execution
- Architect Test Program Infrastructure to maximize Concurrent Dielet Testing at PowerOn and maximize Test Time savings at PRQ/EOL
- Work with Product Leads/Manufacturing Technologies/Design DFX to define DFX and product Design features to allow independent dielet testing at package level, time time savings estimations, define pre-silicon validation of parallelism DFX
- Work with ATE HW Development to design Loadboards capable for Dielet Parallelism testing
- Define strategies to reduce test cost by implementing HVM testing using reduced set of ATE HW without decreasing coverage with possibilities to increase class testing for > 1x without incurring on additional ATE costs
- Architect Test Program infrastructure for maximum scalability across products with minimum changes, reuse/share content, reuse content infrastructure generation for different dielets, converge test program modules for Sort and Class and maximum test program reusability across product families
- Redesign Test Program Architecture from Monolithic to Per-Dielet infrastructure where each dielet can be tested individually with smaller Test Programs for faster IP validations but able to quickly reconfigure for full package Test Program for Correlations and Samples Test as well as HVM setup
- Architect a Generic Test Program Infrastructure able to scale up with minimum changes across product families, with option to high reusability of content and modules and similar TP interfaces across dielets with different topologies/mechanisms/RTL models
- Develop automated ATE channel mapping generation processes with minimal manual intervention and comprehensive quality validation to ensure accurate channel-to-product connectivity, eliminating mapping errors and reducing setup time while maintaining high-quality signal integrity for reliable test execution

Achievements:
- Deployed Concurrent Dielet Testing across 4 Intel product families, achieving EOL test time reductions of 30-200 seconds through architectural design, cross-functional team coordination across global locations, and systematic debugging to meet Product Health Indicators and EOL requirements
- Successfully introduced the mindset change of single serial dielet execution to parallelism execution within class test programs and helped Modules and Content owners to develop BKMs to debug parallelism induced failures
- Developed innovative parallelism debug tools, TP metrics for parallelism TT quantification, failures tracking across threads and module development guidelines for parallelism
- Architected revolutionary TP infrastructure utilizing functional abstraction layers for pin definitions, timings, levels, pattern headers, and pattern domains, replacing product-specific RTL/Package naming conventions with reusable functional abstractions to eliminate massive development overhead and enable rapid product deployment
- Deployed Git repository and TP folder infrastructure to support Per-Dielet TP development and reconfiguration for final package full test program integration
- Established as Pins, Levels, Timings (PLT) architect and recognized subject matter expert for Analog/DC/IO testing across Intel's product development organizations
- Recognized as Intel's leading expert for Concurrent Dielet Testing and test program implementation approaches, consistently sought after across divisions to advise, coach, and guide product implementation strategies
- Partnered with multiple functional teams to reduce class tester configuration for latest client product to 1/4 of the previous product, resulting in test cost improvement by increasing Tester Output with 4X class testing
- Developed pre-silicon Test Program validation mechanisms by creating prototyping load boards and product mockups for critical DFX behaviors using FPGAs, enabling validation of TP sequences, PowerUps, PowerDowns, and Tester Channel configurations prior to silicon arrival, resulting in successful PowerOns with minimal debugging and enabling module validation within 3 hours of silicon delivery
- Instrumental in defining Test Program Integration tools utilizing GitHub and automated validation bots to control changes merging into mainlines, significantly reducing TP integration process complexity and eliminating quality issues
- Architected comprehensive methodology for automated channel-to-product mapping verification leveraging loadboard specifications and industry standard product reports, systematically eliminating manual interpretation dependencies and error-prone human intervention while achieving superior mapping accuracy and dramatically reducing configuration setup time

Techniques/Methods:
- GitHub Enterprise repository management for distributed TP development
- Automated validation bots for online/offline tester integration and mainline merge control
- FPGA/UART/TAP prototyping hardware for loadboard and product DFX validation
- Test Program Description Language (OTPL) development and implementation
- Tester Operating System API integration for TP debugging and system interoperability
- AI-assisted tooling for TP development workflow optimization and quality validation

Technologies/Tools:
- GitHub Enterprise
- GitHub Copilot
- Altera Cyclone 4 FPGAs and off-the-shelf development boards
- Free RTL compilers
- I2C/SPI protocols for ATE collateral automation

[Add more jobs as needed]

---

ACRONYMS:
---------
ARR - Array
ATE - Automatic Test Equipment
BERT - Bit Error Rate Tester
BGA - Ball Grid Array
BKM - Best Known Methods
CMV - Customer/Manufacturing Validation
CR - Costa Rica
CRB - Customer Reference Board
CSI - Common System Interface
CSAM - C-mode Scanning Acoustic Microscopy
CNC - Computer Numerical Control
DB - Database
DC - Direct Current
DDR - Double Data Rate
DFT - Design for Test
DFX - Design for X (Design for Excellence)
DLL - Delay-Locked Loop
DOE - Design of Experiments
DV - Design Verification
EDX - Energy Dispersive X-ray
EOL - End of Life
FA - Failure Analysis
FAFI - Fault Analysis and Failure Isolation
FIB - Focused Ion Beam
FIFA - Fault Isolation and Failure Analysis
FI - Fault Isolation
FTIR - Fourier Transform Infrared Spectroscopy
FUN - Functional
FUSE - Fuse Array
GPIB - General Purpose Interface Bus
HVM - High Volume Manufacturing
I/O - Input/Output
I2C - Inter-Integrated Circuit
ICT - In Circuit Test
IHS - Integrated Heat Spreader
LYA - Low Yield Analysis
MCM - Multi-Chip Module
OLGA - Organic Land Grid Array
PCI - Peripheral Component Interconnect
PCB - Printed Circuit Board
PDE - Product Design Engineer
PI - Phase Interpolator
PLL - Phase-Locked Loop
PMU - Parametric Measurement Unit
PPV - Pre-Production Validation
QPI - QuickPath Interconnect
RS232 - Recommended Standard 232
RVP - Reference Validation Platform
SBFT - Structural Based Functional Test
SCN - Scan
SECC - Single Edge Contact Cartridge
SEM - Scanning Electron Microscopy
SMBus - System Management Bus
SW/HW - Software/Hardware
TAP - Test Access Port
TDR - Time Domain Reflectometry
TEM - Transmission Electron Microscopy
TF - Task Force
TPT - Time Per Test
TSAM - Through Scanning Acoustic Microscopy
VRM - Voltage Regulator Module
WG - Working Group
Y2K - Year 2000

---

NOTES:
------
[Add any additional notes about your work history]