#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000022665da9900 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000022665de75e0_0 .net "PC", 31 0, v0000022665de29b0_0;  1 drivers
v0000022665de7f40_0 .var "clk", 0 0;
v0000022665de8620_0 .net "clkout", 0 0, L_0000022665de9eb0;  1 drivers
v0000022665de7900_0 .net "cycles_consumed", 31 0, v0000022665de92a0_0;  1 drivers
v0000022665de86c0_0 .var "rst", 0 0;
S_0000022665da9c20 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000022665da9900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000022665dc0260 .param/l "RType" 0 4 2, C4<000000>;
P_0000022665dc0298 .param/l "add" 0 4 5, C4<100000>;
P_0000022665dc02d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022665dc0308 .param/l "addu" 0 4 5, C4<100001>;
P_0000022665dc0340 .param/l "and_" 0 4 5, C4<100100>;
P_0000022665dc0378 .param/l "andi" 0 4 8, C4<001100>;
P_0000022665dc03b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022665dc03e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022665dc0420 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022665dc0458 .param/l "j" 0 4 12, C4<000010>;
P_0000022665dc0490 .param/l "jal" 0 4 12, C4<000011>;
P_0000022665dc04c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022665dc0500 .param/l "lw" 0 4 8, C4<100011>;
P_0000022665dc0538 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022665dc0570 .param/l "or_" 0 4 5, C4<100101>;
P_0000022665dc05a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022665dc05e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022665dc0618 .param/l "sll" 0 4 6, C4<000000>;
P_0000022665dc0650 .param/l "slt" 0 4 5, C4<101010>;
P_0000022665dc0688 .param/l "slti" 0 4 8, C4<101010>;
P_0000022665dc06c0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022665dc06f8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022665dc0730 .param/l "subu" 0 4 5, C4<100011>;
P_0000022665dc0768 .param/l "sw" 0 4 8, C4<101011>;
P_0000022665dc07a0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022665dc07d8 .param/l "xori" 0 4 8, C4<001110>;
L_0000022665dea3f0 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665dea000 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665de9d60 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665dea5b0 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665dea690 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665de9dd0 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665dea7e0 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665dea540 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665de9eb0 .functor OR 1, v0000022665de7f40_0, v0000022665db4f90_0, C4<0>, C4<0>;
L_0000022665deaa10 .functor OR 1, L_0000022665efbb70, L_0000022665efb490, C4<0>, C4<0>;
L_0000022665de9f20 .functor AND 1, L_0000022665ef9e10, L_0000022665efb5d0, C4<1>, C4<1>;
L_0000022665de9f90 .functor NOT 1, v0000022665de86c0_0, C4<0>, C4<0>, C4<0>;
L_0000022665deaa80 .functor OR 1, L_0000022665efb990, L_0000022665efba30, C4<0>, C4<0>;
L_0000022665dea070 .functor OR 1, L_0000022665deaa80, L_0000022665efa810, C4<0>, C4<0>;
L_0000022665dea700 .functor OR 1, L_0000022665f0c290, L_0000022665f0d410, C4<0>, C4<0>;
L_0000022665deabd0 .functor AND 1, L_0000022665efb210, L_0000022665dea700, C4<1>, C4<1>;
L_0000022665deaaf0 .functor OR 1, L_0000022665f0d550, L_0000022665f0d2d0, C4<0>, C4<0>;
L_0000022665deac40 .functor AND 1, L_0000022665f0db90, L_0000022665deaaf0, C4<1>, C4<1>;
L_0000022665dea4d0 .functor NOT 1, L_0000022665de9eb0, C4<0>, C4<0>, C4<0>;
v0000022665de24b0_0 .net "ALUOp", 3 0, v0000022665db5710_0;  1 drivers
v0000022665de2af0_0 .net "ALUResult", 31 0, v0000022665de2f50_0;  1 drivers
v0000022665de5320_0 .net "ALUSrc", 0 0, v0000022665db69d0_0;  1 drivers
v0000022665de3ac0_0 .net "ALUin2", 31 0, L_0000022665f0da50;  1 drivers
v0000022665de53c0_0 .net "MemReadEn", 0 0, v0000022665db5850_0;  1 drivers
v0000022665de41a0_0 .net "MemWriteEn", 0 0, v0000022665db6610_0;  1 drivers
v0000022665de4100_0 .net "MemtoReg", 0 0, v0000022665db5ad0_0;  1 drivers
v0000022665de4a60_0 .net "PC", 31 0, v0000022665de29b0_0;  alias, 1 drivers
v0000022665de3a20_0 .net "PCPlus1", 31 0, L_0000022665efaef0;  1 drivers
v0000022665de3f20_0 .net "PCsrc", 0 0, v0000022665de2870_0;  1 drivers
v0000022665de4240_0 .net "RegDst", 0 0, v0000022665db58f0_0;  1 drivers
v0000022665de4ec0_0 .net "RegWriteEn", 0 0, v0000022665db5a30_0;  1 drivers
v0000022665de4d80_0 .net "WriteRegister", 4 0, L_0000022665efa630;  1 drivers
v0000022665de5280_0 .net *"_ivl_0", 0 0, L_0000022665dea3f0;  1 drivers
L_0000022665eb1e00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022665de4880_0 .net/2u *"_ivl_10", 4 0, L_0000022665eb1e00;  1 drivers
L_0000022665eb21f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de38e0_0 .net *"_ivl_101", 15 0, L_0000022665eb21f0;  1 drivers
v0000022665de4ce0_0 .net *"_ivl_102", 31 0, L_0000022665efa950;  1 drivers
L_0000022665eb2238 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de3fc0_0 .net *"_ivl_105", 25 0, L_0000022665eb2238;  1 drivers
L_0000022665eb2280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de3b60_0 .net/2u *"_ivl_106", 31 0, L_0000022665eb2280;  1 drivers
v0000022665de3520_0 .net *"_ivl_108", 0 0, L_0000022665ef9e10;  1 drivers
L_0000022665eb22c8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000022665de35c0_0 .net/2u *"_ivl_110", 5 0, L_0000022665eb22c8;  1 drivers
v0000022665de4e20_0 .net *"_ivl_112", 0 0, L_0000022665efb5d0;  1 drivers
v0000022665de42e0_0 .net *"_ivl_115", 0 0, L_0000022665de9f20;  1 drivers
v0000022665de3660_0 .net *"_ivl_116", 47 0, L_0000022665efb710;  1 drivers
L_0000022665eb2310 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de4c40_0 .net *"_ivl_119", 15 0, L_0000022665eb2310;  1 drivers
L_0000022665eb1e48 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022665de3700_0 .net/2u *"_ivl_12", 5 0, L_0000022665eb1e48;  1 drivers
v0000022665de4f60_0 .net *"_ivl_120", 47 0, L_0000022665ef9eb0;  1 drivers
L_0000022665eb2358 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de37a0_0 .net *"_ivl_123", 15 0, L_0000022665eb2358;  1 drivers
v0000022665de4b00_0 .net *"_ivl_125", 0 0, L_0000022665efbad0;  1 drivers
v0000022665de3d40_0 .net *"_ivl_126", 31 0, L_0000022665ef9f50;  1 drivers
v0000022665de4920_0 .net *"_ivl_128", 47 0, L_0000022665efa450;  1 drivers
v0000022665de3c00_0 .net *"_ivl_130", 47 0, L_0000022665efb850;  1 drivers
v0000022665de3840_0 .net *"_ivl_132", 47 0, L_0000022665efa4f0;  1 drivers
v0000022665de5140_0 .net *"_ivl_134", 47 0, L_0000022665efb8f0;  1 drivers
v0000022665de5000_0 .net *"_ivl_14", 0 0, L_0000022665de7e00;  1 drivers
v0000022665de49c0_0 .net *"_ivl_140", 0 0, L_0000022665de9f90;  1 drivers
L_0000022665eb23e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de50a0_0 .net/2u *"_ivl_142", 31 0, L_0000022665eb23e8;  1 drivers
L_0000022665eb24c0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000022665de51e0_0 .net/2u *"_ivl_146", 5 0, L_0000022665eb24c0;  1 drivers
v0000022665de3980_0 .net *"_ivl_148", 0 0, L_0000022665efb990;  1 drivers
L_0000022665eb2508 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000022665de3ca0_0 .net/2u *"_ivl_150", 5 0, L_0000022665eb2508;  1 drivers
v0000022665de3de0_0 .net *"_ivl_152", 0 0, L_0000022665efba30;  1 drivers
v0000022665de3e80_0 .net *"_ivl_155", 0 0, L_0000022665deaa80;  1 drivers
L_0000022665eb2550 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000022665de4380_0 .net/2u *"_ivl_156", 5 0, L_0000022665eb2550;  1 drivers
v0000022665de4060_0 .net *"_ivl_158", 0 0, L_0000022665efa810;  1 drivers
L_0000022665eb1e90 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000022665de4ba0_0 .net/2u *"_ivl_16", 4 0, L_0000022665eb1e90;  1 drivers
v0000022665de4420_0 .net *"_ivl_161", 0 0, L_0000022665dea070;  1 drivers
L_0000022665eb2598 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de44c0_0 .net/2u *"_ivl_162", 15 0, L_0000022665eb2598;  1 drivers
v0000022665de4560_0 .net *"_ivl_164", 31 0, L_0000022665efaa90;  1 drivers
v0000022665de4600_0 .net *"_ivl_167", 0 0, L_0000022665efab30;  1 drivers
v0000022665de46a0_0 .net *"_ivl_168", 15 0, L_0000022665efae50;  1 drivers
v0000022665de4740_0 .net *"_ivl_170", 31 0, L_0000022665efaf90;  1 drivers
v0000022665de47e0_0 .net *"_ivl_174", 31 0, L_0000022665efb170;  1 drivers
L_0000022665eb25e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de6390_0 .net *"_ivl_177", 25 0, L_0000022665eb25e0;  1 drivers
L_0000022665eb2628 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de6070_0 .net/2u *"_ivl_178", 31 0, L_0000022665eb2628;  1 drivers
v0000022665de5c10_0 .net *"_ivl_180", 0 0, L_0000022665efb210;  1 drivers
L_0000022665eb2670 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022665de5ad0_0 .net/2u *"_ivl_182", 5 0, L_0000022665eb2670;  1 drivers
v0000022665de71f0_0 .net *"_ivl_184", 0 0, L_0000022665f0c290;  1 drivers
L_0000022665eb26b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022665de6110_0 .net/2u *"_ivl_186", 5 0, L_0000022665eb26b8;  1 drivers
v0000022665de5a30_0 .net *"_ivl_188", 0 0, L_0000022665f0d410;  1 drivers
v0000022665de5df0_0 .net *"_ivl_19", 4 0, L_0000022665de7a40;  1 drivers
v0000022665de5850_0 .net *"_ivl_191", 0 0, L_0000022665dea700;  1 drivers
v0000022665de69d0_0 .net *"_ivl_193", 0 0, L_0000022665deabd0;  1 drivers
L_0000022665eb2700 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022665de5b70_0 .net/2u *"_ivl_194", 5 0, L_0000022665eb2700;  1 drivers
v0000022665de6cf0_0 .net *"_ivl_196", 0 0, L_0000022665f0d5f0;  1 drivers
L_0000022665eb2748 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022665de6a70_0 .net/2u *"_ivl_198", 31 0, L_0000022665eb2748;  1 drivers
L_0000022665eb1db8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022665de7010_0 .net/2u *"_ivl_2", 5 0, L_0000022665eb1db8;  1 drivers
v0000022665de6ed0_0 .net *"_ivl_20", 4 0, L_0000022665de7ae0;  1 drivers
v0000022665de5cb0_0 .net *"_ivl_200", 31 0, L_0000022665f0dc30;  1 drivers
v0000022665de55d0_0 .net *"_ivl_204", 31 0, L_0000022665f0cf10;  1 drivers
L_0000022665eb2790 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de58f0_0 .net *"_ivl_207", 25 0, L_0000022665eb2790;  1 drivers
L_0000022665eb27d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de6570_0 .net/2u *"_ivl_208", 31 0, L_0000022665eb27d8;  1 drivers
v0000022665de64d0_0 .net *"_ivl_210", 0 0, L_0000022665f0db90;  1 drivers
L_0000022665eb2820 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022665de5d50_0 .net/2u *"_ivl_212", 5 0, L_0000022665eb2820;  1 drivers
v0000022665de6f70_0 .net *"_ivl_214", 0 0, L_0000022665f0d550;  1 drivers
L_0000022665eb2868 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022665de5e90_0 .net/2u *"_ivl_216", 5 0, L_0000022665eb2868;  1 drivers
v0000022665de61b0_0 .net *"_ivl_218", 0 0, L_0000022665f0d2d0;  1 drivers
v0000022665de5f30_0 .net *"_ivl_221", 0 0, L_0000022665deaaf0;  1 drivers
v0000022665de5fd0_0 .net *"_ivl_223", 0 0, L_0000022665deac40;  1 drivers
L_0000022665eb28b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022665de6250_0 .net/2u *"_ivl_224", 5 0, L_0000022665eb28b0;  1 drivers
v0000022665de6750_0 .net *"_ivl_226", 0 0, L_0000022665f0d370;  1 drivers
v0000022665de57b0_0 .net *"_ivl_228", 31 0, L_0000022665f0d870;  1 drivers
v0000022665de70b0_0 .net *"_ivl_24", 0 0, L_0000022665de9d60;  1 drivers
L_0000022665eb1ed8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022665de6b10_0 .net/2u *"_ivl_26", 4 0, L_0000022665eb1ed8;  1 drivers
v0000022665de7150_0 .net *"_ivl_29", 4 0, L_0000022665de7c20;  1 drivers
v0000022665de7290_0 .net *"_ivl_32", 0 0, L_0000022665dea5b0;  1 drivers
L_0000022665eb1f20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000022665de5990_0 .net/2u *"_ivl_34", 4 0, L_0000022665eb1f20;  1 drivers
v0000022665de62f0_0 .net *"_ivl_37", 4 0, L_0000022665efb0d0;  1 drivers
v0000022665de5710_0 .net *"_ivl_40", 0 0, L_0000022665dea690;  1 drivers
L_0000022665eb1f68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de6610_0 .net/2u *"_ivl_42", 15 0, L_0000022665eb1f68;  1 drivers
v0000022665de6430_0 .net *"_ivl_45", 15 0, L_0000022665efa270;  1 drivers
v0000022665de73d0_0 .net *"_ivl_48", 0 0, L_0000022665de9dd0;  1 drivers
v0000022665de66b0_0 .net *"_ivl_5", 5 0, L_0000022665de8bc0;  1 drivers
L_0000022665eb1fb0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de67f0_0 .net/2u *"_ivl_50", 36 0, L_0000022665eb1fb0;  1 drivers
L_0000022665eb1ff8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de7330_0 .net/2u *"_ivl_52", 31 0, L_0000022665eb1ff8;  1 drivers
v0000022665de6890_0 .net *"_ivl_55", 4 0, L_0000022665efb530;  1 drivers
v0000022665de6930_0 .net *"_ivl_56", 36 0, L_0000022665efb350;  1 drivers
v0000022665de5530_0 .net *"_ivl_58", 36 0, L_0000022665efa130;  1 drivers
v0000022665de6bb0_0 .net *"_ivl_62", 0 0, L_0000022665dea7e0;  1 drivers
L_0000022665eb2040 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000022665de6c50_0 .net/2u *"_ivl_64", 5 0, L_0000022665eb2040;  1 drivers
v0000022665de6d90_0 .net *"_ivl_67", 5 0, L_0000022665efa1d0;  1 drivers
v0000022665de6e30_0 .net *"_ivl_70", 0 0, L_0000022665dea540;  1 drivers
L_0000022665eb2088 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de5670_0 .net/2u *"_ivl_72", 57 0, L_0000022665eb2088;  1 drivers
L_0000022665eb20d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de8080_0 .net/2u *"_ivl_74", 31 0, L_0000022665eb20d0;  1 drivers
v0000022665de90c0_0 .net *"_ivl_77", 25 0, L_0000022665efbc10;  1 drivers
v0000022665de89e0_0 .net *"_ivl_78", 57 0, L_0000022665efa8b0;  1 drivers
v0000022665de7fe0_0 .net *"_ivl_8", 0 0, L_0000022665dea000;  1 drivers
v0000022665de8120_0 .net *"_ivl_80", 57 0, L_0000022665efb3f0;  1 drivers
L_0000022665eb2118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000022665de93e0_0 .net/2u *"_ivl_84", 31 0, L_0000022665eb2118;  1 drivers
L_0000022665eb2160 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000022665de8a80_0 .net/2u *"_ivl_88", 5 0, L_0000022665eb2160;  1 drivers
v0000022665de8300_0 .net *"_ivl_90", 0 0, L_0000022665efbb70;  1 drivers
L_0000022665eb21a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000022665de8b20_0 .net/2u *"_ivl_92", 5 0, L_0000022665eb21a8;  1 drivers
v0000022665de9020_0 .net *"_ivl_94", 0 0, L_0000022665efb490;  1 drivers
v0000022665de7680_0 .net *"_ivl_97", 0 0, L_0000022665deaa10;  1 drivers
v0000022665de9160_0 .net *"_ivl_98", 47 0, L_0000022665efbcb0;  1 drivers
v0000022665de8ee0_0 .net "adderResult", 31 0, L_0000022665efabd0;  1 drivers
v0000022665de7720_0 .net "address", 31 0, L_0000022665efa3b0;  1 drivers
v0000022665de8c60_0 .net "clk", 0 0, L_0000022665de9eb0;  alias, 1 drivers
v0000022665de92a0_0 .var "cycles_consumed", 31 0;
v0000022665de8d00_0 .net "extImm", 31 0, L_0000022665efb030;  1 drivers
v0000022665de77c0_0 .net "funct", 5 0, L_0000022665efb2b0;  1 drivers
v0000022665de83a0_0 .net "hlt", 0 0, v0000022665db4f90_0;  1 drivers
v0000022665de8440_0 .net "imm", 15 0, L_0000022665efa090;  1 drivers
v0000022665de7d60_0 .net "immediate", 31 0, L_0000022665f0daf0;  1 drivers
v0000022665de8260_0 .net "input_clk", 0 0, v0000022665de7f40_0;  1 drivers
v0000022665de81c0_0 .net "instruction", 31 0, L_0000022665efad10;  1 drivers
v0000022665de7860_0 .net "memoryReadData", 31 0, v0000022665de2910_0;  1 drivers
v0000022665de84e0_0 .net "nextPC", 31 0, L_0000022665ef9ff0;  1 drivers
v0000022665de9200_0 .net "opcode", 5 0, L_0000022665de79a0;  1 drivers
v0000022665de8f80_0 .net "rd", 4 0, L_0000022665de7b80;  1 drivers
v0000022665de8580_0 .net "readData1", 31 0, L_0000022665dea620;  1 drivers
v0000022665de8da0_0 .net "readData1_w", 31 0, L_0000022665f0c010;  1 drivers
v0000022665de88a0_0 .net "readData2", 31 0, L_0000022665dea2a0;  1 drivers
v0000022665de7ea0_0 .net "rs", 4 0, L_0000022665de7cc0;  1 drivers
v0000022665de9340_0 .net "rst", 0 0, v0000022665de86c0_0;  1 drivers
v0000022665de8940_0 .net "rt", 4 0, L_0000022665efa310;  1 drivers
v0000022665de8760_0 .net "shamt", 31 0, L_0000022665efb670;  1 drivers
v0000022665de7540_0 .net "wire_instruction", 31 0, L_0000022665dea770;  1 drivers
v0000022665de8e40_0 .net "writeData", 31 0, L_0000022665f0cb50;  1 drivers
v0000022665de8800_0 .net "zero", 0 0, L_0000022665f0c330;  1 drivers
L_0000022665de8bc0 .part L_0000022665efad10, 26, 6;
L_0000022665de79a0 .functor MUXZ 6, L_0000022665de8bc0, L_0000022665eb1db8, L_0000022665dea3f0, C4<>;
L_0000022665de7e00 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb1e48;
L_0000022665de7a40 .part L_0000022665efad10, 11, 5;
L_0000022665de7ae0 .functor MUXZ 5, L_0000022665de7a40, L_0000022665eb1e90, L_0000022665de7e00, C4<>;
L_0000022665de7b80 .functor MUXZ 5, L_0000022665de7ae0, L_0000022665eb1e00, L_0000022665dea000, C4<>;
L_0000022665de7c20 .part L_0000022665efad10, 21, 5;
L_0000022665de7cc0 .functor MUXZ 5, L_0000022665de7c20, L_0000022665eb1ed8, L_0000022665de9d60, C4<>;
L_0000022665efb0d0 .part L_0000022665efad10, 16, 5;
L_0000022665efa310 .functor MUXZ 5, L_0000022665efb0d0, L_0000022665eb1f20, L_0000022665dea5b0, C4<>;
L_0000022665efa270 .part L_0000022665efad10, 0, 16;
L_0000022665efa090 .functor MUXZ 16, L_0000022665efa270, L_0000022665eb1f68, L_0000022665dea690, C4<>;
L_0000022665efb530 .part L_0000022665efad10, 6, 5;
L_0000022665efb350 .concat [ 5 32 0 0], L_0000022665efb530, L_0000022665eb1ff8;
L_0000022665efa130 .functor MUXZ 37, L_0000022665efb350, L_0000022665eb1fb0, L_0000022665de9dd0, C4<>;
L_0000022665efb670 .part L_0000022665efa130, 0, 32;
L_0000022665efa1d0 .part L_0000022665efad10, 0, 6;
L_0000022665efb2b0 .functor MUXZ 6, L_0000022665efa1d0, L_0000022665eb2040, L_0000022665dea7e0, C4<>;
L_0000022665efbc10 .part L_0000022665efad10, 0, 26;
L_0000022665efa8b0 .concat [ 26 32 0 0], L_0000022665efbc10, L_0000022665eb20d0;
L_0000022665efb3f0 .functor MUXZ 58, L_0000022665efa8b0, L_0000022665eb2088, L_0000022665dea540, C4<>;
L_0000022665efa3b0 .part L_0000022665efb3f0, 0, 32;
L_0000022665efaef0 .arith/sum 32, v0000022665de29b0_0, L_0000022665eb2118;
L_0000022665efbb70 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb2160;
L_0000022665efb490 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb21a8;
L_0000022665efbcb0 .concat [ 32 16 0 0], L_0000022665efa3b0, L_0000022665eb21f0;
L_0000022665efa950 .concat [ 6 26 0 0], L_0000022665de79a0, L_0000022665eb2238;
L_0000022665ef9e10 .cmp/eq 32, L_0000022665efa950, L_0000022665eb2280;
L_0000022665efb5d0 .cmp/eq 6, L_0000022665efb2b0, L_0000022665eb22c8;
L_0000022665efb710 .concat [ 32 16 0 0], L_0000022665dea620, L_0000022665eb2310;
L_0000022665ef9eb0 .concat [ 32 16 0 0], v0000022665de29b0_0, L_0000022665eb2358;
L_0000022665efbad0 .part L_0000022665efa090, 15, 1;
LS_0000022665ef9f50_0_0 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_4 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_8 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_12 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_16 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_20 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_24 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_0_28 .concat [ 1 1 1 1], L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0, L_0000022665efbad0;
LS_0000022665ef9f50_1_0 .concat [ 4 4 4 4], LS_0000022665ef9f50_0_0, LS_0000022665ef9f50_0_4, LS_0000022665ef9f50_0_8, LS_0000022665ef9f50_0_12;
LS_0000022665ef9f50_1_4 .concat [ 4 4 4 4], LS_0000022665ef9f50_0_16, LS_0000022665ef9f50_0_20, LS_0000022665ef9f50_0_24, LS_0000022665ef9f50_0_28;
L_0000022665ef9f50 .concat [ 16 16 0 0], LS_0000022665ef9f50_1_0, LS_0000022665ef9f50_1_4;
L_0000022665efa450 .concat [ 16 32 0 0], L_0000022665efa090, L_0000022665ef9f50;
L_0000022665efb850 .arith/sum 48, L_0000022665ef9eb0, L_0000022665efa450;
L_0000022665efa4f0 .functor MUXZ 48, L_0000022665efb850, L_0000022665efb710, L_0000022665de9f20, C4<>;
L_0000022665efb8f0 .functor MUXZ 48, L_0000022665efa4f0, L_0000022665efbcb0, L_0000022665deaa10, C4<>;
L_0000022665efabd0 .part L_0000022665efb8f0, 0, 32;
L_0000022665ef9ff0 .functor MUXZ 32, L_0000022665efaef0, L_0000022665efabd0, v0000022665de2870_0, C4<>;
L_0000022665efad10 .functor MUXZ 32, L_0000022665dea770, L_0000022665eb23e8, L_0000022665de9f90, C4<>;
L_0000022665efb990 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb24c0;
L_0000022665efba30 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb2508;
L_0000022665efa810 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb2550;
L_0000022665efaa90 .concat [ 16 16 0 0], L_0000022665efa090, L_0000022665eb2598;
L_0000022665efab30 .part L_0000022665efa090, 15, 1;
LS_0000022665efae50_0_0 .concat [ 1 1 1 1], L_0000022665efab30, L_0000022665efab30, L_0000022665efab30, L_0000022665efab30;
LS_0000022665efae50_0_4 .concat [ 1 1 1 1], L_0000022665efab30, L_0000022665efab30, L_0000022665efab30, L_0000022665efab30;
LS_0000022665efae50_0_8 .concat [ 1 1 1 1], L_0000022665efab30, L_0000022665efab30, L_0000022665efab30, L_0000022665efab30;
LS_0000022665efae50_0_12 .concat [ 1 1 1 1], L_0000022665efab30, L_0000022665efab30, L_0000022665efab30, L_0000022665efab30;
L_0000022665efae50 .concat [ 4 4 4 4], LS_0000022665efae50_0_0, LS_0000022665efae50_0_4, LS_0000022665efae50_0_8, LS_0000022665efae50_0_12;
L_0000022665efaf90 .concat [ 16 16 0 0], L_0000022665efa090, L_0000022665efae50;
L_0000022665efb030 .functor MUXZ 32, L_0000022665efaf90, L_0000022665efaa90, L_0000022665dea070, C4<>;
L_0000022665efb170 .concat [ 6 26 0 0], L_0000022665de79a0, L_0000022665eb25e0;
L_0000022665efb210 .cmp/eq 32, L_0000022665efb170, L_0000022665eb2628;
L_0000022665f0c290 .cmp/eq 6, L_0000022665efb2b0, L_0000022665eb2670;
L_0000022665f0d410 .cmp/eq 6, L_0000022665efb2b0, L_0000022665eb26b8;
L_0000022665f0d5f0 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb2700;
L_0000022665f0dc30 .functor MUXZ 32, L_0000022665efb030, L_0000022665eb2748, L_0000022665f0d5f0, C4<>;
L_0000022665f0daf0 .functor MUXZ 32, L_0000022665f0dc30, L_0000022665efb670, L_0000022665deabd0, C4<>;
L_0000022665f0cf10 .concat [ 6 26 0 0], L_0000022665de79a0, L_0000022665eb2790;
L_0000022665f0db90 .cmp/eq 32, L_0000022665f0cf10, L_0000022665eb27d8;
L_0000022665f0d550 .cmp/eq 6, L_0000022665efb2b0, L_0000022665eb2820;
L_0000022665f0d2d0 .cmp/eq 6, L_0000022665efb2b0, L_0000022665eb2868;
L_0000022665f0d370 .cmp/eq 6, L_0000022665de79a0, L_0000022665eb28b0;
L_0000022665f0d870 .functor MUXZ 32, L_0000022665dea620, v0000022665de29b0_0, L_0000022665f0d370, C4<>;
L_0000022665f0c010 .functor MUXZ 32, L_0000022665f0d870, L_0000022665dea2a0, L_0000022665deac40, C4<>;
S_0000022665da9db0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022665da6f80 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022665deab60 .functor NOT 1, v0000022665db69d0_0, C4<0>, C4<0>, C4<0>;
v0000022665db4e50_0 .net *"_ivl_0", 0 0, L_0000022665deab60;  1 drivers
v0000022665db5530_0 .net "in1", 31 0, L_0000022665dea2a0;  alias, 1 drivers
v0000022665db6c50_0 .net "in2", 31 0, L_0000022665f0daf0;  alias, 1 drivers
v0000022665db55d0_0 .net "out", 31 0, L_0000022665f0da50;  alias, 1 drivers
v0000022665db6cf0_0 .net "s", 0 0, v0000022665db69d0_0;  alias, 1 drivers
L_0000022665f0da50 .functor MUXZ 32, L_0000022665f0daf0, L_0000022665dea2a0, L_0000022665deab60, C4<>;
S_0000022665d534a0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000022665eb0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000022665eb00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000022665eb0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000022665eb0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000022665eb0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000022665eb01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000022665eb01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022665eb0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000022665eb0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022665eb0288 .param/l "j" 0 4 12, C4<000010>;
P_0000022665eb02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000022665eb02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022665eb0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000022665eb0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022665eb03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000022665eb03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022665eb0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022665eb0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000022665eb0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000022665eb04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000022665eb04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022665eb0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000022665eb0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000022665eb0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000022665eb05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022665eb0608 .param/l "xori" 0 4 8, C4<001110>;
v0000022665db5710_0 .var "ALUOp", 3 0;
v0000022665db69d0_0 .var "ALUSrc", 0 0;
v0000022665db5850_0 .var "MemReadEn", 0 0;
v0000022665db6610_0 .var "MemWriteEn", 0 0;
v0000022665db5ad0_0 .var "MemtoReg", 0 0;
v0000022665db58f0_0 .var "RegDst", 0 0;
v0000022665db5a30_0 .var "RegWriteEn", 0 0;
v0000022665db5c10_0 .net "funct", 5 0, L_0000022665efb2b0;  alias, 1 drivers
v0000022665db4f90_0 .var "hlt", 0 0;
v0000022665db62f0_0 .net "opcode", 5 0, L_0000022665de79a0;  alias, 1 drivers
v0000022665db5030_0 .net "rst", 0 0, v0000022665de86c0_0;  alias, 1 drivers
E_0000022665da7080 .event anyedge, v0000022665db5030_0, v0000022665db62f0_0, v0000022665db5c10_0;
S_0000022665d53630 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000022665da70c0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000022665dea770 .functor BUFZ 32, L_0000022665efa9f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022665db5df0_0 .net "Data_Out", 31 0, L_0000022665dea770;  alias, 1 drivers
v0000022665db50d0 .array "InstMem", 0 1023, 31 0;
v0000022665db5f30_0 .net *"_ivl_0", 31 0, L_0000022665efa9f0;  1 drivers
v0000022665db5fd0_0 .net *"_ivl_3", 9 0, L_0000022665efa590;  1 drivers
v0000022665db6070_0 .net *"_ivl_4", 11 0, L_0000022665efac70;  1 drivers
L_0000022665eb23a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022665db6110_0 .net *"_ivl_7", 1 0, L_0000022665eb23a0;  1 drivers
v0000022665db61b0_0 .net "addr", 31 0, v0000022665de29b0_0;  alias, 1 drivers
v0000022665db6250_0 .var/i "i", 31 0;
L_0000022665efa9f0 .array/port v0000022665db50d0, L_0000022665efac70;
L_0000022665efa590 .part v0000022665de29b0_0, 0, 10;
L_0000022665efac70 .concat [ 10 2 0 0], L_0000022665efa590, L_0000022665eb23a0;
S_0000022665e769c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000022665dea620 .functor BUFZ 32, L_0000022665efa6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000022665dea2a0 .functor BUFZ 32, L_0000022665efadb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000022665db6570_0 .net *"_ivl_0", 31 0, L_0000022665efa6d0;  1 drivers
v0000022665d93090_0 .net *"_ivl_10", 6 0, L_0000022665efb7b0;  1 drivers
L_0000022665eb2478 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022665d945d0_0 .net *"_ivl_13", 1 0, L_0000022665eb2478;  1 drivers
v0000022665de2c30_0 .net *"_ivl_2", 6 0, L_0000022665efa770;  1 drivers
L_0000022665eb2430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000022665de1bf0_0 .net *"_ivl_5", 1 0, L_0000022665eb2430;  1 drivers
v0000022665de1c90_0 .net *"_ivl_8", 31 0, L_0000022665efadb0;  1 drivers
v0000022665de20f0_0 .net "clk", 0 0, L_0000022665de9eb0;  alias, 1 drivers
v0000022665de27d0_0 .var/i "i", 31 0;
v0000022665de1dd0_0 .net "readData1", 31 0, L_0000022665dea620;  alias, 1 drivers
v0000022665de2d70_0 .net "readData2", 31 0, L_0000022665dea2a0;  alias, 1 drivers
v0000022665de1b50_0 .net "readRegister1", 4 0, L_0000022665de7cc0;  alias, 1 drivers
v0000022665de2cd0_0 .net "readRegister2", 4 0, L_0000022665efa310;  alias, 1 drivers
v0000022665de2b90 .array "registers", 31 0, 31 0;
v0000022665de2ff0_0 .net "rst", 0 0, v0000022665de86c0_0;  alias, 1 drivers
v0000022665de1a10_0 .net "we", 0 0, v0000022665db5a30_0;  alias, 1 drivers
v0000022665de3130_0 .net "writeData", 31 0, L_0000022665f0cb50;  alias, 1 drivers
v0000022665de1650_0 .net "writeRegister", 4 0, L_0000022665efa630;  alias, 1 drivers
E_0000022665da6540/0 .event negedge, v0000022665db5030_0;
E_0000022665da6540/1 .event posedge, v0000022665de20f0_0;
E_0000022665da6540 .event/or E_0000022665da6540/0, E_0000022665da6540/1;
L_0000022665efa6d0 .array/port v0000022665de2b90, L_0000022665efa770;
L_0000022665efa770 .concat [ 5 2 0 0], L_0000022665de7cc0, L_0000022665eb2430;
L_0000022665efadb0 .array/port v0000022665de2b90, L_0000022665efb7b0;
L_0000022665efb7b0 .concat [ 5 2 0 0], L_0000022665efa310, L_0000022665eb2478;
S_0000022665e76b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000022665e769c0;
 .timescale 0 0;
v0000022665db64d0_0 .var/i "i", 31 0;
S_0000022665d51b50 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000022665da6bc0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000022665dea8c0 .functor NOT 1, v0000022665db58f0_0, C4<0>, C4<0>, C4<0>;
v0000022665de1d30_0 .net *"_ivl_0", 0 0, L_0000022665dea8c0;  1 drivers
v0000022665de2550_0 .net "in1", 4 0, L_0000022665efa310;  alias, 1 drivers
v0000022665de2730_0 .net "in2", 4 0, L_0000022665de7b80;  alias, 1 drivers
v0000022665de2e10_0 .net "out", 4 0, L_0000022665efa630;  alias, 1 drivers
v0000022665de2eb0_0 .net "s", 0 0, v0000022665db58f0_0;  alias, 1 drivers
L_0000022665efa630 .functor MUXZ 5, L_0000022665de7b80, L_0000022665efa310, L_0000022665dea8c0, C4<>;
S_0000022665d51ce0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000022665da81c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000022665dea0e0 .functor NOT 1, v0000022665db5ad0_0, C4<0>, C4<0>, C4<0>;
v0000022665de1970_0 .net *"_ivl_0", 0 0, L_0000022665dea0e0;  1 drivers
v0000022665de31d0_0 .net "in1", 31 0, v0000022665de2f50_0;  alias, 1 drivers
v0000022665de1ab0_0 .net "in2", 31 0, v0000022665de2910_0;  alias, 1 drivers
v0000022665de1e70_0 .net "out", 31 0, L_0000022665f0cb50;  alias, 1 drivers
v0000022665de2190_0 .net "s", 0 0, v0000022665db5ad0_0;  alias, 1 drivers
L_0000022665f0cb50 .functor MUXZ 32, v0000022665de2910_0, v0000022665de2f50_0, L_0000022665dea0e0, C4<>;
S_0000022665d3a8d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000022665d3aa60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000022665d3aa98 .param/l "AND" 0 9 12, C4<0010>;
P_0000022665d3aad0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000022665d3ab08 .param/l "OR" 0 9 12, C4<0011>;
P_0000022665d3ab40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000022665d3ab78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000022665d3abb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000022665d3abe8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000022665d3ac20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000022665d3ac58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000022665d3ac90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000022665d3acc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000022665eb28f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000022665de2a50_0 .net/2u *"_ivl_0", 31 0, L_0000022665eb28f8;  1 drivers
v0000022665de2230_0 .net "opSel", 3 0, v0000022665db5710_0;  alias, 1 drivers
v0000022665de3090_0 .net "operand1", 31 0, L_0000022665f0c010;  alias, 1 drivers
v0000022665de3270_0 .net "operand2", 31 0, L_0000022665f0da50;  alias, 1 drivers
v0000022665de2f50_0 .var "result", 31 0;
v0000022665de1f10_0 .net "zero", 0 0, L_0000022665f0c330;  alias, 1 drivers
E_0000022665da7340 .event anyedge, v0000022665db5710_0, v0000022665de3090_0, v0000022665db55d0_0;
L_0000022665f0c330 .cmp/eq 32, v0000022665de2f50_0, L_0000022665eb28f8;
S_0000022665d7f1a0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000022665eb1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000022665eb1698 .param/l "add" 0 4 5, C4<100000>;
P_0000022665eb16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000022665eb1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000022665eb1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000022665eb1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000022665eb17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000022665eb17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000022665eb1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000022665eb1858 .param/l "j" 0 4 12, C4<000010>;
P_0000022665eb1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000022665eb18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000022665eb1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000022665eb1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000022665eb1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000022665eb19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000022665eb19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000022665eb1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000022665eb1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000022665eb1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000022665eb1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000022665eb1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000022665eb1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000022665eb1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000022665eb1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000022665eb1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000022665de2870_0 .var "PCsrc", 0 0;
v0000022665de3310_0 .net "funct", 5 0, L_0000022665efb2b0;  alias, 1 drivers
v0000022665de33b0_0 .net "opcode", 5 0, L_0000022665de79a0;  alias, 1 drivers
v0000022665de1510_0 .net "operand1", 31 0, L_0000022665dea620;  alias, 1 drivers
v0000022665de15b0_0 .net "operand2", 31 0, L_0000022665f0da50;  alias, 1 drivers
v0000022665de1fb0_0 .net "rst", 0 0, v0000022665de86c0_0;  alias, 1 drivers
E_0000022665da7f40/0 .event anyedge, v0000022665db5030_0, v0000022665db62f0_0, v0000022665de1dd0_0, v0000022665db55d0_0;
E_0000022665da7f40/1 .event anyedge, v0000022665db5c10_0;
E_0000022665da7f40 .event/or E_0000022665da7f40/0, E_0000022665da7f40/1;
S_0000022665d7f330 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000022665de16f0 .array "DataMem", 0 1023, 31 0;
v0000022665de1790_0 .net "address", 31 0, v0000022665de2f50_0;  alias, 1 drivers
v0000022665de22d0_0 .net "clock", 0 0, L_0000022665dea4d0;  1 drivers
v0000022665de2410_0 .net "data", 31 0, L_0000022665dea2a0;  alias, 1 drivers
v0000022665de1830_0 .var/i "i", 31 0;
v0000022665de2910_0 .var "q", 31 0;
v0000022665de18d0_0 .net "rden", 0 0, v0000022665db5850_0;  alias, 1 drivers
v0000022665de2050_0 .net "wren", 0 0, v0000022665db6610_0;  alias, 1 drivers
E_0000022665da7ec0 .event posedge, v0000022665de22d0_0;
S_0000022665eb1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000022665da9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000022665da7bc0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000022665de25f0_0 .net "PCin", 31 0, L_0000022665ef9ff0;  alias, 1 drivers
v0000022665de29b0_0 .var "PCout", 31 0;
v0000022665de2690_0 .net "clk", 0 0, L_0000022665de9eb0;  alias, 1 drivers
v0000022665de2370_0 .net "rst", 0 0, v0000022665de86c0_0;  alias, 1 drivers
    .scope S_0000022665d7f1a0;
T_0 ;
    %wait E_0000022665da7f40;
    %load/vec4 v0000022665de1fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022665de2870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000022665de33b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000022665de1510_0;
    %load/vec4 v0000022665de15b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000022665de33b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000022665de1510_0;
    %load/vec4 v0000022665de15b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000022665de33b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000022665de33b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000022665de33b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000022665de3310_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000022665de2870_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000022665eb1c20;
T_1 ;
    %wait E_0000022665da6540;
    %load/vec4 v0000022665de2370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022665de29b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000022665de25f0_0;
    %assign/vec4 v0000022665de29b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000022665d53630;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022665db6250_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000022665db6250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022665db6250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %load/vec4 v0000022665db6250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022665db6250_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665db50d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000022665d534a0;
T_3 ;
    %wait E_0000022665da7080;
    %load/vec4 v0000022665db5030_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000022665db4f90_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022665db6610_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022665db5ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000022665db5850_0, 0;
    %assign/vec4 v0000022665db58f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000022665db4f90_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000022665db5710_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000022665db69d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022665db5a30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022665db6610_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022665db5ad0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000022665db5850_0, 0, 1;
    %store/vec4 v0000022665db58f0_0, 0, 1;
    %load/vec4 v0000022665db62f0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db4f90_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %load/vec4 v0000022665db5c10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000022665db58f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5a30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db5ad0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db6610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000022665db69d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000022665db5710_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000022665e769c0;
T_4 ;
    %wait E_0000022665da6540;
    %fork t_1, S_0000022665e76b50;
    %jmp t_0;
    .scope S_0000022665e76b50;
t_1 ;
    %load/vec4 v0000022665de2ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022665db64d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000022665db64d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022665db64d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665de2b90, 0, 4;
    %load/vec4 v0000022665db64d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022665db64d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022665de1a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000022665de3130_0;
    %load/vec4 v0000022665de1650_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665de2b90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665de2b90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000022665e769c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000022665e769c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022665de27d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000022665de27d0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000022665de27d0_0;
    %ix/getv/s 4, v0000022665de27d0_0;
    %load/vec4a v0000022665de2b90, 4;
    %ix/getv/s 4, v0000022665de27d0_0;
    %load/vec4a v0000022665de2b90, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000022665de27d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022665de27d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000022665d3a8d0;
T_6 ;
    %wait E_0000022665da7340;
    %load/vec4 v0000022665de2230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %add;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %sub;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %and;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %or;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %xor;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %or;
    %inv;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000022665de3090_0;
    %load/vec4 v0000022665de3270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000022665de3270_0;
    %load/vec4 v0000022665de3090_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000022665de3090_0;
    %ix/getv 4, v0000022665de3270_0;
    %shiftl 4;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000022665de3090_0;
    %ix/getv 4, v0000022665de3270_0;
    %shiftr 4;
    %assign/vec4 v0000022665de2f50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000022665d7f330;
T_7 ;
    %wait E_0000022665da7ec0;
    %load/vec4 v0000022665de18d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000022665de1790_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000022665de16f0, 4;
    %assign/vec4 v0000022665de2910_0, 0;
T_7.0 ;
    %load/vec4 v0000022665de2050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000022665de2410_0;
    %ix/getv 3, v0000022665de1790_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665de16f0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000022665d7f330;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022665de1830_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000022665de1830_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000022665de1830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022665de16f0, 0, 4;
    %load/vec4 v0000022665de1830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022665de1830_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000022665d7f330;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022665de1830_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022665de1830_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000022665de1830_0;
    %load/vec4a v0000022665de16f0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000022665de1830_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000022665de1830_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022665de1830_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000022665da9c20;
T_10 ;
    %wait E_0000022665da6540;
    %load/vec4 v0000022665de9340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000022665de92a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000022665de92a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000022665de92a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000022665da9900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022665de7f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022665de86c0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000022665da9900;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000022665de7f40_0;
    %inv;
    %assign/vec4 v0000022665de7f40_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000022665da9900;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022665de86c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022665de86c0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000022665de7900_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
