{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 16:47:14 2008 " "Info: Processing started: Thu Dec 18 16:47:14 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Mercury -c Mercury " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Mercury -c Mercury" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "Mercury EP3C25Q240C8 " "Info: Selected device EP3C25Q240C8 for design \"Mercury\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16Q240C8 " "Info: Device EP3C16Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "10 " "Info: Fitter converted 10 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA2~ 218 " "Info: Pin ~ALTERA_DATA2~ is reserved at location 218" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA2~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA2~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA3~ 219 " "Info: Pin ~ALTERA_DATA3~ is reserved at location 219" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA3~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA3~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA4~ 221 " "Info: Pin ~ALTERA_DATA4~ is reserved at location 221" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA4~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA4~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA5~ 226 " "Info: Pin ~ALTERA_DATA5~ is reserved at location 226" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA5~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA5~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA6~ 231 " "Info: Pin ~ALTERA_DATA6~ is reserved at location 231" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA6~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA6~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA7~ 232 " "Info: Pin ~ALTERA_DATA7~ is reserved at location 232" {  } { { "c:/ham/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/ham/altera/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA7~ } } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA7~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKA~input (placed in PIN 209 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node CLKA~input (placed in PIN 209 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[0\] " "Info: Destination node division:division_DDS\|bits\[0\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[1\] " "Info: Destination node division:division_DDS\|bits\[1\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[2\] " "Info: Destination node division:division_DDS\|bits\[2\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[3\] " "Info: Destination node division:division_DDS\|bits\[3\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[4\] " "Info: Destination node division:division_DDS\|bits\[4\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[5\] " "Info: Destination node division:division_DDS\|bits\[5\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[6\] " "Info: Destination node division:division_DDS\|bits\[6\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[7\] " "Info: Destination node division:division_DDS\|bits\[7\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 141 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLKA~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BCLK~input  " "Info: Automatically promoted node BCLK~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "index " "Info: Destination node index" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { index } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "BCLK~input Global Clock " "Info: Pin BCLK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 151 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCLK~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C8~input  " "Info: Automatically promoted node C8~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CBCLK~output " "Info: Destination node CBCLK~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 154 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CBCLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_clk " "Info: Destination node SPI_clk" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "C8~input Global Clock " "Info: Pin C8~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 147 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C8~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C9~input  " "Info: Automatically promoted node C9~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLRCLK~output " "Info: Destination node CLRCLK~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 155 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRCLK~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLRCOUT~output " "Info: Destination node CLRCOUT~output" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 156 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLRCOUT~output } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_select\[1\] " "Info: Destination node clock_select\[1\]" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 673 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_select[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector7~14 " "Info: Destination node Selector7~14" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector7~14 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~778 " "Info: Destination node Add4~778" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~778 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector8~57 " "Info: Destination node Selector8~57" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector8~57 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~784 " "Info: Destination node Add4~784" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~784 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~788 " "Info: Destination node Add4~788" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~788 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Add4~793 " "Info: Destination node Add4~793" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 660 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Add4~793 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector6~29 " "Info: Destination node Selector6~29" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 644 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector6~29 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "C9~input Global Clock " "Info: Pin C9~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 148 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { C9~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_clk  " "Info: Automatically promoted node SPI_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_clk~7 " "Info: Destination node SPI_clk~7" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 361 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "division:division_DDS\|WideNor0  " "Info: Automatically promoted node division:division_DDS\|WideNor0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[0\] " "Info: Destination node division:division_DDS\|bits\[0\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[1\] " "Info: Destination node division:division_DDS\|bits\[1\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[2\] " "Info: Destination node division:division_DDS\|bits\[2\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[3\] " "Info: Destination node division:division_DDS\|bits\[3\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[4\] " "Info: Destination node division:division_DDS\|bits\[4\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[5\] " "Info: Destination node division:division_DDS\|bits\[5\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[6\] " "Info: Destination node division:division_DDS\|bits\[6\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|bits\[7\] " "Info: Destination node division:division_DDS\|bits\[7\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 29 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|bits[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|quotient\[30\] " "Info: Destination node division:division_DDS\|quotient\[30\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|quotient[30] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "division:division_DDS\|quotient\[29\] " "Info: Destination node division:division_DDS\|quotient\[29\]" {  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 18 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|quotient[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "division.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/division.v" 27 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { division:division_DDS|WideNor0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "index  " "Info: Automatically promoted node index " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector0~114 " "Info: Destination node Selector0~114" {  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 297 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Selector0~114 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 266 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { index } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reference  " "Info: Automatically promoted node reference " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "Mercury.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/Mercury.v" 387 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reference } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:receiver_inst\|fir:fir_inst_I\|clear_mac  " "Info: Automatically promoted node receiver:receiver_inst\|fir:fir_inst_I\|clear_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[33\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[33\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[33] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[29\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[29\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[25\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[25\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[37\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[37\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[37] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[28\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[28\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[28] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[32\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[32\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[32] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[24\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[24\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[24] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[36\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[36\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[36] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[31\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[31\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[31] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[27\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_I\|fir_mac:fir_mac_inst\|out_data\[27\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|out_data[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 42 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_I|clear_mac } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receiver:receiver_inst\|fir:fir_inst_Q\|clear_mac  " "Info: Automatically promoted node receiver:receiver_inst\|fir:fir_inst_Q\|clear_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[33\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[33\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[33] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[29\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[29\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[29] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[25\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[25\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[37\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[37\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[37] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[28\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[28\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[28] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[32\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[32\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[32] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[24\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[24\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[24] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[36\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[36\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[36] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[31\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[31\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[31] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[27\] " "Info: Destination node receiver:receiver_inst\|fir:fir_inst_Q\|fir_mac:fir_mac_inst\|out_data\[27\]" {  } { { "fir_mac.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir_mac.v" 40 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|fir_mac:fir_mac_inst|out_data[27] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "fir.v" "" { Text "C:/Proj/DSP/Mercury/SVN_VE3NEA/Merc_Verilog/fir.v" 42 -1 0 } } { "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/ham/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { receiver:receiver_inst|fir:fir_inst_Q|clear_mac } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 0}
