# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../adder_sima.srcs/sim_1/imports/new/a_s_TB.vhd" \

# Do not sort compile order
nosort
