Source Block: hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@148:158@HdlIdDef
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

Diff Content:
- 153   reg                 enable_int_n = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@153:163
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals


Clone Blocks 2:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@147:157
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;


Clone Blocks 3:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@146:156
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

Clone Blocks 4:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@162:172
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire                locked_s;

Clone Blocks 5:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@145:155
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;

Clone Blocks 6:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@161:171
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals


Clone Blocks 7:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@159:169
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;


Clone Blocks 8:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@151:161
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [11:0]      rx_data_1_s;
  wire    [11:0]      rx_data_0_s;

Clone Blocks 9:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@158:168
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

Clone Blocks 10:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@152:162
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

Clone Blocks 11:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@156:166
  reg     [ 5:0]      tx_data_3 = 'd0;
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;

Clone Blocks 12:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@160:170
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

Clone Blocks 13:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@163:173
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire                locked_s;
  wire    [ 3:0]      rx_frame_s;

Clone Blocks 14:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@150:160
  reg     [ 5:0]      tx_data_1 = 'd0;
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

Clone Blocks 15:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@154:164
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [ 3:0]      rx_frame_d_s;

Clone Blocks 16:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@155:165
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [ 3:0]      rx_frame_d_s;
  wire    [ 5:0]      rx_data_1_s;

Clone Blocks 17:
hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@151:161
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;


Clone Blocks 18:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@150:160
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals

  wire    [11:0]      rx_data_1_s;

Clone Blocks 19:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@149:159
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;
  reg                 txnrx_int_p = 'd0;

  // internal signals


Clone Blocks 20:
hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@144:154
  reg     [11:0]      tx_data_1 = 'd0;
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;

Clone Blocks 21:
hdl/library/axi_ad9361/altera/axi_ad9361_lvds_if.v@157:167
  reg                 up_enable_int = 'd0;
  reg                 up_txnrx_int = 'd0;
  reg                 enable_up_m1 = 'd0;
  reg                 txnrx_up_m1 = 'd0;
  reg                 enable_up = 'd0;
  reg                 txnrx_up = 'd0;
  reg                 enable_int = 'd0;
  reg                 txnrx_int = 'd0;
  reg                 enable_int_n = 'd0;
  reg                 txnrx_int_n = 'd0;
  reg                 enable_int_p = 'd0;

