// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=34065,HLS_SYN_TPT=none,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=32967,HLS_SYN_LUT=31418,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_0_address0,
        A_0_ce0,
        A_0_q0,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        C_0_address0,
        C_0_ce0,
        C_0_we0,
        C_0_d0,
        C_1_address0,
        C_1_ce0,
        C_1_we0,
        C_1_d0,
        C_2_address0,
        C_2_ce0,
        C_2_we0,
        C_2_d0,
        C_3_address0,
        C_3_ce0,
        C_3_we0,
        C_3_d0,
        C_4_address0,
        C_4_ce0,
        C_4_we0,
        C_4_d0,
        C_5_address0,
        C_5_ce0,
        C_5_we0,
        C_5_d0,
        C_6_address0,
        C_6_ce0,
        C_6_we0,
        C_6_d0,
        C_7_address0,
        C_7_ce0,
        C_7_we0,
        C_7_d0
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] A_0_address0;
output   A_0_ce0;
input  [23:0] A_0_q0;
output  [10:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [10:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [10:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [10:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [10:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [10:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [10:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [10:0] C_0_address0;
output   C_0_ce0;
output   C_0_we0;
output  [23:0] C_0_d0;
output  [10:0] C_1_address0;
output   C_1_ce0;
output   C_1_we0;
output  [23:0] C_1_d0;
output  [10:0] C_2_address0;
output   C_2_ce0;
output   C_2_we0;
output  [23:0] C_2_d0;
output  [10:0] C_3_address0;
output   C_3_ce0;
output   C_3_we0;
output  [23:0] C_3_d0;
output  [10:0] C_4_address0;
output   C_4_ce0;
output   C_4_we0;
output  [23:0] C_4_d0;
output  [10:0] C_5_address0;
output   C_5_ce0;
output   C_5_we0;
output  [23:0] C_5_d0;
output  [10:0] C_6_address0;
output   C_6_ce0;
output   C_6_we0;
output  [23:0] C_6_d0;
output  [10:0] C_7_address0;
output   C_7_ce0;
output   C_7_we0;
output  [23:0] C_7_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] A_0_address0;
reg A_0_ce0;
reg[10:0] A_1_address0;
reg A_1_ce0;
reg[10:0] A_2_address0;
reg A_2_ce0;
reg[10:0] A_3_address0;
reg A_3_ce0;
reg[10:0] A_4_address0;
reg A_4_ce0;
reg[10:0] A_5_address0;
reg A_5_ce0;
reg[10:0] A_6_address0;
reg A_6_ce0;
reg[10:0] A_7_address0;
reg A_7_ce0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
wire   [7:0] trunc_ln62_fu_1326_p1;
reg   [7:0] trunc_ln62_reg_2772;
wire    ap_CS_fsm_state2;
wire   [10:0] tmp_s_fu_1592_p3;
reg   [10:0] tmp_s_reg_3098;
wire    ap_CS_fsm_state4;
wire   [23:0] denom_1_fu_1659_p3;
reg   [23:0] denom_1_reg_3103;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_ready;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o_ap_vld;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o_ap_vld;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_ready;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg;
wire   [0:0] icmp_ln62_fu_1314_p2;
wire    ap_CS_fsm_state3;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg;
reg   [23:0] col_sum_bank_56_fu_598;
wire    ap_CS_fsm_state5;
reg   [23:0] col_sum_bank_57_fu_602;
reg   [23:0] col_sum_bank_58_fu_606;
reg   [23:0] col_sum_bank_59_fu_610;
reg   [23:0] col_sum_bank_60_fu_614;
reg   [23:0] col_sum_bank_61_fu_618;
reg   [23:0] col_sum_bank_62_fu_622;
reg   [23:0] col_sum_bank_63_fu_626;
reg   [23:0] col_sum_bank_48_fu_566;
reg   [23:0] col_sum_bank_49_fu_570;
reg   [23:0] col_sum_bank_50_fu_574;
reg   [23:0] col_sum_bank_51_fu_578;
reg   [23:0] col_sum_bank_52_fu_582;
reg   [23:0] col_sum_bank_53_fu_586;
reg   [23:0] col_sum_bank_54_fu_590;
reg   [23:0] col_sum_bank_55_fu_594;
reg   [23:0] col_sum_bank_40_fu_534;
reg   [23:0] col_sum_bank_41_fu_538;
reg   [23:0] col_sum_bank_42_fu_542;
reg   [23:0] col_sum_bank_43_fu_546;
reg   [23:0] col_sum_bank_44_fu_550;
reg   [23:0] col_sum_bank_45_fu_554;
reg   [23:0] col_sum_bank_46_fu_558;
reg   [23:0] col_sum_bank_47_fu_562;
reg   [23:0] col_sum_bank_32_fu_502;
reg   [23:0] col_sum_bank_33_fu_506;
reg   [23:0] col_sum_bank_34_fu_510;
reg   [23:0] col_sum_bank_35_fu_514;
reg   [23:0] col_sum_bank_36_fu_518;
reg   [23:0] col_sum_bank_37_fu_522;
reg   [23:0] col_sum_bank_38_fu_526;
reg   [23:0] col_sum_bank_39_fu_530;
reg   [23:0] col_sum_bank_24_fu_470;
reg   [23:0] col_sum_bank_25_fu_474;
reg   [23:0] col_sum_bank_26_fu_478;
reg   [23:0] col_sum_bank_27_fu_482;
reg   [23:0] col_sum_bank_28_fu_486;
reg   [23:0] col_sum_bank_29_fu_490;
reg   [23:0] col_sum_bank_30_fu_494;
reg   [23:0] col_sum_bank_31_fu_498;
reg   [23:0] col_sum_bank_16_fu_438;
reg   [23:0] col_sum_bank_17_fu_442;
reg   [23:0] col_sum_bank_18_fu_446;
reg   [23:0] col_sum_bank_19_fu_450;
reg   [23:0] col_sum_bank_20_fu_454;
reg   [23:0] col_sum_bank_21_fu_458;
reg   [23:0] col_sum_bank_22_fu_462;
reg   [23:0] col_sum_bank_23_fu_466;
reg   [23:0] col_sum_bank_8_fu_406;
reg   [23:0] col_sum_bank_9_fu_410;
reg   [23:0] col_sum_bank_10_fu_414;
reg   [23:0] col_sum_bank_11_fu_418;
reg   [23:0] col_sum_bank_12_fu_422;
reg   [23:0] col_sum_bank_13_fu_426;
reg   [23:0] col_sum_bank_14_fu_430;
reg   [23:0] col_sum_bank_15_fu_434;
reg   [23:0] col_sum_bank_fu_374;
reg   [23:0] col_sum_bank_7_fu_402;
reg   [23:0] col_sum_bank_6_fu_398;
reg   [23:0] col_sum_bank_5_fu_394;
reg   [23:0] col_sum_bank_4_fu_390;
reg   [23:0] col_sum_bank_3_fu_386;
reg   [23:0] col_sum_bank_2_fu_382;
reg   [23:0] col_sum_bank_1_fu_378;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [8:0] i_fu_110;
wire   [8:0] add_ln62_fu_1320_p2;
wire  signed [24:0] sext_ln71_fu_1603_p1;
wire   [24:0] add_ln71_fu_1607_p2;
wire   [0:0] tmp_fu_1613_p3;
wire   [0:0] tmp_123_fu_1625_p3;
wire   [0:0] xor_ln71_fu_1633_p2;
wire   [0:0] and_ln71_fu_1639_p2;
wire   [0:0] xor_ln71_1_fu_1645_p2;
wire   [23:0] select_ln71_fu_1651_p3;
wire   [23:0] denom_fu_1621_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg = 1'b0;
#0 col_sum_bank_56_fu_598 = 24'd0;
#0 col_sum_bank_57_fu_602 = 24'd0;
#0 col_sum_bank_58_fu_606 = 24'd0;
#0 col_sum_bank_59_fu_610 = 24'd0;
#0 col_sum_bank_60_fu_614 = 24'd0;
#0 col_sum_bank_61_fu_618 = 24'd0;
#0 col_sum_bank_62_fu_622 = 24'd0;
#0 col_sum_bank_63_fu_626 = 24'd0;
#0 col_sum_bank_48_fu_566 = 24'd0;
#0 col_sum_bank_49_fu_570 = 24'd0;
#0 col_sum_bank_50_fu_574 = 24'd0;
#0 col_sum_bank_51_fu_578 = 24'd0;
#0 col_sum_bank_52_fu_582 = 24'd0;
#0 col_sum_bank_53_fu_586 = 24'd0;
#0 col_sum_bank_54_fu_590 = 24'd0;
#0 col_sum_bank_55_fu_594 = 24'd0;
#0 col_sum_bank_40_fu_534 = 24'd0;
#0 col_sum_bank_41_fu_538 = 24'd0;
#0 col_sum_bank_42_fu_542 = 24'd0;
#0 col_sum_bank_43_fu_546 = 24'd0;
#0 col_sum_bank_44_fu_550 = 24'd0;
#0 col_sum_bank_45_fu_554 = 24'd0;
#0 col_sum_bank_46_fu_558 = 24'd0;
#0 col_sum_bank_47_fu_562 = 24'd0;
#0 col_sum_bank_32_fu_502 = 24'd0;
#0 col_sum_bank_33_fu_506 = 24'd0;
#0 col_sum_bank_34_fu_510 = 24'd0;
#0 col_sum_bank_35_fu_514 = 24'd0;
#0 col_sum_bank_36_fu_518 = 24'd0;
#0 col_sum_bank_37_fu_522 = 24'd0;
#0 col_sum_bank_38_fu_526 = 24'd0;
#0 col_sum_bank_39_fu_530 = 24'd0;
#0 col_sum_bank_24_fu_470 = 24'd0;
#0 col_sum_bank_25_fu_474 = 24'd0;
#0 col_sum_bank_26_fu_478 = 24'd0;
#0 col_sum_bank_27_fu_482 = 24'd0;
#0 col_sum_bank_28_fu_486 = 24'd0;
#0 col_sum_bank_29_fu_490 = 24'd0;
#0 col_sum_bank_30_fu_494 = 24'd0;
#0 col_sum_bank_31_fu_498 = 24'd0;
#0 col_sum_bank_16_fu_438 = 24'd0;
#0 col_sum_bank_17_fu_442 = 24'd0;
#0 col_sum_bank_18_fu_446 = 24'd0;
#0 col_sum_bank_19_fu_450 = 24'd0;
#0 col_sum_bank_20_fu_454 = 24'd0;
#0 col_sum_bank_21_fu_458 = 24'd0;
#0 col_sum_bank_22_fu_462 = 24'd0;
#0 col_sum_bank_23_fu_466 = 24'd0;
#0 col_sum_bank_8_fu_406 = 24'd0;
#0 col_sum_bank_9_fu_410 = 24'd0;
#0 col_sum_bank_10_fu_414 = 24'd0;
#0 col_sum_bank_11_fu_418 = 24'd0;
#0 col_sum_bank_12_fu_422 = 24'd0;
#0 col_sum_bank_13_fu_426 = 24'd0;
#0 col_sum_bank_14_fu_430 = 24'd0;
#0 col_sum_bank_15_fu_434 = 24'd0;
#0 col_sum_bank_fu_374 = 24'd0;
#0 col_sum_bank_7_fu_402 = 24'd0;
#0 col_sum_bank_6_fu_398 = 24'd0;
#0 col_sum_bank_5_fu_394 = 24'd0;
#0 col_sum_bank_4_fu_390 = 24'd0;
#0 col_sum_bank_3_fu_386 = 24'd0;
#0 col_sum_bank_2_fu_382 = 24'd0;
#0 col_sum_bank_1_fu_378 = 24'd0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg = 1'b0;
#0 i_fu_110 = 9'd0;
end

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_66_4 grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_ready),
    .i(trunc_ln62_reg_2772),
    .A_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_address0),
    .A_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_address0),
    .A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_address0),
    .A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_address0),
    .A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_address0),
    .A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_address0),
    .A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_address0),
    .A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_address0),
    .A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_ce0),
    .A_7_q0(A_7_q0),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_88_7 grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_ready),
    .col_sum_bank_load(col_sum_bank_fu_374),
    .col_sum_bank_1_load(col_sum_bank_1_fu_378),
    .col_sum_bank_2_load(col_sum_bank_2_fu_382),
    .col_sum_bank_3_load(col_sum_bank_3_fu_386),
    .col_sum_bank_4_load(col_sum_bank_4_fu_390),
    .col_sum_bank_5_load(col_sum_bank_5_fu_394),
    .col_sum_bank_6_load(col_sum_bank_6_fu_398),
    .col_sum_bank_7_load(col_sum_bank_7_fu_402),
    .col_sum_bank_8_load(col_sum_bank_8_fu_406),
    .col_sum_bank_9_load(col_sum_bank_9_fu_410),
    .col_sum_bank_10_load(col_sum_bank_10_fu_414),
    .col_sum_bank_11_load(col_sum_bank_11_fu_418),
    .col_sum_bank_12_load(col_sum_bank_12_fu_422),
    .col_sum_bank_13_load(col_sum_bank_13_fu_426),
    .col_sum_bank_14_load(col_sum_bank_14_fu_430),
    .col_sum_bank_15_load(col_sum_bank_15_fu_434),
    .col_sum_bank_16_load(col_sum_bank_16_fu_438),
    .col_sum_bank_17_load(col_sum_bank_17_fu_442),
    .col_sum_bank_18_load(col_sum_bank_18_fu_446),
    .col_sum_bank_19_load(col_sum_bank_19_fu_450),
    .col_sum_bank_20_load(col_sum_bank_20_fu_454),
    .col_sum_bank_21_load(col_sum_bank_21_fu_458),
    .col_sum_bank_22_load(col_sum_bank_22_fu_462),
    .col_sum_bank_23_load(col_sum_bank_23_fu_466),
    .col_sum_bank_24_load(col_sum_bank_24_fu_470),
    .col_sum_bank_25_load(col_sum_bank_25_fu_474),
    .col_sum_bank_26_load(col_sum_bank_26_fu_478),
    .col_sum_bank_27_load(col_sum_bank_27_fu_482),
    .col_sum_bank_28_load(col_sum_bank_28_fu_486),
    .col_sum_bank_29_load(col_sum_bank_29_fu_490),
    .col_sum_bank_30_load(col_sum_bank_30_fu_494),
    .col_sum_bank_31_load(col_sum_bank_31_fu_498),
    .col_sum_bank_32_load(col_sum_bank_32_fu_502),
    .col_sum_bank_33_load(col_sum_bank_33_fu_506),
    .col_sum_bank_34_load(col_sum_bank_34_fu_510),
    .col_sum_bank_35_load(col_sum_bank_35_fu_514),
    .col_sum_bank_36_load(col_sum_bank_36_fu_518),
    .col_sum_bank_37_load(col_sum_bank_37_fu_522),
    .col_sum_bank_38_load(col_sum_bank_38_fu_526),
    .col_sum_bank_39_load(col_sum_bank_39_fu_530),
    .col_sum_bank_40_load(col_sum_bank_40_fu_534),
    .col_sum_bank_41_load(col_sum_bank_41_fu_538),
    .col_sum_bank_42_load(col_sum_bank_42_fu_542),
    .col_sum_bank_43_load(col_sum_bank_43_fu_546),
    .col_sum_bank_44_load(col_sum_bank_44_fu_550),
    .col_sum_bank_45_load(col_sum_bank_45_fu_554),
    .col_sum_bank_46_load(col_sum_bank_46_fu_558),
    .col_sum_bank_47_load(col_sum_bank_47_fu_562),
    .col_sum_bank_48_load(col_sum_bank_48_fu_566),
    .col_sum_bank_49_load(col_sum_bank_49_fu_570),
    .col_sum_bank_50_load(col_sum_bank_50_fu_574),
    .col_sum_bank_51_load(col_sum_bank_51_fu_578),
    .col_sum_bank_52_load(col_sum_bank_52_fu_582),
    .col_sum_bank_53_load(col_sum_bank_53_fu_586),
    .col_sum_bank_54_load(col_sum_bank_54_fu_590),
    .col_sum_bank_55_load(col_sum_bank_55_fu_594),
    .col_sum_bank_56_load(col_sum_bank_56_fu_598),
    .col_sum_bank_57_load(col_sum_bank_57_fu_602),
    .col_sum_bank_58_load(col_sum_bank_58_fu_606),
    .col_sum_bank_59_load(col_sum_bank_59_fu_610),
    .col_sum_bank_60_load(col_sum_bank_60_fu_614),
    .col_sum_bank_61_load(col_sum_bank_61_fu_618),
    .col_sum_bank_62_load(col_sum_bank_62_fu_622),
    .col_sum_bank_63_load(col_sum_bank_63_fu_626),
    .scale_bank_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_63_out),
    .scale_bank_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_63_out_ap_vld),
    .scale_bank_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_62_out),
    .scale_bank_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_62_out_ap_vld),
    .scale_bank_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_61_out),
    .scale_bank_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_61_out_ap_vld),
    .scale_bank_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_60_out),
    .scale_bank_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_60_out_ap_vld),
    .scale_bank_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_59_out),
    .scale_bank_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_59_out_ap_vld),
    .scale_bank_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_58_out),
    .scale_bank_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_58_out_ap_vld),
    .scale_bank_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_57_out),
    .scale_bank_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_57_out_ap_vld),
    .scale_bank_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_56_out),
    .scale_bank_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_56_out_ap_vld),
    .scale_bank_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_55_out),
    .scale_bank_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_55_out_ap_vld),
    .scale_bank_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_54_out),
    .scale_bank_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_54_out_ap_vld),
    .scale_bank_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_53_out),
    .scale_bank_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_53_out_ap_vld),
    .scale_bank_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_52_out),
    .scale_bank_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_52_out_ap_vld),
    .scale_bank_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_51_out),
    .scale_bank_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_51_out_ap_vld),
    .scale_bank_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_50_out),
    .scale_bank_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_50_out_ap_vld),
    .scale_bank_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_49_out),
    .scale_bank_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_49_out_ap_vld),
    .scale_bank_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_48_out),
    .scale_bank_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_48_out_ap_vld),
    .scale_bank_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_47_out),
    .scale_bank_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_47_out_ap_vld),
    .scale_bank_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_46_out),
    .scale_bank_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_46_out_ap_vld),
    .scale_bank_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_45_out),
    .scale_bank_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_45_out_ap_vld),
    .scale_bank_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_44_out),
    .scale_bank_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_44_out_ap_vld),
    .scale_bank_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_43_out),
    .scale_bank_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_43_out_ap_vld),
    .scale_bank_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_42_out),
    .scale_bank_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_42_out_ap_vld),
    .scale_bank_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_41_out),
    .scale_bank_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_41_out_ap_vld),
    .scale_bank_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_40_out),
    .scale_bank_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_40_out_ap_vld),
    .scale_bank_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_39_out),
    .scale_bank_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_39_out_ap_vld),
    .scale_bank_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_38_out),
    .scale_bank_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_38_out_ap_vld),
    .scale_bank_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_37_out),
    .scale_bank_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_37_out_ap_vld),
    .scale_bank_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_36_out),
    .scale_bank_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_36_out_ap_vld),
    .scale_bank_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_35_out),
    .scale_bank_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_35_out_ap_vld),
    .scale_bank_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_34_out),
    .scale_bank_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_34_out_ap_vld),
    .scale_bank_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_33_out),
    .scale_bank_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_33_out_ap_vld),
    .scale_bank_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_32_out),
    .scale_bank_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_32_out_ap_vld),
    .scale_bank_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_31_out),
    .scale_bank_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_31_out_ap_vld),
    .scale_bank_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_30_out),
    .scale_bank_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_30_out_ap_vld),
    .scale_bank_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_29_out),
    .scale_bank_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_29_out_ap_vld),
    .scale_bank_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_28_out),
    .scale_bank_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_28_out_ap_vld),
    .scale_bank_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_27_out),
    .scale_bank_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_27_out_ap_vld),
    .scale_bank_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_26_out),
    .scale_bank_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_26_out_ap_vld),
    .scale_bank_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_25_out),
    .scale_bank_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_25_out_ap_vld),
    .scale_bank_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_24_out),
    .scale_bank_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_24_out_ap_vld),
    .scale_bank_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_23_out),
    .scale_bank_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_23_out_ap_vld),
    .scale_bank_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_22_out),
    .scale_bank_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_22_out_ap_vld),
    .scale_bank_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_21_out),
    .scale_bank_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_21_out_ap_vld),
    .scale_bank_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_20_out),
    .scale_bank_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_20_out_ap_vld),
    .scale_bank_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_19_out),
    .scale_bank_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_19_out_ap_vld),
    .scale_bank_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_18_out),
    .scale_bank_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_18_out_ap_vld),
    .scale_bank_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_17_out),
    .scale_bank_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_17_out_ap_vld),
    .scale_bank_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_16_out),
    .scale_bank_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_16_out_ap_vld),
    .scale_bank_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_15_out),
    .scale_bank_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_15_out_ap_vld),
    .scale_bank_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_14_out),
    .scale_bank_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_14_out_ap_vld),
    .scale_bank_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_13_out),
    .scale_bank_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_13_out_ap_vld),
    .scale_bank_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_12_out),
    .scale_bank_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_12_out_ap_vld),
    .scale_bank_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_11_out),
    .scale_bank_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_11_out_ap_vld),
    .scale_bank_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_10_out),
    .scale_bank_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_10_out_ap_vld),
    .scale_bank_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_9_out),
    .scale_bank_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_9_out_ap_vld),
    .scale_bank_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_8_out),
    .scale_bank_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_8_out_ap_vld),
    .scale_bank_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_7_out),
    .scale_bank_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_7_out_ap_vld),
    .scale_bank_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_6_out),
    .scale_bank_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_6_out_ap_vld),
    .scale_bank_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_5_out),
    .scale_bank_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_5_out_ap_vld),
    .scale_bank_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_4_out),
    .scale_bank_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_4_out_ap_vld),
    .scale_bank_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_3_out),
    .scale_bank_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_3_out_ap_vld),
    .scale_bank_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_2_out),
    .scale_bank_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_2_out_ap_vld),
    .scale_bank_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_1_out),
    .scale_bank_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_1_out_ap_vld),
    .scale_bank_out(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_out),
    .scale_bank_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_74_5 grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_ready),
    .col_sum_bank_56_i(col_sum_bank_56_fu_598),
    .col_sum_bank_56_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o),
    .col_sum_bank_56_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o_ap_vld),
    .conv_i349(denom_1_reg_3103),
    .col_sum_bank_57_i(col_sum_bank_57_fu_602),
    .col_sum_bank_57_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o),
    .col_sum_bank_57_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o_ap_vld),
    .col_sum_bank_58_i(col_sum_bank_58_fu_606),
    .col_sum_bank_58_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o),
    .col_sum_bank_58_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o_ap_vld),
    .col_sum_bank_59_i(col_sum_bank_59_fu_610),
    .col_sum_bank_59_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o),
    .col_sum_bank_59_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o_ap_vld),
    .col_sum_bank_60_i(col_sum_bank_60_fu_614),
    .col_sum_bank_60_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o),
    .col_sum_bank_60_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o_ap_vld),
    .col_sum_bank_61_i(col_sum_bank_61_fu_618),
    .col_sum_bank_61_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o),
    .col_sum_bank_61_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o_ap_vld),
    .col_sum_bank_62_i(col_sum_bank_62_fu_622),
    .col_sum_bank_62_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o),
    .col_sum_bank_62_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o_ap_vld),
    .col_sum_bank_63_i(col_sum_bank_63_fu_626),
    .col_sum_bank_63_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o),
    .col_sum_bank_63_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o_ap_vld),
    .col_sum_bank_48_i(col_sum_bank_48_fu_566),
    .col_sum_bank_48_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o),
    .col_sum_bank_48_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o_ap_vld),
    .col_sum_bank_49_i(col_sum_bank_49_fu_570),
    .col_sum_bank_49_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o),
    .col_sum_bank_49_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o_ap_vld),
    .col_sum_bank_50_i(col_sum_bank_50_fu_574),
    .col_sum_bank_50_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o),
    .col_sum_bank_50_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o_ap_vld),
    .col_sum_bank_51_i(col_sum_bank_51_fu_578),
    .col_sum_bank_51_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o),
    .col_sum_bank_51_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o_ap_vld),
    .col_sum_bank_52_i(col_sum_bank_52_fu_582),
    .col_sum_bank_52_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o),
    .col_sum_bank_52_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o_ap_vld),
    .col_sum_bank_53_i(col_sum_bank_53_fu_586),
    .col_sum_bank_53_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o),
    .col_sum_bank_53_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o_ap_vld),
    .col_sum_bank_54_i(col_sum_bank_54_fu_590),
    .col_sum_bank_54_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o),
    .col_sum_bank_54_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o_ap_vld),
    .col_sum_bank_55_i(col_sum_bank_55_fu_594),
    .col_sum_bank_55_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o),
    .col_sum_bank_55_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o_ap_vld),
    .col_sum_bank_40_i(col_sum_bank_40_fu_534),
    .col_sum_bank_40_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o),
    .col_sum_bank_40_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o_ap_vld),
    .col_sum_bank_41_i(col_sum_bank_41_fu_538),
    .col_sum_bank_41_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o),
    .col_sum_bank_41_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o_ap_vld),
    .col_sum_bank_42_i(col_sum_bank_42_fu_542),
    .col_sum_bank_42_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o),
    .col_sum_bank_42_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o_ap_vld),
    .col_sum_bank_43_i(col_sum_bank_43_fu_546),
    .col_sum_bank_43_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o),
    .col_sum_bank_43_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o_ap_vld),
    .col_sum_bank_44_i(col_sum_bank_44_fu_550),
    .col_sum_bank_44_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o),
    .col_sum_bank_44_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o_ap_vld),
    .col_sum_bank_45_i(col_sum_bank_45_fu_554),
    .col_sum_bank_45_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o),
    .col_sum_bank_45_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o_ap_vld),
    .col_sum_bank_46_i(col_sum_bank_46_fu_558),
    .col_sum_bank_46_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o),
    .col_sum_bank_46_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o_ap_vld),
    .col_sum_bank_47_i(col_sum_bank_47_fu_562),
    .col_sum_bank_47_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o),
    .col_sum_bank_47_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o_ap_vld),
    .col_sum_bank_32_i(col_sum_bank_32_fu_502),
    .col_sum_bank_32_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o),
    .col_sum_bank_32_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o_ap_vld),
    .col_sum_bank_33_i(col_sum_bank_33_fu_506),
    .col_sum_bank_33_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o),
    .col_sum_bank_33_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o_ap_vld),
    .col_sum_bank_34_i(col_sum_bank_34_fu_510),
    .col_sum_bank_34_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o),
    .col_sum_bank_34_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o_ap_vld),
    .col_sum_bank_35_i(col_sum_bank_35_fu_514),
    .col_sum_bank_35_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o),
    .col_sum_bank_35_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o_ap_vld),
    .col_sum_bank_36_i(col_sum_bank_36_fu_518),
    .col_sum_bank_36_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o),
    .col_sum_bank_36_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o_ap_vld),
    .col_sum_bank_37_i(col_sum_bank_37_fu_522),
    .col_sum_bank_37_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o),
    .col_sum_bank_37_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o_ap_vld),
    .col_sum_bank_38_i(col_sum_bank_38_fu_526),
    .col_sum_bank_38_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o),
    .col_sum_bank_38_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o_ap_vld),
    .col_sum_bank_39_i(col_sum_bank_39_fu_530),
    .col_sum_bank_39_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o),
    .col_sum_bank_39_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o_ap_vld),
    .col_sum_bank_24_i(col_sum_bank_24_fu_470),
    .col_sum_bank_24_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o),
    .col_sum_bank_24_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o_ap_vld),
    .col_sum_bank_25_i(col_sum_bank_25_fu_474),
    .col_sum_bank_25_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o),
    .col_sum_bank_25_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o_ap_vld),
    .col_sum_bank_26_i(col_sum_bank_26_fu_478),
    .col_sum_bank_26_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o),
    .col_sum_bank_26_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o_ap_vld),
    .col_sum_bank_27_i(col_sum_bank_27_fu_482),
    .col_sum_bank_27_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o),
    .col_sum_bank_27_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o_ap_vld),
    .col_sum_bank_28_i(col_sum_bank_28_fu_486),
    .col_sum_bank_28_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o),
    .col_sum_bank_28_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o_ap_vld),
    .col_sum_bank_29_i(col_sum_bank_29_fu_490),
    .col_sum_bank_29_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o),
    .col_sum_bank_29_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o_ap_vld),
    .col_sum_bank_30_i(col_sum_bank_30_fu_494),
    .col_sum_bank_30_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o),
    .col_sum_bank_30_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o_ap_vld),
    .col_sum_bank_31_i(col_sum_bank_31_fu_498),
    .col_sum_bank_31_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o),
    .col_sum_bank_31_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o_ap_vld),
    .col_sum_bank_16_i(col_sum_bank_16_fu_438),
    .col_sum_bank_16_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o),
    .col_sum_bank_16_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o_ap_vld),
    .col_sum_bank_17_i(col_sum_bank_17_fu_442),
    .col_sum_bank_17_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o),
    .col_sum_bank_17_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o_ap_vld),
    .col_sum_bank_18_i(col_sum_bank_18_fu_446),
    .col_sum_bank_18_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o),
    .col_sum_bank_18_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o_ap_vld),
    .col_sum_bank_19_i(col_sum_bank_19_fu_450),
    .col_sum_bank_19_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o),
    .col_sum_bank_19_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o_ap_vld),
    .col_sum_bank_20_i(col_sum_bank_20_fu_454),
    .col_sum_bank_20_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o),
    .col_sum_bank_20_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o_ap_vld),
    .col_sum_bank_21_i(col_sum_bank_21_fu_458),
    .col_sum_bank_21_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o),
    .col_sum_bank_21_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o_ap_vld),
    .col_sum_bank_22_i(col_sum_bank_22_fu_462),
    .col_sum_bank_22_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o),
    .col_sum_bank_22_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o_ap_vld),
    .col_sum_bank_23_i(col_sum_bank_23_fu_466),
    .col_sum_bank_23_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o),
    .col_sum_bank_23_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o_ap_vld),
    .col_sum_bank_8_i(col_sum_bank_8_fu_406),
    .col_sum_bank_8_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o),
    .col_sum_bank_8_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o_ap_vld),
    .col_sum_bank_9_i(col_sum_bank_9_fu_410),
    .col_sum_bank_9_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o),
    .col_sum_bank_9_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o_ap_vld),
    .col_sum_bank_10_i(col_sum_bank_10_fu_414),
    .col_sum_bank_10_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o),
    .col_sum_bank_10_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o_ap_vld),
    .col_sum_bank_11_i(col_sum_bank_11_fu_418),
    .col_sum_bank_11_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o),
    .col_sum_bank_11_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o_ap_vld),
    .col_sum_bank_12_i(col_sum_bank_12_fu_422),
    .col_sum_bank_12_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o),
    .col_sum_bank_12_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o_ap_vld),
    .col_sum_bank_13_i(col_sum_bank_13_fu_426),
    .col_sum_bank_13_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o),
    .col_sum_bank_13_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o_ap_vld),
    .col_sum_bank_14_i(col_sum_bank_14_fu_430),
    .col_sum_bank_14_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o),
    .col_sum_bank_14_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o_ap_vld),
    .col_sum_bank_15_i(col_sum_bank_15_fu_434),
    .col_sum_bank_15_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o),
    .col_sum_bank_15_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o_ap_vld),
    .col_sum_bank_i(col_sum_bank_fu_374),
    .col_sum_bank_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o),
    .col_sum_bank_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o_ap_vld),
    .zext_ln80(tmp_s_reg_3098),
    .A_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_address0),
    .A_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_ce0),
    .A_0_q0(A_0_q0),
    .A_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_address0),
    .A_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_ce0),
    .A_1_q0(A_1_q0),
    .A_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_address0),
    .A_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_ce0),
    .A_2_q0(A_2_q0),
    .A_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_address0),
    .A_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_ce0),
    .A_3_q0(A_3_q0),
    .A_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_address0),
    .A_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_ce0),
    .A_4_q0(A_4_q0),
    .A_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_address0),
    .A_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_ce0),
    .A_5_q0(A_5_q0),
    .A_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_address0),
    .A_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_ce0),
    .A_6_q0(A_6_q0),
    .A_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_address0),
    .A_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_ce0),
    .A_7_q0(A_7_q0),
    .col_sum_bank_7_i(col_sum_bank_7_fu_402),
    .col_sum_bank_7_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o),
    .col_sum_bank_7_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o_ap_vld),
    .col_sum_bank_6_i(col_sum_bank_6_fu_398),
    .col_sum_bank_6_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o),
    .col_sum_bank_6_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o_ap_vld),
    .col_sum_bank_5_i(col_sum_bank_5_fu_394),
    .col_sum_bank_5_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o),
    .col_sum_bank_5_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o_ap_vld),
    .col_sum_bank_4_i(col_sum_bank_4_fu_390),
    .col_sum_bank_4_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o),
    .col_sum_bank_4_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o_ap_vld),
    .col_sum_bank_3_i(col_sum_bank_3_fu_386),
    .col_sum_bank_3_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o),
    .col_sum_bank_3_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o_ap_vld),
    .col_sum_bank_2_i(col_sum_bank_2_fu_382),
    .col_sum_bank_2_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o),
    .col_sum_bank_2_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o_ap_vld),
    .col_sum_bank_1_i(col_sum_bank_1_fu_378),
    .col_sum_bank_1_o(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o),
    .col_sum_bank_1_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o_ap_vld),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10 grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_ready),
    .C_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_address0),
    .C_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_ce0),
    .C_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_we0),
    .C_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_d0),
    .C_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_address0),
    .C_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_ce0),
    .C_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_we0),
    .C_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_d0),
    .C_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_address0),
    .C_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_ce0),
    .C_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_we0),
    .C_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_d0),
    .C_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_address0),
    .C_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_ce0),
    .C_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_we0),
    .C_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_d0),
    .C_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_address0),
    .C_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_ce0),
    .C_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_we0),
    .C_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_d0),
    .C_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_address0),
    .C_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_ce0),
    .C_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_we0),
    .C_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_d0),
    .C_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_address0),
    .C_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_ce0),
    .C_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_we0),
    .C_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_d0),
    .C_0_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_address0),
    .C_0_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_ce0),
    .C_0_we0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_we0),
    .C_0_d0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_d0),
    .scale_bank_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_out),
    .scale_bank_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_1_out),
    .scale_bank_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_2_out),
    .scale_bank_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_3_out),
    .scale_bank_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_4_out),
    .scale_bank_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_5_out),
    .scale_bank_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_6_out),
    .scale_bank_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_7_out),
    .scale_bank_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_8_out),
    .scale_bank_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_9_out),
    .scale_bank_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_10_out),
    .scale_bank_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_11_out),
    .scale_bank_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_12_out),
    .scale_bank_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_13_out),
    .scale_bank_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_14_out),
    .scale_bank_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_15_out),
    .scale_bank_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_16_out),
    .scale_bank_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_17_out),
    .scale_bank_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_18_out),
    .scale_bank_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_19_out),
    .scale_bank_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_20_out),
    .scale_bank_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_21_out),
    .scale_bank_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_22_out),
    .scale_bank_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_23_out),
    .scale_bank_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_24_out),
    .scale_bank_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_25_out),
    .scale_bank_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_26_out),
    .scale_bank_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_27_out),
    .scale_bank_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_28_out),
    .scale_bank_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_29_out),
    .scale_bank_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_30_out),
    .scale_bank_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_31_out),
    .scale_bank_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_32_out),
    .scale_bank_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_33_out),
    .scale_bank_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_34_out),
    .scale_bank_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_35_out),
    .scale_bank_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_36_out),
    .scale_bank_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_37_out),
    .scale_bank_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_38_out),
    .scale_bank_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_39_out),
    .scale_bank_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_40_out),
    .scale_bank_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_41_out),
    .scale_bank_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_42_out),
    .scale_bank_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_43_out),
    .scale_bank_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_44_out),
    .scale_bank_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_45_out),
    .scale_bank_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_46_out),
    .scale_bank_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_47_out),
    .scale_bank_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_48_out),
    .scale_bank_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_49_out),
    .scale_bank_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_50_out),
    .scale_bank_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_51_out),
    .scale_bank_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_52_out),
    .scale_bank_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_53_out),
    .scale_bank_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_54_out),
    .scale_bank_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_55_out),
    .scale_bank_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_56_out),
    .scale_bank_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_57_out),
    .scale_bank_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_58_out),
    .scale_bank_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_59_out),
    .scale_bank_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_60_out),
    .scale_bank_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_61_out),
    .scale_bank_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_62_out),
    .scale_bank_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_scale_bank_63_out),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln62_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln62_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_10_fu_414 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_10_fu_414 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_11_fu_418 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_11_fu_418 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_12_fu_422 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_12_fu_422 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_13_fu_426 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_13_fu_426 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_14_fu_430 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_14_fu_430 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_15_fu_434 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_15_fu_434 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_16_fu_438 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_16_fu_438 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_17_fu_442 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_17_fu_442 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_18_fu_446 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_18_fu_446 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_19_fu_450 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_19_fu_450 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_1_fu_378 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_1_fu_378 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_20_fu_454 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_20_fu_454 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_21_fu_458 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_21_fu_458 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_22_fu_462 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_22_fu_462 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_23_fu_466 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_23_fu_466 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_24_fu_470 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_24_fu_470 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_25_fu_474 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_25_fu_474 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_26_fu_478 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_26_fu_478 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_27_fu_482 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_27_fu_482 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_28_fu_486 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_28_fu_486 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_29_fu_490 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_29_fu_490 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_2_fu_382 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_2_fu_382 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_30_fu_494 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_30_fu_494 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_31_fu_498 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_31_fu_498 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_31_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_32_fu_502 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_32_fu_502 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_32_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_33_fu_506 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_33_fu_506 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_33_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_34_fu_510 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_34_fu_510 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_34_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_35_fu_514 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_35_fu_514 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_35_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_36_fu_518 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_36_fu_518 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_36_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_37_fu_522 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_37_fu_522 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_37_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_38_fu_526 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_38_fu_526 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_38_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_39_fu_530 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_39_fu_530 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_39_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_3_fu_386 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_3_fu_386 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_40_fu_534 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_40_fu_534 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_40_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_41_fu_538 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_41_fu_538 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_41_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_42_fu_542 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_42_fu_542 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_42_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_43_fu_546 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_43_fu_546 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_43_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_44_fu_550 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_44_fu_550 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_44_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_45_fu_554 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_45_fu_554 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_45_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_46_fu_558 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_46_fu_558 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_46_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_47_fu_562 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_47_fu_562 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_47_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_48_fu_566 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_48_fu_566 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_48_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_49_fu_570 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_49_fu_570 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_49_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_4_fu_390 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_4_fu_390 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_50_fu_574 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_50_fu_574 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_50_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_51_fu_578 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_51_fu_578 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_51_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_52_fu_582 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_52_fu_582 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_52_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_53_fu_586 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_53_fu_586 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_53_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_54_fu_590 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_54_fu_590 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_54_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_55_fu_594 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_55_fu_594 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_55_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_56_fu_598 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_56_fu_598 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_56_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_57_fu_602 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_57_fu_602 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_57_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_58_fu_606 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_58_fu_606 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_58_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_59_fu_610 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_59_fu_610 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_59_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_5_fu_394 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_5_fu_394 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_60_fu_614 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_60_fu_614 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_60_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_61_fu_618 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_61_fu_618 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_61_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_62_fu_622 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_62_fu_622 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_62_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_63_fu_626 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_63_fu_626 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_63_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_6_fu_398 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_6_fu_398 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_7_fu_402 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_7_fu_402 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_8_fu_406 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_8_fu_406 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_9_fu_410 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_9_fu_410 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_9_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_bank_fu_374 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_bank_fu_374 <= grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_col_sum_bank_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_110 <= 9'd0;
    end else if (((icmp_ln62_fu_1314_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_fu_110 <= add_ln62_fu_1320_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_1_reg_3103 <= denom_1_fu_1659_p3;
        tmp_s_reg_3098[10 : 3] <= tmp_s_fu_1592_p3[10 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln62_reg_2772 <= trunc_ln62_fu_1326_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_address0;
    end else begin
        A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_0_ce0;
    end else begin
        A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_address0;
    end else begin
        A_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_1_ce0;
    end else begin
        A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_address0;
    end else begin
        A_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_2_ce0;
    end else begin
        A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_address0;
    end else begin
        A_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_3_ce0;
    end else begin
        A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_address0;
    end else begin
        A_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_4_ce0;
    end else begin
        A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_address0;
    end else begin
        A_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_5_ce0;
    end else begin
        A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_address0;
    end else begin
        A_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_6_ce0;
    end else begin
        A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_address0;
    end else begin
        A_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_A_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_A_7_ce0;
    end else begin
        A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln62_fu_1314_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign C_0_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_address0;

assign C_0_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_ce0;

assign C_0_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_d0;

assign C_0_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_0_we0;

assign C_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_address0;

assign C_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_ce0;

assign C_1_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_d0;

assign C_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_1_we0;

assign C_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_address0;

assign C_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_ce0;

assign C_2_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_d0;

assign C_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_2_we0;

assign C_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_address0;

assign C_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_ce0;

assign C_3_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_d0;

assign C_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_3_we0;

assign C_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_address0;

assign C_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_ce0;

assign C_4_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_d0;

assign C_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_4_we0;

assign C_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_address0;

assign C_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_ce0;

assign C_5_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_d0;

assign C_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_5_we0;

assign C_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_address0;

assign C_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_ce0;

assign C_6_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_d0;

assign C_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_6_we0;

assign C_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_address0;

assign C_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_ce0;

assign C_7_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_d0;

assign C_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_C_7_we0;

assign add_ln62_fu_1320_p2 = (i_fu_110 + 9'd1);

assign add_ln71_fu_1607_p2 = ($signed(sext_ln71_fu_1603_p1) + $signed(25'd65536));

assign and_ln71_fu_1639_p2 = (xor_ln71_fu_1633_p2 & tmp_123_fu_1625_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign denom_1_fu_1659_p3 = ((xor_ln71_1_fu_1645_p2[0:0] == 1'b1) ? select_ln71_fu_1651_p3 : denom_fu_1621_p1);

assign denom_fu_1621_p1 = add_ln71_fu_1607_p2[23:0];

assign grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_100_9_VITIS_LOOP_101_10_fu_886_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_74_5_fu_784_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_88_7_fu_652_ap_start_reg;

assign icmp_ln62_fu_1314_p2 = ((i_fu_110 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln71_fu_1651_p3 = ((and_ln71_fu_1639_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln71_fu_1603_p1 = $signed(grp_top_kernel_Pipeline_VITIS_LOOP_66_4_fu_630_p_out);

assign tmp_123_fu_1625_p3 = add_ln71_fu_1607_p2[32'd23];

assign tmp_fu_1613_p3 = add_ln71_fu_1607_p2[32'd24];

assign tmp_s_fu_1592_p3 = {{trunc_ln62_reg_2772}, {3'd0}};

assign trunc_ln62_fu_1326_p1 = i_fu_110[7:0];

assign xor_ln71_1_fu_1645_p2 = (tmp_fu_1613_p3 ^ tmp_123_fu_1625_p3);

assign xor_ln71_fu_1633_p2 = (tmp_fu_1613_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_s_reg_3098[2:0] <= 3'b000;
end

endmodule //top_kernel
