Efinity Synthesis report for project Lab5
Version: 2024.1.163
Generated at: Apr 05, 2025 23:11:06
Copyright (C) 2013 - 2024  All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : top_soc

### ### File List (begin) ### ### ###
C:\Efinity\Embedded\Lab7\top.v
C:\Efinity\Embedded\Lab7\axi4_lite.v
C:\Efinity\Embedded\Lab7\debug_top.v
C:/Efinity/Embedded/Lab7\ip/soc\soc.v
### ### File List (end) ### ### ###

"MEM|SYN-0677" : ... Memory 'ram' is not initialized, assuming empty initial contents. (C:\Efinity\Embedded\Lab7\debug_top.v:2039)
"MEM|SYN-0677" : ... Memory 'RegFilePlugin_regFile' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:7626)
"MEM|SYN-0677" : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348)
"MEM|SYN-0677" : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12062)
"MEM|SYN-0677" : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:11257)
"MEM|SYN-0677" : ... Memory 'logic_ram' is not initialized, assuming empty initial contents. (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:11098)
"MEM|SYN-0657" : Mapping into logic memory block 'u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo/logic_ram' (16 bits) (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348) because size is too small (<=64)
"MEM|SYN-0657" : Mapping into logic memory block 'u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo/logic_ram' (16 bits) (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:12348) because size is too small (<=64)

### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 238
Total number of FFs with enable signals: 2957
CE signal <i63/n12>, number of controlling flip flops: 1
CE signal <ceg_net2>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n1297>, number of controlling flip flops: 21
CE signal <edb_top_inst/la0/n1381>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n1898>, number of controlling flip flops: 22
CE signal <edb_top_inst/la0/addr_ct_en>, number of controlling flip flops: 25
CE signal <edb_top_inst/la0/op_reg_en>, number of controlling flip flops: 4
CE signal <ceg_net5>, number of controlling flip flops: 6
CE signal <edb_top_inst/la0/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net8>, number of controlling flip flops: 64
CE signal <edb_top_inst/la0/n2779>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n2794>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n2992>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3644>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n3659>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n3857>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n4509>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n4524>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n4722>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n5374>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n5389>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n5587>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n6239>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n6254>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n6452>, number of controlling flip flops: 4
CE signal <edb_top_inst/la0/n7076>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n7909>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n8742>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n9575>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/n10408>, number of controlling flip flops: 3
CE signal <edb_top_inst/la0/regsel_ld_en>, number of controlling flip flops: 13
CE signal <ceg_net11>, number of controlling flip flops: 32
CE signal <edb_top_inst/la0/la_biu_inst/n364>, number of controlling flip flops: 11
CE signal <edb_top_inst/la0/la_biu_inst/n1272>, number of controlling flip flops: 27
CE signal <ceg_net18>, number of controlling flip flops: 1
CE signal <ceg_net153>, number of controlling flip flops: 1
CE signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/is_last_data>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/n2009>, number of controlling flip flops: 10
CE signal <edb_top_inst/la0/la_biu_inst/fifo_push>, number of controlling flip flops: 10
CE signal <~ceg_net156>, number of controlling flip flops: 22
CE signal <edb_top_inst/vio0/vio_core_inst/n251>, number of controlling flip flops: 3
CE signal <ceg_net26>, number of controlling flip flops: 6
CE signal <edb_top_inst/vio0/vio_core_inst/word_ct_en>, number of controlling flip flops: 16
CE signal <ceg_net29>, number of controlling flip flops: 16
CE signal <edb_top_inst/vio0/vio_core_inst/n898>, number of controlling flip flops: 9
CE signal <edb_top_inst/vio0/vio_core_inst/addr_ct_en>, number of controlling flip flops: 1
CE signal <edb_top_inst/vio0/vio_core_inst/commit_sync2>, number of controlling flip flops: 9
CE signal <edb_top_inst/vio0/vio_core_inst/regsel_ld_en>, number of controlling flip flops: 4
CE signal <edb_top_inst/vio0/vio_core_inst/op_reg_en>, number of controlling flip flops: 2
CE signal <ceg_net32>, number of controlling flip flops: 32
CE signal <edb_top_inst/debug_hub_inst/n266>, number of controlling flip flops: 4
CE signal <edb_top_inst/debug_hub_inst/n95>, number of controlling flip flops: 82
CE signal <led_buton_axi4/n1664>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n53>, number of controlling flip flops: 2
CE signal <led_buton_axi4/n1674>, number of controlling flip flops: 8
CE signal <ceg_net157>, number of controlling flip flops: 1
CE signal <led_buton_axi4/n1670>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1685>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1766>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1821>, number of controlling flip flops: 8
CE signal <ceg_net158>, number of controlling flip flops: 1
CE signal <ceg_net159>, number of controlling flip flops: 1
CE signal <led_buton_axi4/slv_reg_rden>, number of controlling flip flops: 32
CE signal <led_buton_axi4/n1778>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1786>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1808>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1824>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1831>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n1841>, number of controlling flip flops: 8
CE signal <led_buton_axi4/n757>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/when_ClockDomainGenerator_l222_1>, number of controlling flip flops: 6
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_dBus_cmd_rValid>, number of controlling flip flops: 70
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_dBus_cmd_s2mPipe_ready>, number of controlling flip flops: 71
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rValid>, number of controlling flip flops: 31
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_ready>, number of controlling flip flops: 32
CE signal <axi_rready>, number of controlling flip flops: 34
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 41
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready>, number of controlling flip flops: 42
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_cmd_rValid>, number of controlling flip flops: 60
CE signal <u_soc/u_EfxSapphireSoc/_zz_system_bmbPeripheral_bmb_rsp_valid_1>, number of controlling flip flops: 35
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 28
CE signal <u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1>, number of controlling flip flops: 30
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid>, number of controlling flip flops: 26
CE signal <u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bus_rsp_ready_1>, number of controlling flip flops: 9
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu_dBus_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/n8574>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu_iBus_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_decoder_io_outputs_2_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_decoder_io_outputs_1_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_input_rsp_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_2_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_interrupt_plic_gateway_waitCompletion>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder_io_outputs_3_cmd_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/n8575>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/n8576>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/n8577>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/n8578>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/when_ClockDomainGenerator_l222>, number of controlling flip flops: 12
CE signal <u_soc/u_EfxSapphireSoc/n8416>, number of controlling flip flops: 4
CE signal <ceg_net161>, number of controlling flip flops: 1
CE signal <ceg_net163>, number of controlling flip flops: 2
CE signal <ceg_net165>, number of controlling flip flops: 1
CE signal <ceg_net178>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21840>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21823>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21825>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_pipelineLiberator_active>, number of controlling flip flops: 1
CE signal <ceg_net243>, number of controlling flip flops: 3
CE signal <ceg_net182>, number of controlling flip flops: 1
CE signal <ceg_net184>, number of controlling flip flops: 1
CE signal <ceg_net81>, number of controlling flip flops: 32
CE signal <~ceg_net186>, number of controlling flip flops: 34
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n29159>, number of controlling flip flops: 5
CE signal <ceg_net88>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_hadException>, number of controlling flip flops: 32
CE signal <ceg_net91>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/equal_1233/n11>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21814>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21870>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_haltItself>, number of controlling flip flops: 313
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_arbitration_isStuck>, number of controlling flip flops: 226
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21872>, number of controlling flip flops: 30
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21874>, number of controlling flip flops: 32
CE signal <ceg_net94>, number of controlling flip flops: 32
CE signal <ceg_net189>, number of controlling flip flops: 1
CE signal <ceg_net191>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21883>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_DebugPlugin_l238>, number of controlling flip flops: 1
CE signal <ceg_net193>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/bmbDecoder_4_io_outputs_0_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net196>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_Fetcher_l160>, number of controlling flip flops: 30
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/when_Stream_l1231>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/n435>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_rspJoin_rspBuffer_c/n436>, number of controlling flip flops: 32
CE signal <ceg_net176>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_iBusRsp_stages_2_output_ready>, number of controlling flip flops: 30
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_arbitration_isStuck>, number of controlling flip flops: 30
CE signal <~ceg_net84>, number of controlling flip flops: 1
CE signal <ceg_net200>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>, number of controlling flip flops: 30
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/jtag_writeArea_valid>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/flowCCByToggle_1/outputArea_flow_valid>, number of controlling flip flops: 2
CE signal <ceg_net130>, number of controlling flip flops: 33
CE signal <ceg_net204>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge/n391>, number of controlling flip flops: 2
CE signal <ceg_net206>, number of controlling flip flops: 1
CE signal <ceg_net123>, number of controlling flip flops: 34
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_jtagBridge_io_remote_cmd_valid>, number of controlling flip flops: 1
CE signal <ceg_net209>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n551>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n555>, number of controlling flip flops: 8
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n552>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n557>, number of controlling flip flops: 65
CE signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_arbiter_io_output_cmd_valid>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/cmdFork_fire>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/dataFork_fire>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/io_input_cmd_fire>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/writeCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo_io_pop_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l83>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/when_BmbToAxi4Bridge_l41_1>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/system_axiA_logic_bmbToAxiBridge_writeCmdInfo_fifo_io_pop_rValid>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/system_axiA_logic_bmbToAxiBridge_readCmdInfo_fifo_io_pop_rValid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/rspSelLock>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/readCmdInfo_fifo/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <ceg_net211>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter/io_output_fire>, number of controlling flip flops: 2
CE signal <ceg_net213>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/bmbDecoder_4/when_BmbDecoder_l56>, number of controlling flip flops: 1
CE signal <ceg_net215>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/io_input_cmd_rValid>, number of controlling flip flops: 57
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_cmd_halfPipe_fire>, number of controlling flip flops: 6
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/when_BmbDecoder_l56>, number of controlling flip flops: 5
CE signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/logic_input_fire>, number of controlling flip flops: 2
CE signal <i63/n11>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_clint_logic/n1125>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_clint_logic_io_bus_cmd_ready>, number of controlling flip flops: 35
CE signal <u_soc/u_EfxSapphireSoc/system_clint_logic/n1126>, number of controlling flip flops: 32
CE signal <u_soc/u_EfxSapphireSoc/system_clint_logic/n1127>, number of controlling flip flops: 32
CE signal <~u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/tx/clockDivider_counter_willOverflow>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n734>, number of controlling flip flops: 20
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n895>, number of controlling flip flops: 6
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n732>, number of controlling flip flops: 2
CE signal <ceg_net217>, number of controlling flip flops: 1
CE signal <ceg_net219>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/when_UartCtrl_l155>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n729>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_cmd_ready>, number of controlling flip flops: 31
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/when_UartCtrlRx_l69>, number of controlling flip flops: 7
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/clockDivider_tickReg>, number of controlling flip flops: 4
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/sampler_tick>, number of controlling flip flops: 3
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n841>, number of controlling flip flops: 1
CE signal <ceg_net147>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n768>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n767>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n766>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n765>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n764>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n763>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n846>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/bridge_write_streamUnbuffered_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/system_uart_0_io_logic_uartCtrl_1_io_read_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_valid>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/when_SpiXdrMasterCtrl_l781>, number of controlling flip flops: 12
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n792>, number of controlling flip flops: 2
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n793>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_cmd_ready>, number of controlling flip flops: 24
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_mapping_cmdLogic_streamUnbuffered_queueWithAvailability_io_pop_rValid>, number of controlling flip flops: 11
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n795>, number of controlling flip flops: 4
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n921>, number of controlling flip flops: 12
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n922>, number of controlling flip flops: 12
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n923>, number of controlling flip flops: 12
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/n924>, number of controlling flip flops: 12
CE signal <ceg_net239>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n468>, number of controlling flip flops: 3
CE signal <ceg_net225>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/mapping_cmdLogic_streamUnbuffered_queueWithAvailability/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy/when_Stream_l1123>, number of controlling flip flops: 1
CE signal <i63/n8>, number of controlling flip flops: 1
CE signal <i63/n13>, number of controlling flip flops: 1
CE signal <i63/n10>, number of controlling flip flops: 1
CE signal <i63/n9>, number of controlling flip flops: 1
CE signal <i63/n14>, number of controlling flip flops: 1
CE signal <i63/n7>, number of controlling flip flops: 1
CE signal <i64/n14>, number of controlling flip flops: 2
CE signal <i64/n13>, number of controlling flip flops: 2
CE signal <i64/n12>, number of controlling flip flops: 2
CE signal <i64/n11>, number of controlling flip flops: 2
CE signal <i64/n10>, number of controlling flip flops: 2
CE signal <i64/n9>, number of controlling flip flops: 2
CE signal <i64/n8>, number of controlling flip flops: 2
CE signal <i64/n7>, number of controlling flip flops: 2
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 57
Total number of FFs with set/reset signals: 1262
SR signal <io_systemReset>, number of controlling flip flops: 141
SR signal <jtag_inst2_RESET>, number of controlling flip flops: 530
SR signal <edb_top_inst/la0/la_soft_reset_in>, number of controlling flip flops: 2
SR signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge_io_output_arw_payload_write>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_resetn>, number of controlling flip flops: 38
SR signal <edb_top_inst/la0/la_biu_inst/n2002>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/n15269>, number of controlling flip flops: 1
SR signal <edb_top_inst/la0/la_biu_inst/fifo_rstn>, number of controlling flip flops: 21
SR signal <edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/n736>, number of controlling flip flops: 31
SR signal <edb_top_inst/vio0/vio_core_inst/internal_reg_r0[1]>, number of controlling flip flops: 18
SR signal <io_asyncResetn>, number of controlling flip flops: 2
SR signal <u_soc/u_EfxSapphireSoc/debugCd_logic_outputReset>, number of controlling flip flops: 21
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_debugReset>, number of controlling flip flops: 2
SR signal <u_soc/u_EfxSapphireSoc/systemCd_logic_inputResetTrigger>, number of controlling flip flops: 6
SR signal <~u_soc/u_EfxSapphireSoc/_zz_system_cores_0_externalInterrupt_plic_target_bestRequest_id_4>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8420>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/systemCd_logic_outputReset>, number of controlling flip flops: 328
SR signal <u_soc/u_EfxSapphireSoc/n8423>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8424>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8428>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8429>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8430>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8431>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8432>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8433>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8434>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8435>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/n8436>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/bufferCC_6_io_dataOut>, number of controlling flip flops: 12
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21845>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21859>, number of controlling flip flops: 6
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21852>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21855>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21856>, number of controlling flip flops: 3
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n31569>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/BranchPlugin_branchExceptionPort_valid>, number of controlling flip flops: 3
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/when_MulPlugin_l70>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_arbitration_haltItself>, number of controlling flip flops: 33
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n21892>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/n29170>, number of controlling flip flops: 1
SR signal <ceg_net130>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_hardJtag_debug_logic_debugger/n553>, number of controlling flip flops: 2
SR signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter/n123>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n780>, number of controlling flip flops: 2
SR signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n782>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n783>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_axiA_logic_bmbToAxiBridge/n784>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_bridge_bmb_arbiter/memory_arbiter_io_chosenOH[0]>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_bmbPeripheral_bmb_decoder/n877>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n744>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/n745>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/n482>, number of controlling flip flops: 7
SR signal <u_soc/u_EfxSapphireSoc/system_uart_0_io_logic/uartCtrl_1/rx/select_110/Select_0/n5>, number of controlling flip flops: 3
SR signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n477>, number of controlling flip flops: 5
SR signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n484>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/n483>, number of controlling flip flops: 1
SR signal <u_soc/u_EfxSapphireSoc/system_spi_0_io_logic/ctrl/timer_reset>, number of controlling flip flops: 12
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2161/i2
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2129/i13
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10586)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/i1782
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (2834)" representative instance : u_soc/u_EfxSapphireSoc/i849
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2160
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2161
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i1
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10586)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_1785/i1
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10586)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_1785/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2109/i1
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2109/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/i2146
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2129/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (2834)" removed instance : u_soc/u_EfxSapphireSoc/i856
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (2834)" representative instance : u_soc/u_EfxSapphireSoc/i851
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i6
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i6
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/i6
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/i5
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/i6
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i6
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" removed instance : edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/i25
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i5
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i5
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" removed instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i5
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (6017)" removed instance : edb_top_inst/la0/dff_700/i21
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[5].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (6017)" removed instance : edb_top_inst/la0/dff_700/i22
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[6].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (6017)" removed instance : edb_top_inst/la0/dff_700/i23
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[7].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (6017)" removed instance : edb_top_inst/la0/dff_700/i24
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7111)" representative instance : edb_top_inst/la0/GEN_PROBE[8].genblk7.genblk3.trigger_cu/i5
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:\Efinity\Embedded\Lab7\debug_top.v (6017)" removed instance : edb_top_inst/la0/dff_700/i25
@ "C:\Efinity\Embedded\Lab7\debug_top.v (7172)" representative instance : edb_top_inst/la0/GEN_PROBE[9].genblk7.genblk3.trigger_cu/i25
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" removed instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2109/i2
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (10919)" representative instance : u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/dff_2110/i2
FF|OPT : Flip-flop optimization by equivalence checking
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (2834)" removed instance : u_soc/u_EfxSapphireSoc/i863
@ "C:/Efinity/Embedded/Lab7\ip/soc\soc.v (2834)" representative instance : u_soc/u_EfxSapphireSoc/i858
FF Output: edb_top_inst/la0/data_from_biu[26](=0)
FF Output: edb_top_inst/la0/data_from_biu[27](=0)
FF Output: edb_top_inst/la0/data_from_biu[28](=0)
FF Output: edb_top_inst/la0/data_from_biu[29](=0)
FF Output: edb_top_inst/la0/data_from_biu[30](=0)
FF Output: edb_top_inst/la0/data_from_biu[31](=0)
FF Output: edb_top_inst/la0/data_from_biu[32](=0)
FF Output: edb_top_inst/la0/data_from_biu[33](=0)
FF Output: edb_top_inst/la0/data_from_biu[34](=0)
FF Output: edb_top_inst/la0/data_from_biu[35](=0)
FF Output: edb_top_inst/la0/data_from_biu[36](=0)
FF Output: edb_top_inst/la0/data_from_biu[37](=0)
FF Output: edb_top_inst/la0/data_from_biu[38](=0)
FF Output: edb_top_inst/la0/data_from_biu[39](=0)
FF Output: edb_top_inst/la0/data_from_biu[40](=0)
FF Output: edb_top_inst/la0/data_from_biu[41](=0)
FF Output: edb_top_inst/la0/data_from_biu[42](=0)
FF Output: edb_top_inst/la0/data_from_biu[43](=0)
FF Output: edb_top_inst/la0/data_from_biu[44](=0)
FF Output: edb_top_inst/la0/data_from_biu[45](=0)
FF Output: edb_top_inst/la0/data_from_biu[46](=0)
FF Output: edb_top_inst/la0/data_from_biu[47](=0)
FF Output: edb_top_inst/la0/data_from_biu[48](=0)
FF Output: edb_top_inst/la0/data_from_biu[49](=0)
FF Output: edb_top_inst/la0/data_from_biu[50](=0)
FF Output: edb_top_inst/la0/data_from_biu[51](=0)
FF Output: edb_top_inst/la0/data_from_biu[52](=0)
FF Output: edb_top_inst/la0/data_from_biu[53](=0)
FF Output: edb_top_inst/la0/data_from_biu[54](=0)
FF Output: edb_top_inst/la0/data_from_biu[55](=0)
FF Output: edb_top_inst/la0/data_from_biu[56](=0)
FF Output: edb_top_inst/la0/data_from_biu[57](=0)
FF Output: edb_top_inst/la0/data_from_biu[58](=0)
FF Output: edb_top_inst/la0/data_from_biu[59](=0)
FF Output: edb_top_inst/la0/data_from_biu[60](=0)
FF Output: edb_top_inst/la0/data_from_biu[61](=0)
FF Output: edb_top_inst/la0/data_from_biu[62](=0)
FF Output: edb_top_inst/la0/data_from_biu[63](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[0](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[1](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[2](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[3](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[4](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[5](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[6](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[7](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[8](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[9](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[10](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[11](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[12](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[13](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[14](=0)
FF Output: edb_top_inst/vio0/vio_core_inst/data_from_biu[15](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_fetchPc_pcReg[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_address[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_opcode[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_axiA_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last_1(=0)
FF Output: u_soc/u_EfxSapphireSoc/system_axiA_interrupt_plic_gateway_ip(=0)
FF Output: u_soc/u_EfxSapphireSoc/system_axiA_interrupt_plic_gateway_waitCompletion(=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_BRANCH_CALC[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/IBusSimplePlugin_fetchPc_pcReg[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_iBusRsp_stages_1_output_m2sPipe_payload[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/_zz_IBusSimplePlugin_injector_decodeInput_payload_pc[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_exceptionPortCtrl_exceptionContext_code[2](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/decode_to_execute_PC[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/execute_to_memory_PC[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/memory_to_writeBack_PC[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[10](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[11](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[12](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[13](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_uart_0_io_logic_io_bus_rsp_payload_fragment_data[14](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[10](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[11](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[12](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[13](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[14](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[15](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[25](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[26](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[27](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[28](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[29](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_spi_0_io_logic_io_ctrl_rsp_payload_fragment_data[30](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[8](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[7](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[3](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[2](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[6](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[5](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[4](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[9](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_valid(=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[10](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[11](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[12](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[13](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[14](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[15](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[16](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[17](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[18](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[19](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[20](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[21](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[22](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[23](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[24](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[25](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[26](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[27](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[28](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[29](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[30](=0)
FF Output: u_soc/u_EfxSapphireSoc/io_apbSlave_0_logic_io_input_rsp_payload_fragment_data[31](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_rData_fragment_address[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[10](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[11](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[12](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[13](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_uart_0_io_ctrl_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[14](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[5](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[6](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[7](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[8](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[9](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[10](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[11](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[12](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[13](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[14](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[15](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[17](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[18](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[19](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[20](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[21](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[22](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[23](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[24](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[25](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[26](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[27](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[28](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[29](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_address[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_opcode[0](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_iBus_cmd_s2mPipe_rData_fragment_address[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_externalInterrupt_plic_target_bestRequest_id[1](=0)
FF Output: u_soc/u_EfxSapphireSoc/system_cores_0_externalInterrupt_plic_target_bestRequest_id[3](=0)
FF Output: u_soc/u_EfxSapphireSoc/_zz_system_plic_logic_bmb_rsp_payload_fragment_data[3](=0)
FF instance: edb_top_inst/la0/address_counter[25]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[26]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[27]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[28]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[29]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[30]~FF(unreachable)
FF instance: edb_top_inst/la0/address_counter[31]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[0]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_rd_pointer[10]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/segment_wr_pointer[10]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[1]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[2]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[3]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[4]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[5]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[6]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[7]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[8]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[9]~FF(unreachable)
FF instance: edb_top_inst/la0/la_biu_inst/fifo_with_read_inst/next_segment_wr_pointer[10]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[11]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[31]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[30]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[0]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[29]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[28]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[27]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[10]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[9]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[26]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[25]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[24]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[8]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[7]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[6]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[5]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[4]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[3]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[2]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[23]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[22]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[21]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[20]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[19]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[18]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[17]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[16]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[15]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[14]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[13]~FF(unreachable)
FF instance: edb_top_inst/vio0/vio_core_inst/address_counter[12]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[0]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[1]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[2]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[3]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[4]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[5]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[6]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[7]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[8]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[9]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[10]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[11]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[12]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[13]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[14]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[15]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[16]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[17]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[18]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[19]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[20]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[21]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[22]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[23]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[24]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[25]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[26]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[27]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[28]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[29]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[30]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[31]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[32]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[33]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[34]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[35]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[36]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[37]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[38]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[39]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[40]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[41]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[42]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[43]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[44]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[45]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[46]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[47]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[48]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[49]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[50]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[51]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[52]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[53]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[54]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[55]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[56]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[57]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[58]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[59]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[60]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[61]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[62]~FF(unreachable)
FF instance: u_soc/u_EfxSapphireSoc/system_cores_0_logic_cpu/CsrPlugin_minstret[63]~FF(unreachable)
FF instance: u_soc/io_apbSlave_0_PENABLE~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                                               FFs        ADDs        LUTs      RAMs DSP/MULTs
------------------------------------------------------------         ---        ----        ----      ---- ---------
top_soc:top_soc                                                  3754(4)      679(0)     4340(4)     22(0)      4(0)
 +edb_top_inst:edb_top                                            869(0)       95(0)     1036(0)      6(0)      0(0)
  +la0:edb_la_top_renamed_due_excessive_length_1                679(407)      89(39)    802(470)      6(0)      0(0)
   +axi_crc_i:edb_adbg_crc32                                      32(32)        0(0)      58(58)      0(0)      0(0)
   +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(...      11(11)        0(0)      16(16)      0(0)      0(0)
   +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(...      11(11)        0(0)      16(16)      0(0)      0(0)
   +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(...      11(11)        0(0)      15(15)      0(0)      0(0)
   +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(...      11(11)        0(0)      15(15)      0(0)      0(0)
   +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(...      11(11)        0(0)      17(17)      0(0)      0(0)
   +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(...        8(8)        0(0)        8(8)      0(0)      0(0)
   +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(...        7(7)        0(0)      10(10)      0(0)      0(0)
   +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(...        7(7)        0(0)      13(13)      0(0)      0(0)
   +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(...        1(1)        0(0)        2(2)      0(0)      0(0)
   +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(...        7(7)        0(0)        9(9)      0(0)      0(0)
   +trigger_tu:trigger_unit(WIDTH=32'b01010,PIPE=1)                 1(1)        0(0)        2(2)      0(0)      0(0)
   +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b011001)                 154(55)       50(0)     151(77)      6(0)      0(0)
    +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01...      99(79)      50(50)      74(37)      6(0)      0(0)
     +transcode_write_addr:fifo_address_trancode_unit             10(10)        0(0)      15(15)      0(0)      0(0)
     +transcode_read_addr:fifo_address_trancode_unit              10(10)        0(0)      22(22)      0(0)      0(0)
     +simple_dual_port_ram_inst:edb_simple_dual_port_ram(...        0(0)        0(0)        0(0)      6(6)      0(0)
  +vio0:edb_vio_top_renamed_due_excessive_length_2                104(0)        6(0)      203(0)      0(0)      0(0)
   +vio_core_inst:vio_core(INT_WIDTH=0,OUT_WIDTH=9,PROBE_...     104(72)        6(6)    203(149)      0(0)      0(0)
    +axi_crc_i:edb_adbg_crc32                                     32(32)        0(0)      54(54)      0(0)      0(0)
  +debug_hub_inst:debug_hub                                       86(86)        0(0)      31(31)      0(0)      0(0)
 +led_buton_axi4:axi4_lite                                      137(137)        0(0)      81(81)      0(0)      0(0)
 +u_soc:soc                                                      2744(0)      584(0)     3219(0)     16(0)      4(0)
  +u_EfxSapphireSoc:EfxSapphireSoc_c738d0e3dbf04358be6fed...   2744(601)     584(16)   3219(379)     16(0)      4(0)
   +bufferCC_6:BufferCC_c738d0e3dbf04358be6fed819c809706            2(2)        0(0)        0(0)      0(0)      0(0)
   +bufferCC_7:BufferCC_1_c738d0e3dbf04358be6fed819c809706          2(2)        0(0)        0(0)      0(0)      0(0)
   +system_cores_0_logic_cpu:VexRiscv_c738d0e3dbf04358be6...  1311(1244)    335(335)  1895(1851)      4(4)      4(4)
    +IBusSimplePlugin_rspJoin_rspBuffer_c:StreamFifoLowLa...      67(67)        0(0)      44(44)      0(0)      0(0)
   +system_hardJtag_debug_logic_jtagBridge:JtagBridgeNoTa...      83(74)        0(0)      47(45)      0(0)      0(0)
    +flowCCByToggle_1:FlowCCByToggle_c738d0e3dbf04358be6f...        9(7)        0(0)        2(2)      0(0)      0(0)
     +inputArea_target_buffercc:BufferCC_4_c738d0e3dbf043...        2(2)        0(0)        0(0)      0(0)      0(0)
   +system_hardJtag_debug_logic_debugger:SystemDebugger_c...      78(78)        0(0)      23(23)      0(0)      0(0)
   +bufferCC_8:BufferCC_3_c738d0e3dbf04358be6fed819c809706          2(2)        0(0)        0(0)      0(0)      0(0)
   +system_bridge_bmb_arbiter:BmbArbiter_c738d0e3dbf04358...        3(0)        0(0)       75(0)      0(0)      0(0)
    +memory_arbiter:StreamArbiter_c738d0e3dbf04358be6fed8...        3(3)        0(0)      75(75)      0(0)      0(0)
   +system_axiA_logic_bmbToAxiBridge:BmbToAxi4SharedBridg...      61(18)        0(0)     108(55)      0(0)      0(0)
    +writeCmdInfo_fifo:StreamFifo_4_c738d0e3dbf04358be6fe...      26(26)        0(0)      29(29)      0(0)      0(0)
    +readCmdInfo_fifo:StreamFifo_4_c738d0e3dbf04358be6fed...      17(17)        0(0)      24(24)      0(0)      0(0)
   +system_bridge_bmb_decoder:BmbDecoder_1_c738d0e3dbf043...      13(13)      15(15)      65(65)      0(0)      0(0)
   +bmbDecoder_4:BmbDecoder_2_c738d0e3dbf04358be6fed819c8...        9(9)      15(15)      14(14)      0(0)      0(0)
   +system_ramA_logic:BmbOnChipRam_c738d0e3dbf04358be6fed...        3(3)        0(0)        2(2)      8(8)      0(0)
   +system_bmbPeripheral_bmb_decoder:BmbDecoder_3_c738d0e...      76(76)        0(0)    104(104)      0(0)      0(0)
   +system_clint_logic:BmbClint_c738d0e3dbf04358be6fed819...    165(165)      63(63)    141(141)      0(0)      0(0)
   +system_uart_0_io_logic:BmbUartCtrl_c738d0e3dbf04358be...     162(64)       79(8)     182(44)      2(0)      0(0)
    +uartCtrl_1:UartCtrl_c738d0e3dbf04358be6fed819c809706         66(21)      27(21)     111(31)      0(0)      0(0)
     +tx:UartCtrlTx_c738d0e3dbf04358be6fed819c809706              11(11)        0(0)      30(30)      0(0)      0(0)
     +rx:UartCtrlRx_c738d0e3dbf04358be6fed819c809706              34(32)        6(6)      50(50)      0(0)      0(0)
      +io_rxd_buffercc:BufferCC_5_c738d0e3dbf04358be6fed8...        2(2)        0(0)        0(0)      0(0)      0(0)
    +bridge_write_streamUnbuffered_queueWithOccupancy:Str...      16(16)      22(22)      12(12)      1(1)      0(0)
    +system_uart_0_io_logic_uartCtrl_1_io_read_queueWithO...      16(16)      22(22)      15(15)      1(1)      0(0)
   +system_spi_0_io_logic:BmbSpiXdrMasterCtrl_c738d0e3dbf...    171(103)       61(0)     183(75)      2(0)      0(0)
    +ctrl:TopLevel_c738d0e3dbf04358be6fed819c809706               32(32)      11(11)      77(77)      0(0)      0(0)
    +mapping_cmdLogic_streamUnbuffered_queueWithAvailabil...      18(18)      25(25)      15(15)      1(1)      0(0)
    +system_spi_0_io_logic_ctrl_io_rsp_queueWithOccupancy...      18(18)      25(25)      16(16)      1(1)      0(0)
   +io_apbSlave_0_logic:BmbToApb3Bridge_c738d0e3dbf04358b...        2(2)        0(0)        1(1)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

          Clock     Flip-Flops   Memory Ports    Multipliers
          -----     ----------   ------------    -----------
   io_systemClk           3172             44              4
 jtag_inst2_TCK            539              0              0
 jtag_inst1_TCK             43              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### Memory Mapping Report (begin) ### ### ###

1. u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3 (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:4884):
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$2
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol3__D$1

2. u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1 (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:4882):
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$2
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol1__D$1

3. u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2 (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:4883):
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$2
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol2__D$1

4. u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0 (C:/Efinity/Embedded/Lab7\ip/soc\soc.v:4881):
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$1
	EFX_RAM_5K: u_soc/u_EfxSapphireSoc/system_ramA_logic/ram_symbol0__D$2

### ### Memory Mapping Report (end) ### ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T20Q144
project : Lab5
project-xml : C:/Efinity/Embedded/Lab7/Lab5.xml
root : top_soc
I,include : C:/Efinity/Embedded/Lab7
I,include : C:/Efinity/Embedded/Lab7/ip/soc
I,include : ip/soc
output-dir : C:/Efinity/Embedded/Lab7/outflow
work-dir : C:/Efinity/Embedded/Lab7/work_syn
write-efx-verilog : C:/Efinity/Embedded/Lab7/outflow/Lab5.map.v
binary-db : C:/Efinity/Embedded/Lab7/outflow/Lab5.vdb
insert-ios : 0
max-carry-cascade : 240
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	21
OUTPUT PORTS    : 	27

EFX_ADD         : 	679
EFX_LUT4        : 	4340
   1-2  Inputs  : 	778
   3    Inputs  : 	1709
   4    Inputs  : 	1853
EFX_MULT        : 	4
EFX_FF          : 	3754
EFX_RAM_5K      : 	22
EFX_GBUFCE      : 	3
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 58s
Elapsed synthesis time : 60s
