Total Cycles:                              116098 (0.232196 msec)
Execution Cycles:                          103712 ( 89.33%)
Stall Cycles:                               12386 ( 10.67%)
Nops:                                           7 (  0.01%)
Executed operations:                       110913

Executed branches:                           3951 (  3.56% ops)( 3.81% insts)
Not taken branches:                          1249 (  1.13% ops)( 1.20% insts)(31.61% br)
Taken branches:                              2702 (  2.44% ops)( 2.61% insts)(68.39% br)
  Taken uncond branches:                      996 (  0.90% ops)( 0.96% insts)(25.21% br)
  Taken cond branches:                       1706 (  1.54% ops)( 1.64% insts)(43.18% br)
Size of Loaded Code:                         7552 Bytes

Instruction Memory Operations:
  Accesses:                                107743
    Hits (Hit Rate):                       107663 ( 99.93%)
    Misses (Miss Rate):                        80 (  0.07%)
Instruction Memory Stall Cycles
  Total (in cycles):                         3600 (100.00%)
    Due to Misses:                           3600 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                 47497 (100.00%)
    Hits (Hit Rate):                        47328 ( 99.64%)
    Misses (Miss Rate):                       169 (  0.36%)
Data Memory Stall Cycles
  Total (in cycles):                         6084 (100.00%)
    Due to Misses:                           6084 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:           8.34%


Avg. IPC (no stalls):   1.07
Avg. IPC (with stalls): 0.96

  cycle counter =       103712
  total ops     =       110913
   width[ 0] =        16381
   width[ 1] =        66367
   width[ 2] =        18326
   width[ 3] =         2630
   width[ 4] =            1

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         267     0.23           22     0.02          108     0.10          135     0.13 exit
      115831          5976          3465  (others not profiled)

Simulation time  =     0.0128 s
Simulation speed =     8.6637 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


