#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Oct 29 15:05:14 2016
# Process ID: 7048
# Log file: D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/planAhead_run_3/planAhead.log
# Journal file: D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/pa.fromNetlist.tcl
# create_project -name CPU_RAM_Experiment -dir "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/planAhead_run_3" -part xc3s1200efg320-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Main.ucf" [current_fileset -constrset]
Adding file 'D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.ucf' to fileset 'constrs_1'
# add_files [list {Main.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s1200efg320-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 86184 kilobytes

Parsing EDIF File [./planAhead_run_3/CPU_RAM_Experiment.data/cache/Main_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/CPU_RAM_Experiment.data/cache/Main_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockRegion.xml
Loading clock buffers from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/ClockBuffers.xml
Loading package from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/Package.xml
Loading io standards from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s1200e/fg320/SSORules.xml
Loading list of drcs for the architecture : D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library D:/Program/ISE/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.ucf]
Finished Parsing UCF File [D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment/Main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 878e3d04
link_design: Time (s): elapsed = 00:00:12 . Memory (MB): peak = 597.219 ; gain = 100.234
set_property package_pin "" [get_ports [list  {DYP0[6]}]]
startgroup
set_property package_pin C7 [get_ports {DYP0[6]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {DYP0[6]}]]
set_property is_loc_fixed true [get_ports [list  {DYP0[6]}]]
startgroup
set_property package_pin D7 [get_ports {DYP0[5]}]
endgroup
startgroup
set_property package_pin E7 [get_ports {DYP0[4]}]
endgroup
startgroup
set_property package_pin F7 [get_ports {DYP0[3]}]
endgroup
startgroup
set_property package_pin A8 [get_ports {DYP0[2]}]
endgroup
startgroup
set_property package_pin E8 [get_ports {DYP0[1]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {DYP0[0]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {DYP1[6]}]
endgroup
startgroup
set_property package_pin D9 [get_ports {DYP1[5]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {DYP1[4]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {DYP1[3]}]
endgroup
startgroup
set_property package_pin G9 [get_ports {DYP1[2]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {DYP1[1]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {DYP1[0]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {L[15]}]
endgroup
startgroup
set_property package_pin E13 [get_ports {L[14]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {L[15]}]
endgroup
startgroup
set_property package_pin D13 [get_ports {L[13]}]
endgroup
startgroup
set_property package_pin B13 [get_ports {L[12]}]
endgroup
startgroup
set_property package_pin A13 [get_ports {L[11]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {L[10]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {L[9]}]
endgroup
startgroup
set_property package_pin A12 [get_ports {L[8]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {L[7]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {L[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {L[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {L[4]}]
endgroup
startgroup
set_property package_pin B11 [get_ports {L[3]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {L[2]}]
endgroup
startgroup
set_property package_pin E10 [get_ports {L[1]}]
endgroup
startgroup
set_property package_pin D10 [get_ports {L[0]}]
endgroup
startgroup
set_property package_pin H17 [get_ports {Ram1Addr[17]}]
endgroup
startgroup
set_property package_pin H16 [get_ports {Ram1Addr[16]}]
endgroup
startgroup
set_property package_pin H15 [get_ports {Ram1Addr[15]}]
endgroup
startgroup
set_property package_pin H14 [get_ports {Ram1Addr[14]}]
endgroup
startgroup
set_property package_pin G16 [get_ports {Ram1Addr[13]}]
endgroup
startgroup
set_property package_pin G15 [get_ports {Ram1Addr[12]}]
endgroup
startgroup
set_property package_pin G14 [get_ports {Ram1Addr[11]}]
endgroup
startgroup
set_property package_pin G13 [get_ports {Ram1Addr[10]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {Ram1Addr[9]}]
endgroup
startgroup
set_property package_pin F17 [get_ports {Ram1Addr[8]}]
endgroup
startgroup
set_property package_pin F15 [get_ports {Ram1Addr[7]}]
endgroup
startgroup
set_property package_pin F14 [get_ports {Ram1Addr[6]}]
endgroup
startgroup
set_property package_pin E16 [get_ports {Ram1Addr[5]}]
endgroup
startgroup
set_property package_pin E15 [get_ports {Ram1Addr[4]}]
endgroup
startgroup
set_property package_pin D17 [get_ports {Ram1Addr[3]}]
endgroup
startgroup
set_property package_pin D16 [get_ports {Ram1Addr[2]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {Ram1Addr[1]}]
endgroup
startgroup
set_property package_pin C17 [get_ports {Ram1Addr[0]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {Ram1Data[15]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {Ram1Data[14]}]
endgroup
startgroup
set_property package_pin L18 [get_ports {Ram1Data[13]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {Ram1Data[12]}]
endgroup
startgroup
set_property package_pin L16 [get_ports {Ram1Data[11]}]
endgroup
startgroup
set_property package_pin L15 [get_ports {Ram1Data[10]}]
endgroup
startgroup
set_property package_pin K15 [get_ports {Ram1Data[9]}]
endgroup
startgroup
set_property package_pin K14 [get_ports {Ram1Data[8]}]
endgroup
startgroup
set_property package_pin K13 [get_ports {Ram1Data[7]}]
endgroup
startgroup
set_property package_pin K12 [get_ports {Ram1Data[6]}]
endgroup
startgroup
set_property package_pin J17 [get_ports {Ram1Data[5]}]
endgroup
startgroup
set_property package_pin J16 [get_ports {Ram1Data[4]}]
endgroup
startgroup
set_property package_pin J15 [get_ports {Ram1Data[3]}]
endgroup
startgroup
set_property package_pin J14 [get_ports {Ram1Data[2]}]
endgroup
startgroup
set_property package_pin J13 [get_ports {Ram1Data[1]}]
endgroup
startgroup
set_property package_pin J12 [get_ports {Ram1Data[0]}]
endgroup
startgroup
set_property package_pin J6 [get_ports {SW[15]}]
endgroup
startgroup
set_property package_pin J7 [get_ports {SW[14]}]
endgroup
startgroup
set_property package_pin K2 [get_ports {SW[13]}]
endgroup
startgroup
set_property package_pin K7 [get_ports {SW[12]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {SW[11]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {SW[10]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {SW[9]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {SW[8]}]
endgroup
startgroup
set_property package_pin R4 [get_ports {SW[7]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {SW[6]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {SW[5]}]
endgroup
startgroup
set_property package_pin V3 [get_ports {SW[4]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[2]}]]
startgroup
set_property package_pin V4 [get_ports {SW[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {SW[2]}]
endgroup
set_property package_pin "" [get_ports [list  {SW[0]}]]
startgroup
set_property package_pin R7 [get_ports {SW[1]}]
endgroup
startgroup
set_property package_pin T7 [get_ports {SW[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports CLK]
endgroup
startgroup
set_property package_pin U10 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  Ram2WE]]
startgroup
set_property package_pin U9 [get_ports CLK]
endgroup
startgroup
set_property package_pin M15 [get_ports Ram1EN]
endgroup
startgroup
set_property package_pin M16 [get_ports Ram1OE]
endgroup
startgroup
set_property package_pin M18 [get_ports Ram1WE]
endgroup
startgroup
set_property package_pin N10 [get_ports Ram2EN]
endgroup
startgroup
set_property package_pin R9 [get_ports Ram2OE]
endgroup
startgroup
set_property package_pin M9 [get_ports Ram2WE]
endgroup
startgroup
set_property package_pin U15 [get_ports {Ram2Addr[17]}]
endgroup
startgroup
set_property package_pin U16 [get_ports {Ram2Addr[16]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {Ram2Addr[15]}]
endgroup
startgroup
set_property package_pin V12 [get_ports {Ram2Addr[14]}]
endgroup
startgroup
set_property package_pin V13 [get_ports {Ram2Addr[13]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {Ram2Addr[12]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {Ram2Addr[11]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {Ram2Addr[10]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {Ram2Addr[9]}]
endgroup
startgroup
set_property package_pin R18 [get_ports {Ram2Addr[8]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {Ram2Addr[7]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {Ram2Addr[6]}]
endgroup
startgroup
set_property package_pin P18 [get_ports {Ram2Addr[5]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {Ram2Addr[4]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {Ram2Addr[3]}]
endgroup
startgroup
set_property package_pin N18 [get_ports {Ram2Addr[2]}]
endgroup
startgroup
set_property package_pin N15 [get_ports {Ram2Addr[1]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {Ram2Addr[0]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Ram2Data[15]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {Ram2Data[14]}]
endgroup
startgroup
set_property package_pin P10 [get_ports {Ram2Data[13]}]
endgroup
startgroup
set_property package_pin P11 [get_ports {Ram2Data[12]}]
endgroup
startgroup
set_property package_pin P12 [get_ports {Ram2Data[11]}]
endgroup
startgroup
set_property package_pin P13 [get_ports {Ram2Data[10]}]
endgroup
startgroup
set_property package_pin R10 [get_ports {Ram2Data[9]}]
endgroup
startgroup
set_property package_pin R11 [get_ports {Ram2Data[8]}]
endgroup
startgroup
set_property package_pin R12 [get_ports {Ram2Data[7]}]
endgroup
startgroup
set_property package_pin R14 [get_ports {Ram2Data[6]}]
endgroup
startgroup
set_property package_pin R13 [get_ports {Ram2Data[5]}]
endgroup
startgroup
set_property package_pin T12 [get_ports {Ram2Data[4]}]
endgroup
set_property package_pin "" [get_ports [list  {Ram2Data[2]}]]
startgroup
set_property package_pin T14 [get_ports {Ram2Data[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Ram2Data[1]}]]
startgroup
set_property package_pin T15 [get_ports {Ram2Data[2]}]
endgroup
startgroup
set_property package_pin T16 [get_ports {Ram2Data[1]}]
endgroup
startgroup
set_property package_pin U13 [get_ports {Ram2Data[0]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/Study/THU/2016Autumn/CPU/CPU_RAM_Experiment\planAhead_pid7048.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Oct 29 15:16:40 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
