![](img/lec-24-appendix_0.jpg)

objective lens（DVD／CD）

coupling lens collimator

（DVD／CD）

laser diode

（DVD：650nｍ）

grating \(DVD：650nｍ）

reflection mirror

（DVD／CD）

detection  lens

（DVD／CD）

laser diode CD: 780nm

Grating lens

CD:780nm

# Motivation

PDIC \(Photo Detector Integrated Circuit\) Pick Up System

![](img/lec-24-appendix_1.jpg)

![](img/lec-24-appendix_2.jpg)

![](img/lec-24-appendix_3.jpg)

Quelle: GST\, R\. Sommer\, TU Ilmenau

![](img/lec-24-appendix_4.png)

![](img/lec-24-appendix_5.png)

![](img/lec-24-appendix_6.png)

![](img/lec-24-appendix_7.png)

![](img/lec-24-appendix_8.png)

Quelle: GST\, R\. Sommer\, TU Ilmenau

![](img/lec-24-appendix_12.png)

![](img/lec-24-appendix_13.png)

<span style="color:#000000"> __sehr schlecht für __ </span>  <span style="color:#000000">$$$</span>

![](img/lec-24-appendix_14.png)



* CMOS Skalierung…
  * Gut für Geschwindigkeit
  * Gut für Integrationsdichte
  * <span style="color:#990000">Aufwendiger  in der Herstellung</span>
  * <span style="color:#990000">Schlechtere Vorhersagbarkeit</span>


Quelle: GST\, R\. Sommer\, TU Ilmenau

# Chapter 2Preface

# The Beginning ...

Quelle: Understanding Microelectronics\, F\. Maloberti

# Pre-requisites

Quelle: Understanding Microelectronics\, F\. Maloberti

# Electronic Systems

![](img/lec-24-appendix_24.png)

Quelle: Understanding Microelectronics\, F\. Maloberti

# Meeting a System (1)

![](img/lec-24-appendix_25.png)

Baby incubator as am example of feeback control

Quelle: Understanding Microelectronics\, F\. Maloberti

![](img/lec-24-appendix_26.png)

Block diagram of a wireless communication system

Quelle: Understanding Microelectronics\, F\. Maloberti

![](img/lec-24-appendix_27.png)

Systems in Package \(SiP\)\(a\) Micro structure of an accelerometer\(b\) Assembling diagram fo the system\-in\-package\(c\) Microphotograph \(courtesy of Silicon Designs\, Inc\.\)

Quelle: Understanding Microelectronics\, F\. Maloberti

# PVT and Mismatch (preview)



* PROCESS
  * Variations between production lots
  * "Slow\, Nominal and Fast" corners
* VOLTAGE
  * VDD is usually specified only within approx\.10%
  * E\.g\. VDD= 4\.5…5\.5 V for our technology
* TEMPERATURE
  * Ambient temperature variations
  * 0…70°C \(or \-40…125°C\)


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Process Variation

_Wafer made yesterday_ All NMOS are “slow”All PMOS are “nominal”All R are nominalAll C are “fast”

_Wafer made today_ All NMOS are “fast”All PMOS are “fast”All R are nominalAll C are “slow”

![](img/lec-24-appendix_28.jpg)

![](img/lec-24-appendix_29.jpg)

| <span style="color:#ffffff">Parameter</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Slow</span>  <span style="color:#ffffff">”</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Nominal</span>  <span style="color:#ffffff">”</span> | <span style="color:#ffffff">“</span>  <span style="color:#ffffff">Fast</span>  <span style="color:#ffffff">”</span> |
| :-: | :-: | :-: | :-: |
| <span style="color:#000000">V</span>  <span style="color:#000000">t</span> | <span style="color:#000000">0\.65V</span> | <span style="color:#000000">0\.5V</span> | <span style="color:#000000">0\.35V</span> |
| <span style="color:#000000">m</span>  <span style="color:#000000">C</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(NMOS\)</span> | <span style="color:#000000">40 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">50 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">60 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> |
| <span style="color:#000000">m</span>  <span style="color:#000000">C</span>  <span style="color:#000000">ox</span>  <span style="color:#000000"> \(PMOS\)</span> | <span style="color:#000000">20 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">25 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> | <span style="color:#000000">30 </span>  <span style="color:#000000">m</span>  <span style="color:#000000">A/V</span>  <span style="color:#000000">2</span> |
| <span style="color:#000000">R</span>  <span style="color:#000000">poly2</span> | 60Ω/□ | 50Ω/□ | 40Ω/□ |
| Rnwell | 1\.4 kΩ/□ | 1 kΩ/□ | 0\.6 kΩ/□ |
| <span style="color:#000000">C</span>  <span style="color:#000000">poly\-poly2</span> | <span style="color:#000000">1\.15 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> | <span style="color:#000000">1 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> | <span style="color:#000000">0\.85 </span>  <span style="color:#000000">fF</span>  <span style="color:#000000">/μm</span>  <span style="color:#000000">2</span> |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# The Challenge for Circuit Designers



* Making sure that the circuit is biased properly across all possible conditions
  * And also maintain a set of performance specs \(gain\, bandwidth\, power dissipation\, …\) in presence of parameter variations


\[Razavi\, p\. 599\]

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Six-Sigma with Monte-Carlo Analysis

![](img/lec-24-appendix_30.png)

| Sigma level | fehlerhaft | fehlerfrei |
| :-: | :-: | :-: |
| 1 | 69 % | 31 % |
| 3 | 31 % | 69 % |
| 6 | 0\,000034 % | 99\,99966 % |

Quelle: http://de\.wikipedia\.org/wiki/Six\_Sigma

# Spectre Input File (1)

// Common source amplifier

// taken from EE114\, B\. Murmann\, Stanford\, Fall 2008

// modified for spectre\, ANS\, M\. Meiners\, HSB\, Winter 2013

simulator lang=spectre

global 0

//	SIMULATION OPTIONS

opts options pwr=subckts save=allpub save=mn1:oppoint

///	LIBRARIES

model mynmos mos1 kp=50u vto=0\.5 type=n

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

//	MAIN CIRCUIT

vdd \(vdd 0\) vsource dc=5 type=dc

\+                   mag=0\.1

\+                   sinedc=1\.5 ampl=0\.1 freq=1k

// input voltage

vi \(vi 0\) vsource dc=1\.5 type=dc

// d g s b

mn1 \(vo vi 0 0\) mynmos w=20u l=1u

r1 \(vdd vo\) resistor r=5k

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

//	DC ANALYSIS

dcOp dc oppoint=logfile

// large signal analysis \(sweep vi\)

dc dc dev=vi start=0 stop=5 step=0\.01

//	AC ANALYSIS

enableVi alter dev=vi param=type value=sine

ac ac start=10 stop=100 step=1k

//	TRANSIENT ANALYSIS

tran tran stop=5m

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Spectre Simulation Output

Instance: mn1

Model: mynmos

Primitive: mos1

type = n

region = triode

degradation = no

reversed = no

ids = 157\.43 uA

vgs = 1\.21226 V

vds = 273\.564 mV

vbs = \-787\.739 mV

vth = 500 mV

vdsat = 712\.261 mV

gm = 273\.564 uS

gds = 438\.697 uS

gmbs = 0 S

gameff = 0 sqrt\(V\)

betaeff = 1 mA/V^2

# HSpice Input and .op Output

\*\*\* input file

\.model my\_nmos nmos kp=50u vto=0\.5

\+ lambda=0\.1 cox=2\.3e\-3 capop=0

vi  vi  0   ac  1 dc 1\.394

vb  vb  0   2\.5

ib  0   vo  500u

ri  vi  vg  50k

r   vb  vo  5k

mn1 vo  vg  0   0  my\_nmos w=20u l=1u

\.option post brief nomod

\.op

\.ac dec 10 100 1gig

\.end

\*\*\* \.op output

element  0:mn1

region     Saturati

id       499\.6020u

vgs        1\.3940

vds        2\.5020

vth      500\.0000m

gm         1\.1177m

gds       39\.9618u

cdtot      0\.

cgtot     30\.6668f

cstot     30\.6668f

cbtot      0\.

cgs       30\.6668f

cgd        0\.

# Pole

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Zero Alone

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Zero and Pole

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Junction Capacitance in Spice (2)



* The second method is to let Spice compute the parameters automatically
  * This method is specific to HSPICE and Spectre \(commercial\)
  * Requires the parameter HDIF\, which is equal to 0\.5×Ldiff


\.MODEL MODN NMOS LEVEL=49

…

\*        \*\*\* Common extrinsic model parameters \*\*\*

\+ACM    =2

\+RD     =0\.000e\+00 RS     =0\.000e\+00 RSH    =7\.000e\+01

\+RDC    =0\.000e\+00 RSC    =0\.000e\+00

\+LINT   =\-5\.005e\-08  WINT   =9\.403e\-08

\+LDIF   =0\.000e\+00 HDIF   =8\.000e\-07 WMLT   =1\.000e\+00

Stands for “area calculation method;” acm=3 and cjgate=0 tells HSPICE to compute parameters as indicated on slide 4;

Spectre just uses hdif parameter

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Parameter Summary (1)

| Parameter | Purpose | EE 114 Technology |  |
| :-: | :-: | :-: | :-: |
|  |  | __NMOS__ | __PMOS__ |
| KP | μCox | 50 mA/V2 | 25 m __A__  __/V__  __2__ |
| COX | εox/tox | 2\.3 fF/μm2 | 2\.3 fF/ __m__  __2__ |
| VTO | Threshold Voltage | 0\.5 V | 0\.5 V |
| LAMBDA | Channel length modulation | 0\.1 V\-1μm/L | 0\.1 V\-1μm/L |
| CGDO\, CGSO | Gate\-drain/source overlap capacitance | 0\.5 fF/μ __m__ | 0\.5 fF/μ __m__ |
| CJ | Zero bias area capacitance | 0\.1 fF/μ __m__  __2__ | 0\.3 fF/μ __m__  __2__ |
| CJSW | Zero bias sidewall capacitance | 0\.5 fF/μ __m__ | 0\.35 fF/μ __m__ |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

| Parameter | Purpose | EE 114 Technology |  |
| :-: | :-: | :-: | :-: |
|  |  | __NMOS__ | __PMOS__ |
| PB | Junction Potential | 0\.95 V | 0\.95 V |
| MJ | Area Junction Grading Coefficient | 0\.5 | __0\.5__ |
| MJSW | Area Junction Grading Coefficient | __0\.33__ | __0\.33__ |
| HDIF | Half\-length of S/D diffusion \(=Ldiff/2\) | __1\.5 __  __μ__  __m__ | __1\.5 __  __μ__  __m__ |
| GAMMA | Bulk Threshold Parameter | 0\.6 V1/2 | 0\.6 V1/2 |
| PHI | Surface Potential \(2f\) | 0\.8 V | 0\.8 V |

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# HSpice Input and .op Output

\*\*\* input file

\.inc /usr/class/ee114/hspice/ee114\_hspice\.sp

vi  vi  0   ac  1 dc 1\.394

vb  vb  0   2

ib  0   vo  500u

ri  vi  vg  50k

r   vb  vo  5k

mn1 vo  vg  0   0  nmos114 w=20u l=1u

\.option post brief nomod

\.op

\.ac dec 10 100 1gig

\.end

\*\*\* \.op output

element  0:mn1

region     Saturati

id       499\.6020u

vgs        1\.3940

vds        2\.5020

vth      500\.0000m

gm         1\.1177m

gds       39\.9618u

gmb      374\.8806u

cdtot     21\.7934f

cgtot     51\.0731f

cstot     59\.6668f

cbtot     30\.8928f

cgs       40\.6668f

cgd       10\.1535f

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# .ac Output



* Extrinsic caps reduce bandwidth from 103 MHz to 32 MHz\!
* There also seems to be a second pole
* Let’s analyze this situation
  * Next time…


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Model for Dominant Pole Calculation

Using calculated values from lecture 7

Simulation result was 32MHz; very good match\!

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# b1 in Our Circuit

Plug in numbers for our example to see if this works…

Very good match\!\(Spice: 32MHz\, Miller: 31\.4MHz\)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Two-Pole Example (1)

Exact calculation of \-3dB frequency

Quelle: EE114\, B\. Murmann\, Stanford Univ\.



* ZVTC bandwidth estimates tend to be conservative
  * Actual bandwidth is almost always at least as high as estimate


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Frequency Response of Current Mirror

First cut analysis\, neglecting Cgdp

cf\. Lec\. 6\, p\. 30

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Does Cgdp Matter?

Usually insignificant

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

