<stg><name>dpu_pack.4_Pipeline_VITIS_LOOP_454_6</name>


<trans_list>

<trans id="173" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_69, i32 0, i32 0, void @empty_70, i32 4294967295, i32 0, void @empty_70, void @empty_70, void @empty_70, i32 0, i32 0, i32 0, i32 0, void @empty_70, void @empty_70, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
newFuncRoot:2 %this_5_5_reload_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_5_5_reload

]]></Node>
<StgValue><ssdm name="this_5_5_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i_29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc367

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc367:0 %i = load i6 %i_29

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc367:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc367:2 %icmp_ln454 = icmp_eq  i6 %i, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln454"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc367:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc367:4 %add_ln454 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln454"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc367:5 %br_ln454 = br i1 %icmp_ln454, void %for.inc367.split, void %for.inc370.exitStub

]]></Node>
<StgValue><ssdm name="br_ln454"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="6">
<![CDATA[
for.inc367.split:1 %trunc_ln456 = trunc i6 %i

]]></Node>
<StgValue><ssdm name="trunc_ln456"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
for.inc367.split:2 %shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %trunc_ln456, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:3 %zext_ln456 = zext i13 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln456"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:4 %lshr_ln456 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln456

]]></Node>
<StgValue><ssdm name="lshr_ln456"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="8192">
<![CDATA[
for.inc367.split:5 %trunc_ln456_1 = trunc i8192 %lshr_ln456

]]></Node>
<StgValue><ssdm name="trunc_ln456_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc367.split:6 %t = sub i16 4096, i16 %trunc_ln456_1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:7 %or_ln457 = or i13 %shl_ln, i13 32

]]></Node>
<StgValue><ssdm name="or_ln457"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:8 %zext_ln457 = zext i13 %or_ln457

]]></Node>
<StgValue><ssdm name="zext_ln457"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:9 %lshr_ln457 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln457

]]></Node>
<StgValue><ssdm name="lshr_ln457"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="19" op_0_bw="8192">
<![CDATA[
for.inc367.split:10 %trunc_ln457 = trunc i8192 %lshr_ln457

]]></Node>
<StgValue><ssdm name="trunc_ln457"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc367.split:11 %t_8 = sub i19 4096, i19 %trunc_ln457

]]></Node>
<StgValue><ssdm name="t_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="16">
<![CDATA[
for.inc367.split:42 %trunc_ln464 = trunc i16 %t

]]></Node>
<StgValue><ssdm name="trunc_ln464"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.inc367.split:43 %ptr_load = load i32 %ptr

]]></Node>
<StgValue><ssdm name="ptr_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="32">
<![CDATA[
for.inc367.split:44 %trunc_ln464_1 = trunc i32 %ptr_load

]]></Node>
<StgValue><ssdm name="trunc_ln464_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="32">
<![CDATA[
for.inc367.split:45 %zext_ln464 = zext i32 %ptr_load

]]></Node>
<StgValue><ssdm name="zext_ln464"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:46 %sk_addr = getelementptr i8 %sk, i64 0, i64 %zext_ln464

]]></Node>
<StgValue><ssdm name="sk_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:47 %store_ln464 = store i8 %trunc_ln464, i12 %sk_addr

]]></Node>
<StgValue><ssdm name="store_ln464"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:48 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %t, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:49 %add_ln465 = add i12 %trunc_ln464_1, i12 1

]]></Node>
<StgValue><ssdm name="add_ln465"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:50 %zext_ln465 = zext i12 %add_ln465

]]></Node>
<StgValue><ssdm name="zext_ln465"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:51 %sk_addr_17 = getelementptr i8 %sk, i64 0, i64 %zext_ln465

]]></Node>
<StgValue><ssdm name="sk_addr_17"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="3" op_0_bw="19">
<![CDATA[
for.inc367.split:52 %trunc_ln466 = trunc i19 %t_8

]]></Node>
<StgValue><ssdm name="trunc_ln466"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
for.inc367.split:53 %shl_ln6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln466, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:54 %or_ln466 = or i8 %shl_ln6, i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="or_ln466"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:55 %store_ln466 = store i8 %or_ln466, i12 %sk_addr_17

]]></Node>
<StgValue><ssdm name="store_ln466"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:56 %trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 3, i32 10

]]></Node>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:61 %trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %t_8, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc367.split:129 %add_ln484 = add i32 %ptr_load, i32 13

]]></Node>
<StgValue><ssdm name="add_ln484"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc367.split:130 %store_ln484 = store i32 %add_ln484, i32 %ptr

]]></Node>
<StgValue><ssdm name="store_ln484"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc367.split:131 %store_ln454 = store i6 %add_ln454, i6 %i_29

]]></Node>
<StgValue><ssdm name="store_ln454"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln454" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0">
<![CDATA[
for.inc370.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:12 %add_ln458 = add i13 %or_ln457, i13 32

]]></Node>
<StgValue><ssdm name="add_ln458"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:13 %zext_ln458 = zext i13 %add_ln458

]]></Node>
<StgValue><ssdm name="zext_ln458"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:14 %lshr_ln458 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln458

]]></Node>
<StgValue><ssdm name="lshr_ln458"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="8192">
<![CDATA[
for.inc367.split:15 %trunc_ln458 = trunc i8192 %lshr_ln458

]]></Node>
<StgValue><ssdm name="trunc_ln458"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc367.split:16 %t_9 = sub i14 4096, i14 %trunc_ln458

]]></Node>
<StgValue><ssdm name="t_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:17 %or_ln459 = or i13 %shl_ln, i13 96

]]></Node>
<StgValue><ssdm name="or_ln459"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:18 %zext_ln459 = zext i13 %or_ln459

]]></Node>
<StgValue><ssdm name="zext_ln459"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:19 %lshr_ln459 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln459

]]></Node>
<StgValue><ssdm name="lshr_ln459"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="8192">
<![CDATA[
for.inc367.split:20 %trunc_ln459 = trunc i8192 %lshr_ln459

]]></Node>
<StgValue><ssdm name="trunc_ln459"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc367.split:21 %t_10 = sub i17 4096, i17 %trunc_ln459

]]></Node>
<StgValue><ssdm name="t_10"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:57 %add_ln467 = add i12 %trunc_ln464_1, i12 2

]]></Node>
<StgValue><ssdm name="add_ln467"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:58 %zext_ln467 = zext i12 %add_ln467

]]></Node>
<StgValue><ssdm name="zext_ln467"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:59 %sk_addr_18 = getelementptr i8 %sk, i64 0, i64 %zext_ln467

]]></Node>
<StgValue><ssdm name="sk_addr_18"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:60 %store_ln467 = store i8 %trunc_ln6, i12 %sk_addr_18

]]></Node>
<StgValue><ssdm name="store_ln467"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:62 %add_ln468 = add i12 %trunc_ln464_1, i12 3

]]></Node>
<StgValue><ssdm name="add_ln468"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:63 %zext_ln468 = zext i12 %add_ln468

]]></Node>
<StgValue><ssdm name="zext_ln468"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:64 %sk_addr_19 = getelementptr i8 %sk, i64 0, i64 %zext_ln468

]]></Node>
<StgValue><ssdm name="sk_addr_19"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="14">
<![CDATA[
for.inc367.split:65 %trunc_ln469 = trunc i14 %t_9

]]></Node>
<StgValue><ssdm name="trunc_ln469"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc367.split:66 %shl_ln7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %trunc_ln469, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:67 %or_ln469 = or i8 %shl_ln7, i8 %trunc_ln7

]]></Node>
<StgValue><ssdm name="or_ln469"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:68 %store_ln469 = store i8 %or_ln469, i12 %sk_addr_19

]]></Node>
<StgValue><ssdm name="store_ln469"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:69 %trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i14.i32.i32, i14 %t_9, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="17">
<![CDATA[
for.inc367.split:73 %trunc_ln471 = trunc i17 %t_10

]]></Node>
<StgValue><ssdm name="trunc_ln471"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
for.inc367.split:74 %shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %trunc_ln471, i7 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:75 %or_ln471 = or i8 %shl_ln8, i8 %trunc_ln8

]]></Node>
<StgValue><ssdm name="or_ln471"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:77 %trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:82 %trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i17.i32.i32, i17 %t_10, i32 9, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln10"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:22 %add_ln460 = add i13 %or_ln459, i13 32

]]></Node>
<StgValue><ssdm name="add_ln460"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:23 %zext_ln460 = zext i13 %add_ln460

]]></Node>
<StgValue><ssdm name="zext_ln460"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:24 %lshr_ln460 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln460

]]></Node>
<StgValue><ssdm name="lshr_ln460"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="20" op_0_bw="8192">
<![CDATA[
for.inc367.split:25 %trunc_ln460 = trunc i8192 %lshr_ln460

]]></Node>
<StgValue><ssdm name="trunc_ln460"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
for.inc367.split:26 %t_11 = sub i20 4096, i20 %trunc_ln460

]]></Node>
<StgValue><ssdm name="t_11"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:27 %add_ln461 = add i13 %or_ln459, i13 64

]]></Node>
<StgValue><ssdm name="add_ln461"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:28 %zext_ln461 = zext i13 %add_ln461

]]></Node>
<StgValue><ssdm name="zext_ln461"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:29 %lshr_ln461 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln461

]]></Node>
<StgValue><ssdm name="lshr_ln461"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="8192">
<![CDATA[
for.inc367.split:30 %trunc_ln461 = trunc i8192 %lshr_ln461

]]></Node>
<StgValue><ssdm name="trunc_ln461"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc367.split:31 %t_12 = sub i15 4096, i15 %trunc_ln461

]]></Node>
<StgValue><ssdm name="t_12"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:70 %add_ln470 = add i12 %trunc_ln464_1, i12 4

]]></Node>
<StgValue><ssdm name="add_ln470"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:71 %zext_ln470 = zext i12 %add_ln470

]]></Node>
<StgValue><ssdm name="zext_ln470"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:72 %sk_addr_20 = getelementptr i8 %sk, i64 0, i64 %zext_ln470

]]></Node>
<StgValue><ssdm name="sk_addr_20"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:76 %store_ln471 = store i8 %or_ln471, i12 %sk_addr_20

]]></Node>
<StgValue><ssdm name="store_ln471"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:78 %add_ln472 = add i12 %trunc_ln464_1, i12 5

]]></Node>
<StgValue><ssdm name="add_ln472"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:79 %zext_ln472 = zext i12 %add_ln472

]]></Node>
<StgValue><ssdm name="zext_ln472"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:80 %sk_addr_21 = getelementptr i8 %sk, i64 0, i64 %zext_ln472

]]></Node>
<StgValue><ssdm name="sk_addr_21"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:81 %store_ln472 = store i8 %trunc_ln9, i12 %sk_addr_21

]]></Node>
<StgValue><ssdm name="store_ln472"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="20">
<![CDATA[
for.inc367.split:86 %trunc_ln474 = trunc i20 %t_11

]]></Node>
<StgValue><ssdm name="trunc_ln474"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc367.split:87 %shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln474, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:88 %or_ln474 = or i8 %shl_ln9, i8 %trunc_ln10

]]></Node>
<StgValue><ssdm name="or_ln474"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:90 %trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 4, i32 11

]]></Node>
<StgValue><ssdm name="trunc_ln11"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:95 %trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i20.i32.i32, i20 %t_11, i32 12, i32 19

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="15">
<![CDATA[
for.inc367.split:99 %trunc_ln477 = trunc i15 %t_12

]]></Node>
<StgValue><ssdm name="trunc_ln477"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
for.inc367.split:100 %shl_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln477, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:101 %or_ln477 = or i8 %shl_ln10, i8 %trunc_ln12

]]></Node>
<StgValue><ssdm name="or_ln477"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:103 %trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %t_12, i32 7, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:32 %add_ln462 = add i13 %or_ln459, i13 96

]]></Node>
<StgValue><ssdm name="add_ln462"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:33 %zext_ln462 = zext i13 %add_ln462

]]></Node>
<StgValue><ssdm name="zext_ln462"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:34 %lshr_ln462 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln462

]]></Node>
<StgValue><ssdm name="lshr_ln462"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="18" op_0_bw="8192">
<![CDATA[
for.inc367.split:35 %trunc_ln462 = trunc i8192 %lshr_ln462

]]></Node>
<StgValue><ssdm name="trunc_ln462"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.inc367.split:36 %t_13 = sub i18 4096, i18 %trunc_ln462

]]></Node>
<StgValue><ssdm name="t_13"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:37 %or_ln463 = or i13 %shl_ln, i13 224

]]></Node>
<StgValue><ssdm name="or_ln463"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8192" op_0_bw="13">
<![CDATA[
for.inc367.split:38 %zext_ln463 = zext i13 %or_ln463

]]></Node>
<StgValue><ssdm name="zext_ln463"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8192" op_0_bw="8192" op_1_bw="8192">
<![CDATA[
for.inc367.split:39 %lshr_ln463 = lshr i8192 %this_5_5_reload_read, i8192 %zext_ln463

]]></Node>
<StgValue><ssdm name="lshr_ln463"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="8192">
<![CDATA[
for.inc367.split:40 %trunc_ln463 = trunc i8192 %lshr_ln463

]]></Node>
<StgValue><ssdm name="trunc_ln463"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc367.split:41 %t_14 = sub i13 4096, i13 %trunc_ln463

]]></Node>
<StgValue><ssdm name="t_14"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:83 %add_ln473 = add i12 %trunc_ln464_1, i12 6

]]></Node>
<StgValue><ssdm name="add_ln473"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:84 %zext_ln473 = zext i12 %add_ln473

]]></Node>
<StgValue><ssdm name="zext_ln473"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:85 %sk_addr_22 = getelementptr i8 %sk, i64 0, i64 %zext_ln473

]]></Node>
<StgValue><ssdm name="sk_addr_22"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:89 %store_ln474 = store i8 %or_ln474, i12 %sk_addr_22

]]></Node>
<StgValue><ssdm name="store_ln474"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:91 %add_ln475 = add i12 %trunc_ln464_1, i12 7

]]></Node>
<StgValue><ssdm name="add_ln475"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:92 %zext_ln475 = zext i12 %add_ln475

]]></Node>
<StgValue><ssdm name="zext_ln475"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:93 %sk_addr_23 = getelementptr i8 %sk, i64 0, i64 %zext_ln475

]]></Node>
<StgValue><ssdm name="sk_addr_23"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:94 %store_ln475 = store i8 %trunc_ln11, i12 %sk_addr_23

]]></Node>
<StgValue><ssdm name="store_ln475"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="18">
<![CDATA[
for.inc367.split:107 %trunc_ln479 = trunc i18 %t_13

]]></Node>
<StgValue><ssdm name="trunc_ln479"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
for.inc367.split:108 %shl_ln11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln479, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln11"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:109 %or_ln479 = or i8 %shl_ln11, i8 %trunc_ln13

]]></Node>
<StgValue><ssdm name="or_ln479"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:111 %trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:116 %trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i18.i32.i32, i18 %t_13, i32 10, i32 17

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="13">
<![CDATA[
for.inc367.split:120 %trunc_ln482 = trunc i13 %t_14

]]></Node>
<StgValue><ssdm name="trunc_ln482"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
for.inc367.split:121 %shl_ln12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln482, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln12"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc367.split:122 %or_ln482 = or i8 %shl_ln12, i8 %trunc_ln15

]]></Node>
<StgValue><ssdm name="or_ln482"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc367.split:124 %trunc_ln16 = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %t_14, i32 5, i32 12

]]></Node>
<StgValue><ssdm name="trunc_ln16"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:96 %add_ln476 = add i12 %trunc_ln464_1, i12 8

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:97 %zext_ln476 = zext i12 %add_ln476

]]></Node>
<StgValue><ssdm name="zext_ln476"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:98 %sk_addr_24 = getelementptr i8 %sk, i64 0, i64 %zext_ln476

]]></Node>
<StgValue><ssdm name="sk_addr_24"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:102 %store_ln477 = store i8 %or_ln477, i12 %sk_addr_24

]]></Node>
<StgValue><ssdm name="store_ln477"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:104 %add_ln478 = add i12 %trunc_ln464_1, i12 9

]]></Node>
<StgValue><ssdm name="add_ln478"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:105 %zext_ln478 = zext i12 %add_ln478

]]></Node>
<StgValue><ssdm name="zext_ln478"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:106 %sk_addr_25 = getelementptr i8 %sk, i64 0, i64 %zext_ln478

]]></Node>
<StgValue><ssdm name="sk_addr_25"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:110 %store_ln479 = store i8 %or_ln479, i12 %sk_addr_25

]]></Node>
<StgValue><ssdm name="store_ln479"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="140" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:112 %add_ln480 = add i12 %trunc_ln464_1, i12 10

]]></Node>
<StgValue><ssdm name="add_ln480"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:113 %zext_ln480 = zext i12 %add_ln480

]]></Node>
<StgValue><ssdm name="zext_ln480"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:114 %sk_addr_26 = getelementptr i8 %sk, i64 0, i64 %zext_ln480

]]></Node>
<StgValue><ssdm name="sk_addr_26"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:115 %store_ln480 = store i8 %trunc_ln14, i12 %sk_addr_26

]]></Node>
<StgValue><ssdm name="store_ln480"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:117 %add_ln481 = add i12 %trunc_ln464_1, i12 11

]]></Node>
<StgValue><ssdm name="add_ln481"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:118 %zext_ln481 = zext i12 %add_ln481

]]></Node>
<StgValue><ssdm name="zext_ln481"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:119 %sk_addr_27 = getelementptr i8 %sk, i64 0, i64 %zext_ln481

]]></Node>
<StgValue><ssdm name="sk_addr_27"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:123 %store_ln482 = store i8 %or_ln482, i12 %sk_addr_27

]]></Node>
<StgValue><ssdm name="store_ln482"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc367.split:0 %specloopname_ln454 = specloopname void @_ssdm_op_SpecLoopName, void @empty_57

]]></Node>
<StgValue><ssdm name="specloopname_ln454"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc367.split:125 %add_ln483 = add i12 %trunc_ln464_1, i12 12

]]></Node>
<StgValue><ssdm name="add_ln483"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="12">
<![CDATA[
for.inc367.split:126 %zext_ln483 = zext i12 %add_ln483

]]></Node>
<StgValue><ssdm name="zext_ln483"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc367.split:127 %sk_addr_28 = getelementptr i8 %sk, i64 0, i64 %zext_ln483

]]></Node>
<StgValue><ssdm name="sk_addr_28"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc367.split:128 %store_ln483 = store i8 %trunc_ln16, i12 %sk_addr_28

]]></Node>
<StgValue><ssdm name="store_ln483"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
for.inc367.split:132 %br_ln454 = br void %for.inc367

]]></Node>
<StgValue><ssdm name="br_ln454"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
