set_property MARK_DEBUG false [get_nets axi_pcie3_inst/inst/pcie3_ip_i/inst/store_ltssm]

connect_debug_port u_ila_0/probe25 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARREGION[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARREGION[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARREGION[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARREGION[3]}]]
connect_debug_port u_ila_0/probe26 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWCACHE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWCACHE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWCACHE[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWCACHE[3]}]]
connect_debug_port u_ila_0/probe27 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWPROT[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWPROT[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWPROT[2]}]]
connect_debug_port u_ila_0/probe28 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLEN[7]}]]
connect_debug_port u_ila_0/probe29 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWID[3]}]]
connect_debug_port u_ila_0/probe30 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BID[3]}]]
connect_debug_port u_ila_0/probe31 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWSIZE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWSIZE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWSIZE[2]}]]
connect_debug_port u_ila_0/probe32 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWREGION[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWREGION[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWREGION[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWREGION[3]}]]
connect_debug_port u_ila_0/probe33 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWQOS[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWQOS[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWQOS[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWQOS[3]}]]
connect_debug_port u_ila_0/probe34 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BID[3]}]]
connect_debug_port u_ila_0/probe35 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWREGION[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWREGION[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWREGION[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWREGION[3]}]]
connect_debug_port u_ila_0/probe36 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WSTRB[7]}]]
connect_debug_port u_ila_0/probe37 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWSIZE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWSIZE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWSIZE[2]}]]
connect_debug_port u_ila_0/probe38 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARQOS[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARQOS[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARQOS[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARQOS[3]}]]
connect_debug_port u_ila_0/probe39 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RDATA[63]}]]
connect_debug_port u_ila_0/probe40 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWBURST[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWBURST[1]}]]
connect_debug_port u_ila_0/probe41 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RID[3]}]]
connect_debug_port u_ila_0/probe42 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BRESP[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BRESP[1]}]]
connect_debug_port u_ila_0/probe43 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WDATA[63]}]]
connect_debug_port u_ila_0/probe44 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARPROT[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARPROT[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARPROT[2]}]]
connect_debug_port u_ila_0/probe45 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARBURST[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARBURST[1]}]]
connect_debug_port u_ila_0/probe46 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARADDR[63]}]]
connect_debug_port u_ila_0/probe47 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWCACHE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWCACHE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWCACHE[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWCACHE[3]}]]
connect_debug_port u_ila_0/probe48 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWID[3]}]]
connect_debug_port u_ila_0/probe49 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RRESP[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RRESP[1]}]]
connect_debug_port u_ila_0/probe50 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARSIZE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARSIZE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARSIZE[2]}]]
connect_debug_port u_ila_0/probe51 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWQOS[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWQOS[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWQOS[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWQOS[3]}]]
connect_debug_port u_ila_0/probe52 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWADDR[63]}]]
connect_debug_port u_ila_0/probe53 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARSIZE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARSIZE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARSIZE[2]}]]
connect_debug_port u_ila_0/probe54 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWBURST[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWBURST[1]}]]
connect_debug_port u_ila_0/probe55 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARPROT[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARPROT[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARPROT[2]}]]
connect_debug_port u_ila_0/probe56 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARREGION[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARREGION[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARREGION[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARREGION[3]}]]
connect_debug_port u_ila_0/probe57 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLEN[7]}]]
connect_debug_port u_ila_0/probe58 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWPROT[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWPROT[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWPROT[2]}]]
connect_debug_port u_ila_0/probe59 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARQOS[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARQOS[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARQOS[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARQOS[3]}]]
connect_debug_port u_ila_0/probe60 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RDATA[63]}]]
connect_debug_port u_ila_0/probe61 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLEN[7]}]]
connect_debug_port u_ila_0/probe62 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARADDR[63]}]]
connect_debug_port u_ila_0/probe63 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWADDR[63]}]]
connect_debug_port u_ila_0/probe64 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RID[3]}]]
connect_debug_port u_ila_0/probe65 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WSTRB[7]}]]
connect_debug_port u_ila_0/probe66 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARCACHE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARCACHE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARCACHE[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARCACHE[3]}]]
connect_debug_port u_ila_0/probe67 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLEN[7]}]]
connect_debug_port u_ila_0/probe68 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARID[3]}]]
connect_debug_port u_ila_0/probe69 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARCACHE[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARCACHE[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARCACHE[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARCACHE[3]}]]
connect_debug_port u_ila_0/probe70 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARBURST[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARBURST[1]}]]
connect_debug_port u_ila_0/probe71 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BRESP[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BRESP[1]}]]
connect_debug_port u_ila_0/probe72 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[3]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[4]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[5]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[6]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[7]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[8]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[9]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[10]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[11]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[12]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[13]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[14]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[15]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[16]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[17]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[18]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[19]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[20]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[21]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[22]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[23]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[24]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[25]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[26]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[27]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[28]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[29]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[30]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[31]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[32]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[33]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[34]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[35]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[36]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[37]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[38]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[39]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[40]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[41]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[42]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[43]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[44]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[45]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[46]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[47]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[48]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[49]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[50]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[51]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[52]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[53]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[54]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[55]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[56]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[57]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[58]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[59]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[60]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[61]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[62]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WDATA[63]}]]
connect_debug_port u_ila_0/probe73 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARID[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARID[1]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARID[2]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARID[3]}]]
connect_debug_port u_ila_0/probe74 [get_nets [list {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RRESP[0]} {DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RRESP[1]}]]
connect_debug_port u_ila_0/probe75 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARLOCK]]
connect_debug_port u_ila_0/probe76 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARREADY]]
connect_debug_port u_ila_0/probe77 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_ARVALID]]
connect_debug_port u_ila_0/probe78 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWLOCK]]
connect_debug_port u_ila_0/probe79 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWREADY]]
connect_debug_port u_ila_0/probe80 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_AWVALID]]
connect_debug_port u_ila_0/probe81 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BREADY]]
connect_debug_port u_ila_0/probe82 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_BVALID]]
connect_debug_port u_ila_0/probe83 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RLAST]]
connect_debug_port u_ila_0/probe84 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RREADY]]
connect_debug_port u_ila_0/probe85 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_RVALID]]
connect_debug_port u_ila_0/probe86 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WLAST]]
connect_debug_port u_ila_0/probe87 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WREADY]]
connect_debug_port u_ila_0/probe88 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_DMEM_WVALID]]
connect_debug_port u_ila_0/probe89 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARLOCK]]
connect_debug_port u_ila_0/probe90 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARREADY]]
connect_debug_port u_ila_0/probe91 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_ARVALID]]
connect_debug_port u_ila_0/probe92 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWLOCK]]
connect_debug_port u_ila_0/probe93 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWREADY]]
connect_debug_port u_ila_0/probe94 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_AWVALID]]
connect_debug_port u_ila_0/probe95 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BREADY]]
connect_debug_port u_ila_0/probe96 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_BVALID]]
connect_debug_port u_ila_0/probe97 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RLAST]]
connect_debug_port u_ila_0/probe98 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RREADY]]
connect_debug_port u_ila_0/probe99 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_RVALID]]
connect_debug_port u_ila_0/probe100 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WLAST]]
connect_debug_port u_ila_0/probe101 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WREADY]]
connect_debug_port u_ila_0/probe102 [get_nets [list DUT/top_i/bsv_riscv_flute_0_M_AXI_IMEM_WVALID]]
connect_debug_port u_ila_0/probe104 [get_nets [list DUT/top_i/core_rst_n_Res]]


create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list {DUT/top_i/clk_buf_core/U0/BUFG_O[0]}]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 2 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARBURST[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARCACHE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARCACHE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARCACHE[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARPROT[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARPROT[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 4 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARQOS[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARQOS[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARQOS[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARREGION[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARREGION[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARREGION[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 3 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARSIZE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARSIZE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 64 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 2 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWBURST[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWCACHE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWCACHE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWCACHE[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 3 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWPROT[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWPROT[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 4 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWQOS[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWQOS[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWQOS[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 4 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWREGION[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWREGION[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWREGION[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 3 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWSIZE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWSIZE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 2 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BRESP[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 64 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 4 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 2 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RRESP[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 64 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 8 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WSTRB[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 64 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 2 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARBURST[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 4 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARCACHE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARCACHE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARCACHE[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 4 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 8 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property port_width 3 [get_debug_ports u_ila_0/probe30]
connect_debug_port u_ila_0/probe30 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARPROT[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARPROT[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
connect_debug_port u_ila_0/probe31 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARQOS[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARQOS[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARQOS[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property port_width 4 [get_debug_ports u_ila_0/probe32]
connect_debug_port u_ila_0/probe32 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARREGION[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARREGION[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARREGION[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property port_width 3 [get_debug_ports u_ila_0/probe33]
connect_debug_port u_ila_0/probe33 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARSIZE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARSIZE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property port_width 64 [get_debug_ports u_ila_0/probe34]
connect_debug_port u_ila_0/probe34 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property port_width 2 [get_debug_ports u_ila_0/probe35]
connect_debug_port u_ila_0/probe35 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWBURST[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property port_width 4 [get_debug_ports u_ila_0/probe36]
connect_debug_port u_ila_0/probe36 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWCACHE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWCACHE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWCACHE[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property port_width 4 [get_debug_ports u_ila_0/probe37]
connect_debug_port u_ila_0/probe37 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property port_width 8 [get_debug_ports u_ila_0/probe38]
connect_debug_port u_ila_0/probe38 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property port_width 3 [get_debug_ports u_ila_0/probe39]
connect_debug_port u_ila_0/probe39 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWPROT[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWPROT[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property port_width 4 [get_debug_ports u_ila_0/probe40]
connect_debug_port u_ila_0/probe40 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWQOS[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWQOS[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWQOS[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property port_width 4 [get_debug_ports u_ila_0/probe41]
connect_debug_port u_ila_0/probe41 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWREGION[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWREGION[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWREGION[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property port_width 3 [get_debug_ports u_ila_0/probe42]
connect_debug_port u_ila_0/probe42 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWSIZE[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWSIZE[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property port_width 4 [get_debug_ports u_ila_0/probe43]
connect_debug_port u_ila_0/probe43 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property port_width 2 [get_debug_ports u_ila_0/probe44]
connect_debug_port u_ila_0/probe44 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BRESP[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property port_width 64 [get_debug_ports u_ila_0/probe45]
connect_debug_port u_ila_0/probe45 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property port_width 4 [get_debug_ports u_ila_0/probe46]
connect_debug_port u_ila_0/probe46 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RID[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RID[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RID[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe47]
set_property port_width 2 [get_debug_ports u_ila_0/probe47]
connect_debug_port u_ila_0/probe47 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RRESP[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe48]
set_property port_width 64 [get_debug_ports u_ila_0/probe48]
connect_debug_port u_ila_0/probe48 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[7]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[8]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[9]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[10]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[11]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[12]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[13]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[14]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[15]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[16]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[17]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[18]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[19]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[20]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[21]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[22]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[23]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[24]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[25]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[26]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[27]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[28]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[29]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[30]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[31]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[32]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[33]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[34]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[35]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[36]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[37]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[38]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[39]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[40]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[41]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[42]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[43]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[44]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[45]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[46]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[47]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[48]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[49]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[50]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[51]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[52]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[53]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[54]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[55]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[56]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[57]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[58]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[59]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[60]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[61]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[62]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe49]
set_property port_width 8 [get_debug_ports u_ila_0/probe49]
connect_debug_port u_ila_0/probe49 [get_nets [list {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[0]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[1]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[2]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[3]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[4]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[5]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[6]} {DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WSTRB[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe50]
set_property port_width 64 [get_debug_ports u_ila_0/probe50]
connect_debug_port u_ila_0/probe50 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARADDR[0]} {DUT/top_i/S08_AXI_0_1_ARADDR[1]} {DUT/top_i/S08_AXI_0_1_ARADDR[2]} {DUT/top_i/S08_AXI_0_1_ARADDR[3]} {DUT/top_i/S08_AXI_0_1_ARADDR[4]} {DUT/top_i/S08_AXI_0_1_ARADDR[5]} {DUT/top_i/S08_AXI_0_1_ARADDR[6]} {DUT/top_i/S08_AXI_0_1_ARADDR[7]} {DUT/top_i/S08_AXI_0_1_ARADDR[8]} {DUT/top_i/S08_AXI_0_1_ARADDR[9]} {DUT/top_i/S08_AXI_0_1_ARADDR[10]} {DUT/top_i/S08_AXI_0_1_ARADDR[11]} {DUT/top_i/S08_AXI_0_1_ARADDR[12]} {DUT/top_i/S08_AXI_0_1_ARADDR[13]} {DUT/top_i/S08_AXI_0_1_ARADDR[14]} {DUT/top_i/S08_AXI_0_1_ARADDR[15]} {DUT/top_i/S08_AXI_0_1_ARADDR[16]} {DUT/top_i/S08_AXI_0_1_ARADDR[17]} {DUT/top_i/S08_AXI_0_1_ARADDR[18]} {DUT/top_i/S08_AXI_0_1_ARADDR[19]} {DUT/top_i/S08_AXI_0_1_ARADDR[20]} {DUT/top_i/S08_AXI_0_1_ARADDR[21]} {DUT/top_i/S08_AXI_0_1_ARADDR[22]} {DUT/top_i/S08_AXI_0_1_ARADDR[23]} {DUT/top_i/S08_AXI_0_1_ARADDR[24]} {DUT/top_i/S08_AXI_0_1_ARADDR[25]} {DUT/top_i/S08_AXI_0_1_ARADDR[26]} {DUT/top_i/S08_AXI_0_1_ARADDR[27]} {DUT/top_i/S08_AXI_0_1_ARADDR[28]} {DUT/top_i/S08_AXI_0_1_ARADDR[29]} {DUT/top_i/S08_AXI_0_1_ARADDR[30]} {DUT/top_i/S08_AXI_0_1_ARADDR[31]} {DUT/top_i/S08_AXI_0_1_ARADDR[32]} {DUT/top_i/S08_AXI_0_1_ARADDR[33]} {DUT/top_i/S08_AXI_0_1_ARADDR[34]} {DUT/top_i/S08_AXI_0_1_ARADDR[35]} {DUT/top_i/S08_AXI_0_1_ARADDR[36]} {DUT/top_i/S08_AXI_0_1_ARADDR[37]} {DUT/top_i/S08_AXI_0_1_ARADDR[38]} {DUT/top_i/S08_AXI_0_1_ARADDR[39]} {DUT/top_i/S08_AXI_0_1_ARADDR[40]} {DUT/top_i/S08_AXI_0_1_ARADDR[41]} {DUT/top_i/S08_AXI_0_1_ARADDR[42]} {DUT/top_i/S08_AXI_0_1_ARADDR[43]} {DUT/top_i/S08_AXI_0_1_ARADDR[44]} {DUT/top_i/S08_AXI_0_1_ARADDR[45]} {DUT/top_i/S08_AXI_0_1_ARADDR[46]} {DUT/top_i/S08_AXI_0_1_ARADDR[47]} {DUT/top_i/S08_AXI_0_1_ARADDR[48]} {DUT/top_i/S08_AXI_0_1_ARADDR[49]} {DUT/top_i/S08_AXI_0_1_ARADDR[50]} {DUT/top_i/S08_AXI_0_1_ARADDR[51]} {DUT/top_i/S08_AXI_0_1_ARADDR[52]} {DUT/top_i/S08_AXI_0_1_ARADDR[53]} {DUT/top_i/S08_AXI_0_1_ARADDR[54]} {DUT/top_i/S08_AXI_0_1_ARADDR[55]} {DUT/top_i/S08_AXI_0_1_ARADDR[56]} {DUT/top_i/S08_AXI_0_1_ARADDR[57]} {DUT/top_i/S08_AXI_0_1_ARADDR[58]} {DUT/top_i/S08_AXI_0_1_ARADDR[59]} {DUT/top_i/S08_AXI_0_1_ARADDR[60]} {DUT/top_i/S08_AXI_0_1_ARADDR[61]} {DUT/top_i/S08_AXI_0_1_ARADDR[62]} {DUT/top_i/S08_AXI_0_1_ARADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe51]
set_property port_width 2 [get_debug_ports u_ila_0/probe51]
connect_debug_port u_ila_0/probe51 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARBURST[0]} {DUT/top_i/S08_AXI_0_1_ARBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe52]
set_property port_width 4 [get_debug_ports u_ila_0/probe52]
connect_debug_port u_ila_0/probe52 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARCACHE[0]} {DUT/top_i/S08_AXI_0_1_ARCACHE[1]} {DUT/top_i/S08_AXI_0_1_ARCACHE[2]} {DUT/top_i/S08_AXI_0_1_ARCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe53]
set_property port_width 4 [get_debug_ports u_ila_0/probe53]
connect_debug_port u_ila_0/probe53 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARID[0]} {DUT/top_i/S08_AXI_0_1_ARID[1]} {DUT/top_i/S08_AXI_0_1_ARID[2]} {DUT/top_i/S08_AXI_0_1_ARID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe54]
set_property port_width 8 [get_debug_ports u_ila_0/probe54]
connect_debug_port u_ila_0/probe54 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARLEN[0]} {DUT/top_i/S08_AXI_0_1_ARLEN[1]} {DUT/top_i/S08_AXI_0_1_ARLEN[2]} {DUT/top_i/S08_AXI_0_1_ARLEN[3]} {DUT/top_i/S08_AXI_0_1_ARLEN[4]} {DUT/top_i/S08_AXI_0_1_ARLEN[5]} {DUT/top_i/S08_AXI_0_1_ARLEN[6]} {DUT/top_i/S08_AXI_0_1_ARLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe55]
set_property port_width 3 [get_debug_ports u_ila_0/probe55]
connect_debug_port u_ila_0/probe55 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARPROT[0]} {DUT/top_i/S08_AXI_0_1_ARPROT[1]} {DUT/top_i/S08_AXI_0_1_ARPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe56]
set_property port_width 4 [get_debug_ports u_ila_0/probe56]
connect_debug_port u_ila_0/probe56 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARQOS[0]} {DUT/top_i/S08_AXI_0_1_ARQOS[1]} {DUT/top_i/S08_AXI_0_1_ARQOS[2]} {DUT/top_i/S08_AXI_0_1_ARQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe57]
set_property port_width 4 [get_debug_ports u_ila_0/probe57]
connect_debug_port u_ila_0/probe57 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARREGION[0]} {DUT/top_i/S08_AXI_0_1_ARREGION[1]} {DUT/top_i/S08_AXI_0_1_ARREGION[2]} {DUT/top_i/S08_AXI_0_1_ARREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe58]
set_property port_width 3 [get_debug_ports u_ila_0/probe58]
connect_debug_port u_ila_0/probe58 [get_nets [list {DUT/top_i/S08_AXI_0_1_ARSIZE[0]} {DUT/top_i/S08_AXI_0_1_ARSIZE[1]} {DUT/top_i/S08_AXI_0_1_ARSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe59]
set_property port_width 64 [get_debug_ports u_ila_0/probe59]
connect_debug_port u_ila_0/probe59 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWADDR[0]} {DUT/top_i/S08_AXI_0_1_AWADDR[1]} {DUT/top_i/S08_AXI_0_1_AWADDR[2]} {DUT/top_i/S08_AXI_0_1_AWADDR[3]} {DUT/top_i/S08_AXI_0_1_AWADDR[4]} {DUT/top_i/S08_AXI_0_1_AWADDR[5]} {DUT/top_i/S08_AXI_0_1_AWADDR[6]} {DUT/top_i/S08_AXI_0_1_AWADDR[7]} {DUT/top_i/S08_AXI_0_1_AWADDR[8]} {DUT/top_i/S08_AXI_0_1_AWADDR[9]} {DUT/top_i/S08_AXI_0_1_AWADDR[10]} {DUT/top_i/S08_AXI_0_1_AWADDR[11]} {DUT/top_i/S08_AXI_0_1_AWADDR[12]} {DUT/top_i/S08_AXI_0_1_AWADDR[13]} {DUT/top_i/S08_AXI_0_1_AWADDR[14]} {DUT/top_i/S08_AXI_0_1_AWADDR[15]} {DUT/top_i/S08_AXI_0_1_AWADDR[16]} {DUT/top_i/S08_AXI_0_1_AWADDR[17]} {DUT/top_i/S08_AXI_0_1_AWADDR[18]} {DUT/top_i/S08_AXI_0_1_AWADDR[19]} {DUT/top_i/S08_AXI_0_1_AWADDR[20]} {DUT/top_i/S08_AXI_0_1_AWADDR[21]} {DUT/top_i/S08_AXI_0_1_AWADDR[22]} {DUT/top_i/S08_AXI_0_1_AWADDR[23]} {DUT/top_i/S08_AXI_0_1_AWADDR[24]} {DUT/top_i/S08_AXI_0_1_AWADDR[25]} {DUT/top_i/S08_AXI_0_1_AWADDR[26]} {DUT/top_i/S08_AXI_0_1_AWADDR[27]} {DUT/top_i/S08_AXI_0_1_AWADDR[28]} {DUT/top_i/S08_AXI_0_1_AWADDR[29]} {DUT/top_i/S08_AXI_0_1_AWADDR[30]} {DUT/top_i/S08_AXI_0_1_AWADDR[31]} {DUT/top_i/S08_AXI_0_1_AWADDR[32]} {DUT/top_i/S08_AXI_0_1_AWADDR[33]} {DUT/top_i/S08_AXI_0_1_AWADDR[34]} {DUT/top_i/S08_AXI_0_1_AWADDR[35]} {DUT/top_i/S08_AXI_0_1_AWADDR[36]} {DUT/top_i/S08_AXI_0_1_AWADDR[37]} {DUT/top_i/S08_AXI_0_1_AWADDR[38]} {DUT/top_i/S08_AXI_0_1_AWADDR[39]} {DUT/top_i/S08_AXI_0_1_AWADDR[40]} {DUT/top_i/S08_AXI_0_1_AWADDR[41]} {DUT/top_i/S08_AXI_0_1_AWADDR[42]} {DUT/top_i/S08_AXI_0_1_AWADDR[43]} {DUT/top_i/S08_AXI_0_1_AWADDR[44]} {DUT/top_i/S08_AXI_0_1_AWADDR[45]} {DUT/top_i/S08_AXI_0_1_AWADDR[46]} {DUT/top_i/S08_AXI_0_1_AWADDR[47]} {DUT/top_i/S08_AXI_0_1_AWADDR[48]} {DUT/top_i/S08_AXI_0_1_AWADDR[49]} {DUT/top_i/S08_AXI_0_1_AWADDR[50]} {DUT/top_i/S08_AXI_0_1_AWADDR[51]} {DUT/top_i/S08_AXI_0_1_AWADDR[52]} {DUT/top_i/S08_AXI_0_1_AWADDR[53]} {DUT/top_i/S08_AXI_0_1_AWADDR[54]} {DUT/top_i/S08_AXI_0_1_AWADDR[55]} {DUT/top_i/S08_AXI_0_1_AWADDR[56]} {DUT/top_i/S08_AXI_0_1_AWADDR[57]} {DUT/top_i/S08_AXI_0_1_AWADDR[58]} {DUT/top_i/S08_AXI_0_1_AWADDR[59]} {DUT/top_i/S08_AXI_0_1_AWADDR[60]} {DUT/top_i/S08_AXI_0_1_AWADDR[61]} {DUT/top_i/S08_AXI_0_1_AWADDR[62]} {DUT/top_i/S08_AXI_0_1_AWADDR[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe60]
set_property port_width 2 [get_debug_ports u_ila_0/probe60]
connect_debug_port u_ila_0/probe60 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWBURST[0]} {DUT/top_i/S08_AXI_0_1_AWBURST[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe61]
set_property port_width 4 [get_debug_ports u_ila_0/probe61]
connect_debug_port u_ila_0/probe61 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWCACHE[0]} {DUT/top_i/S08_AXI_0_1_AWCACHE[1]} {DUT/top_i/S08_AXI_0_1_AWCACHE[2]} {DUT/top_i/S08_AXI_0_1_AWCACHE[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe62]
set_property port_width 4 [get_debug_ports u_ila_0/probe62]
connect_debug_port u_ila_0/probe62 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWID[0]} {DUT/top_i/S08_AXI_0_1_AWID[1]} {DUT/top_i/S08_AXI_0_1_AWID[2]} {DUT/top_i/S08_AXI_0_1_AWID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe63]
set_property port_width 8 [get_debug_ports u_ila_0/probe63]
connect_debug_port u_ila_0/probe63 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWLEN[0]} {DUT/top_i/S08_AXI_0_1_AWLEN[1]} {DUT/top_i/S08_AXI_0_1_AWLEN[2]} {DUT/top_i/S08_AXI_0_1_AWLEN[3]} {DUT/top_i/S08_AXI_0_1_AWLEN[4]} {DUT/top_i/S08_AXI_0_1_AWLEN[5]} {DUT/top_i/S08_AXI_0_1_AWLEN[6]} {DUT/top_i/S08_AXI_0_1_AWLEN[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe64]
set_property port_width 3 [get_debug_ports u_ila_0/probe64]
connect_debug_port u_ila_0/probe64 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWPROT[0]} {DUT/top_i/S08_AXI_0_1_AWPROT[1]} {DUT/top_i/S08_AXI_0_1_AWPROT[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe65]
set_property port_width 4 [get_debug_ports u_ila_0/probe65]
connect_debug_port u_ila_0/probe65 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWQOS[0]} {DUT/top_i/S08_AXI_0_1_AWQOS[1]} {DUT/top_i/S08_AXI_0_1_AWQOS[2]} {DUT/top_i/S08_AXI_0_1_AWQOS[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe66]
set_property port_width 4 [get_debug_ports u_ila_0/probe66]
connect_debug_port u_ila_0/probe66 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWREGION[0]} {DUT/top_i/S08_AXI_0_1_AWREGION[1]} {DUT/top_i/S08_AXI_0_1_AWREGION[2]} {DUT/top_i/S08_AXI_0_1_AWREGION[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe67]
set_property port_width 3 [get_debug_ports u_ila_0/probe67]
connect_debug_port u_ila_0/probe67 [get_nets [list {DUT/top_i/S08_AXI_0_1_AWSIZE[0]} {DUT/top_i/S08_AXI_0_1_AWSIZE[1]} {DUT/top_i/S08_AXI_0_1_AWSIZE[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe68]
set_property port_width 4 [get_debug_ports u_ila_0/probe68]
connect_debug_port u_ila_0/probe68 [get_nets [list {DUT/top_i/S08_AXI_0_1_BID[0]} {DUT/top_i/S08_AXI_0_1_BID[1]} {DUT/top_i/S08_AXI_0_1_BID[2]} {DUT/top_i/S08_AXI_0_1_BID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe69]
set_property port_width 2 [get_debug_ports u_ila_0/probe69]
connect_debug_port u_ila_0/probe69 [get_nets [list {DUT/top_i/S08_AXI_0_1_BRESP[0]} {DUT/top_i/S08_AXI_0_1_BRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe70]
set_property port_width 64 [get_debug_ports u_ila_0/probe70]
connect_debug_port u_ila_0/probe70 [get_nets [list {DUT/top_i/S08_AXI_0_1_RDATA[0]} {DUT/top_i/S08_AXI_0_1_RDATA[1]} {DUT/top_i/S08_AXI_0_1_RDATA[2]} {DUT/top_i/S08_AXI_0_1_RDATA[3]} {DUT/top_i/S08_AXI_0_1_RDATA[4]} {DUT/top_i/S08_AXI_0_1_RDATA[5]} {DUT/top_i/S08_AXI_0_1_RDATA[6]} {DUT/top_i/S08_AXI_0_1_RDATA[7]} {DUT/top_i/S08_AXI_0_1_RDATA[8]} {DUT/top_i/S08_AXI_0_1_RDATA[9]} {DUT/top_i/S08_AXI_0_1_RDATA[10]} {DUT/top_i/S08_AXI_0_1_RDATA[11]} {DUT/top_i/S08_AXI_0_1_RDATA[12]} {DUT/top_i/S08_AXI_0_1_RDATA[13]} {DUT/top_i/S08_AXI_0_1_RDATA[14]} {DUT/top_i/S08_AXI_0_1_RDATA[15]} {DUT/top_i/S08_AXI_0_1_RDATA[16]} {DUT/top_i/S08_AXI_0_1_RDATA[17]} {DUT/top_i/S08_AXI_0_1_RDATA[18]} {DUT/top_i/S08_AXI_0_1_RDATA[19]} {DUT/top_i/S08_AXI_0_1_RDATA[20]} {DUT/top_i/S08_AXI_0_1_RDATA[21]} {DUT/top_i/S08_AXI_0_1_RDATA[22]} {DUT/top_i/S08_AXI_0_1_RDATA[23]} {DUT/top_i/S08_AXI_0_1_RDATA[24]} {DUT/top_i/S08_AXI_0_1_RDATA[25]} {DUT/top_i/S08_AXI_0_1_RDATA[26]} {DUT/top_i/S08_AXI_0_1_RDATA[27]} {DUT/top_i/S08_AXI_0_1_RDATA[28]} {DUT/top_i/S08_AXI_0_1_RDATA[29]} {DUT/top_i/S08_AXI_0_1_RDATA[30]} {DUT/top_i/S08_AXI_0_1_RDATA[31]} {DUT/top_i/S08_AXI_0_1_RDATA[32]} {DUT/top_i/S08_AXI_0_1_RDATA[33]} {DUT/top_i/S08_AXI_0_1_RDATA[34]} {DUT/top_i/S08_AXI_0_1_RDATA[35]} {DUT/top_i/S08_AXI_0_1_RDATA[36]} {DUT/top_i/S08_AXI_0_1_RDATA[37]} {DUT/top_i/S08_AXI_0_1_RDATA[38]} {DUT/top_i/S08_AXI_0_1_RDATA[39]} {DUT/top_i/S08_AXI_0_1_RDATA[40]} {DUT/top_i/S08_AXI_0_1_RDATA[41]} {DUT/top_i/S08_AXI_0_1_RDATA[42]} {DUT/top_i/S08_AXI_0_1_RDATA[43]} {DUT/top_i/S08_AXI_0_1_RDATA[44]} {DUT/top_i/S08_AXI_0_1_RDATA[45]} {DUT/top_i/S08_AXI_0_1_RDATA[46]} {DUT/top_i/S08_AXI_0_1_RDATA[47]} {DUT/top_i/S08_AXI_0_1_RDATA[48]} {DUT/top_i/S08_AXI_0_1_RDATA[49]} {DUT/top_i/S08_AXI_0_1_RDATA[50]} {DUT/top_i/S08_AXI_0_1_RDATA[51]} {DUT/top_i/S08_AXI_0_1_RDATA[52]} {DUT/top_i/S08_AXI_0_1_RDATA[53]} {DUT/top_i/S08_AXI_0_1_RDATA[54]} {DUT/top_i/S08_AXI_0_1_RDATA[55]} {DUT/top_i/S08_AXI_0_1_RDATA[56]} {DUT/top_i/S08_AXI_0_1_RDATA[57]} {DUT/top_i/S08_AXI_0_1_RDATA[58]} {DUT/top_i/S08_AXI_0_1_RDATA[59]} {DUT/top_i/S08_AXI_0_1_RDATA[60]} {DUT/top_i/S08_AXI_0_1_RDATA[61]} {DUT/top_i/S08_AXI_0_1_RDATA[62]} {DUT/top_i/S08_AXI_0_1_RDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe71]
set_property port_width 4 [get_debug_ports u_ila_0/probe71]
connect_debug_port u_ila_0/probe71 [get_nets [list {DUT/top_i/S08_AXI_0_1_RID[0]} {DUT/top_i/S08_AXI_0_1_RID[1]} {DUT/top_i/S08_AXI_0_1_RID[2]} {DUT/top_i/S08_AXI_0_1_RID[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe72]
set_property port_width 2 [get_debug_ports u_ila_0/probe72]
connect_debug_port u_ila_0/probe72 [get_nets [list {DUT/top_i/S08_AXI_0_1_RRESP[0]} {DUT/top_i/S08_AXI_0_1_RRESP[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe73]
set_property port_width 64 [get_debug_ports u_ila_0/probe73]
connect_debug_port u_ila_0/probe73 [get_nets [list {DUT/top_i/S08_AXI_0_1_WDATA[0]} {DUT/top_i/S08_AXI_0_1_WDATA[1]} {DUT/top_i/S08_AXI_0_1_WDATA[2]} {DUT/top_i/S08_AXI_0_1_WDATA[3]} {DUT/top_i/S08_AXI_0_1_WDATA[4]} {DUT/top_i/S08_AXI_0_1_WDATA[5]} {DUT/top_i/S08_AXI_0_1_WDATA[6]} {DUT/top_i/S08_AXI_0_1_WDATA[7]} {DUT/top_i/S08_AXI_0_1_WDATA[8]} {DUT/top_i/S08_AXI_0_1_WDATA[9]} {DUT/top_i/S08_AXI_0_1_WDATA[10]} {DUT/top_i/S08_AXI_0_1_WDATA[11]} {DUT/top_i/S08_AXI_0_1_WDATA[12]} {DUT/top_i/S08_AXI_0_1_WDATA[13]} {DUT/top_i/S08_AXI_0_1_WDATA[14]} {DUT/top_i/S08_AXI_0_1_WDATA[15]} {DUT/top_i/S08_AXI_0_1_WDATA[16]} {DUT/top_i/S08_AXI_0_1_WDATA[17]} {DUT/top_i/S08_AXI_0_1_WDATA[18]} {DUT/top_i/S08_AXI_0_1_WDATA[19]} {DUT/top_i/S08_AXI_0_1_WDATA[20]} {DUT/top_i/S08_AXI_0_1_WDATA[21]} {DUT/top_i/S08_AXI_0_1_WDATA[22]} {DUT/top_i/S08_AXI_0_1_WDATA[23]} {DUT/top_i/S08_AXI_0_1_WDATA[24]} {DUT/top_i/S08_AXI_0_1_WDATA[25]} {DUT/top_i/S08_AXI_0_1_WDATA[26]} {DUT/top_i/S08_AXI_0_1_WDATA[27]} {DUT/top_i/S08_AXI_0_1_WDATA[28]} {DUT/top_i/S08_AXI_0_1_WDATA[29]} {DUT/top_i/S08_AXI_0_1_WDATA[30]} {DUT/top_i/S08_AXI_0_1_WDATA[31]} {DUT/top_i/S08_AXI_0_1_WDATA[32]} {DUT/top_i/S08_AXI_0_1_WDATA[33]} {DUT/top_i/S08_AXI_0_1_WDATA[34]} {DUT/top_i/S08_AXI_0_1_WDATA[35]} {DUT/top_i/S08_AXI_0_1_WDATA[36]} {DUT/top_i/S08_AXI_0_1_WDATA[37]} {DUT/top_i/S08_AXI_0_1_WDATA[38]} {DUT/top_i/S08_AXI_0_1_WDATA[39]} {DUT/top_i/S08_AXI_0_1_WDATA[40]} {DUT/top_i/S08_AXI_0_1_WDATA[41]} {DUT/top_i/S08_AXI_0_1_WDATA[42]} {DUT/top_i/S08_AXI_0_1_WDATA[43]} {DUT/top_i/S08_AXI_0_1_WDATA[44]} {DUT/top_i/S08_AXI_0_1_WDATA[45]} {DUT/top_i/S08_AXI_0_1_WDATA[46]} {DUT/top_i/S08_AXI_0_1_WDATA[47]} {DUT/top_i/S08_AXI_0_1_WDATA[48]} {DUT/top_i/S08_AXI_0_1_WDATA[49]} {DUT/top_i/S08_AXI_0_1_WDATA[50]} {DUT/top_i/S08_AXI_0_1_WDATA[51]} {DUT/top_i/S08_AXI_0_1_WDATA[52]} {DUT/top_i/S08_AXI_0_1_WDATA[53]} {DUT/top_i/S08_AXI_0_1_WDATA[54]} {DUT/top_i/S08_AXI_0_1_WDATA[55]} {DUT/top_i/S08_AXI_0_1_WDATA[56]} {DUT/top_i/S08_AXI_0_1_WDATA[57]} {DUT/top_i/S08_AXI_0_1_WDATA[58]} {DUT/top_i/S08_AXI_0_1_WDATA[59]} {DUT/top_i/S08_AXI_0_1_WDATA[60]} {DUT/top_i/S08_AXI_0_1_WDATA[61]} {DUT/top_i/S08_AXI_0_1_WDATA[62]} {DUT/top_i/S08_AXI_0_1_WDATA[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe74]
set_property port_width 8 [get_debug_ports u_ila_0/probe74]
connect_debug_port u_ila_0/probe74 [get_nets [list {DUT/top_i/S08_AXI_0_1_WSTRB[0]} {DUT/top_i/S08_AXI_0_1_WSTRB[1]} {DUT/top_i/S08_AXI_0_1_WSTRB[2]} {DUT/top_i/S08_AXI_0_1_WSTRB[3]} {DUT/top_i/S08_AXI_0_1_WSTRB[4]} {DUT/top_i/S08_AXI_0_1_WSTRB[5]} {DUT/top_i/S08_AXI_0_1_WSTRB[6]} {DUT/top_i/S08_AXI_0_1_WSTRB[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe75]
set_property port_width 1 [get_debug_ports u_ila_0/probe75]
connect_debug_port u_ila_0/probe75 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe76]
set_property port_width 1 [get_debug_ports u_ila_0/probe76]
connect_debug_port u_ila_0/probe76 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe77]
set_property port_width 1 [get_debug_ports u_ila_0/probe77]
connect_debug_port u_ila_0/probe77 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe78]
set_property port_width 1 [get_debug_ports u_ila_0/probe78]
connect_debug_port u_ila_0/probe78 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe79]
set_property port_width 1 [get_debug_ports u_ila_0/probe79]
connect_debug_port u_ila_0/probe79 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe80]
set_property port_width 1 [get_debug_ports u_ila_0/probe80]
connect_debug_port u_ila_0/probe80 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_AWVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe81]
set_property port_width 1 [get_debug_ports u_ila_0/probe81]
connect_debug_port u_ila_0/probe81 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe82]
set_property port_width 1 [get_debug_ports u_ila_0/probe82]
connect_debug_port u_ila_0/probe82 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_BVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe83]
set_property port_width 1 [get_debug_ports u_ila_0/probe83]
connect_debug_port u_ila_0/probe83 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe84]
set_property port_width 1 [get_debug_ports u_ila_0/probe84]
connect_debug_port u_ila_0/probe84 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe85]
set_property port_width 1 [get_debug_ports u_ila_0/probe85]
connect_debug_port u_ila_0/probe85 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_RVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe86]
set_property port_width 1 [get_debug_ports u_ila_0/probe86]
connect_debug_port u_ila_0/probe86 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe87]
set_property port_width 1 [get_debug_ports u_ila_0/probe87]
connect_debug_port u_ila_0/probe87 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe88]
set_property port_width 1 [get_debug_ports u_ila_0/probe88]
connect_debug_port u_ila_0/probe88 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_DMEM_WVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe89]
set_property port_width 1 [get_debug_ports u_ila_0/probe89]
connect_debug_port u_ila_0/probe89 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe90]
set_property port_width 1 [get_debug_ports u_ila_0/probe90]
connect_debug_port u_ila_0/probe90 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe91]
set_property port_width 1 [get_debug_ports u_ila_0/probe91]
connect_debug_port u_ila_0/probe91 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe92]
set_property port_width 1 [get_debug_ports u_ila_0/probe92]
connect_debug_port u_ila_0/probe92 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe93]
set_property port_width 1 [get_debug_ports u_ila_0/probe93]
connect_debug_port u_ila_0/probe93 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe94]
set_property port_width 1 [get_debug_ports u_ila_0/probe94]
connect_debug_port u_ila_0/probe94 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_AWVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe95]
set_property port_width 1 [get_debug_ports u_ila_0/probe95]
connect_debug_port u_ila_0/probe95 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe96]
set_property port_width 1 [get_debug_ports u_ila_0/probe96]
connect_debug_port u_ila_0/probe96 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_BVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe97]
set_property port_width 1 [get_debug_ports u_ila_0/probe97]
connect_debug_port u_ila_0/probe97 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe98]
set_property port_width 1 [get_debug_ports u_ila_0/probe98]
connect_debug_port u_ila_0/probe98 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe99]
set_property port_width 1 [get_debug_ports u_ila_0/probe99]
connect_debug_port u_ila_0/probe99 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_RVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe100]
set_property port_width 1 [get_debug_ports u_ila_0/probe100]
connect_debug_port u_ila_0/probe100 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe101]
set_property port_width 1 [get_debug_ports u_ila_0/probe101]
connect_debug_port u_ila_0/probe101 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe102]
set_property port_width 1 [get_debug_ports u_ila_0/probe102]
connect_debug_port u_ila_0/probe102 [get_nets [list DUT/top_i/bsv_riscv_flute_ADFI_0_M_AXI_IMEM_WVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe103]
set_property port_width 1 [get_debug_ports u_ila_0/probe103]
connect_debug_port u_ila_0/probe103 [get_nets [list DUT/top_i/core_1_rst_n_Res]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe104]
set_property port_width 1 [get_debug_ports u_ila_0/probe104]
connect_debug_port u_ila_0/probe104 [get_nets [list DUT/top_i/S08_AXI_0_1_ARLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe105]
set_property port_width 1 [get_debug_ports u_ila_0/probe105]
connect_debug_port u_ila_0/probe105 [get_nets [list DUT/top_i/S08_AXI_0_1_ARREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe106]
set_property port_width 1 [get_debug_ports u_ila_0/probe106]
connect_debug_port u_ila_0/probe106 [get_nets [list DUT/top_i/S08_AXI_0_1_ARVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe107]
set_property port_width 1 [get_debug_ports u_ila_0/probe107]
connect_debug_port u_ila_0/probe107 [get_nets [list DUT/top_i/S08_AXI_0_1_AWLOCK]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe108]
set_property port_width 1 [get_debug_ports u_ila_0/probe108]
connect_debug_port u_ila_0/probe108 [get_nets [list DUT/top_i/S08_AXI_0_1_AWREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe109]
set_property port_width 1 [get_debug_ports u_ila_0/probe109]
connect_debug_port u_ila_0/probe109 [get_nets [list DUT/top_i/S08_AXI_0_1_AWVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe110]
set_property port_width 1 [get_debug_ports u_ila_0/probe110]
connect_debug_port u_ila_0/probe110 [get_nets [list DUT/top_i/S08_AXI_0_1_BREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe111]
set_property port_width 1 [get_debug_ports u_ila_0/probe111]
connect_debug_port u_ila_0/probe111 [get_nets [list DUT/top_i/S08_AXI_0_1_BVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe112]
set_property port_width 1 [get_debug_ports u_ila_0/probe112]
connect_debug_port u_ila_0/probe112 [get_nets [list DUT/top_i/S08_AXI_0_1_RLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe113]
set_property port_width 1 [get_debug_ports u_ila_0/probe113]
connect_debug_port u_ila_0/probe113 [get_nets [list DUT/top_i/S08_AXI_0_1_RREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe114]
set_property port_width 1 [get_debug_ports u_ila_0/probe114]
connect_debug_port u_ila_0/probe114 [get_nets [list DUT/top_i/S08_AXI_0_1_RVALID]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe115]
set_property port_width 1 [get_debug_ports u_ila_0/probe115]
connect_debug_port u_ila_0/probe115 [get_nets [list DUT/top_i/S08_AXI_0_1_WLAST]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe116]
set_property port_width 1 [get_debug_ports u_ila_0/probe116]
connect_debug_port u_ila_0/probe116 [get_nets [list DUT/top_i/S08_AXI_0_1_WREADY]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe117]
set_property port_width 1 [get_debug_ports u_ila_0/probe117]
connect_debug_port u_ila_0/probe117 [get_nets [list DUT/top_i/S08_AXI_0_1_WVALID]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets ARIANE_CLK]
