Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb 10 17:29:04 2019
| Host         : DESKTOP-MV4G04O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file KeyboardMain_control_sets_placed.rpt
| Design       : KeyboardMain
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              59 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              50 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|       Clock Signal      |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG          | Reader/comp_vect_reg[0]                     | Reader/tempUni_reg[3]_0                     |                2 |              4 |
|  clk_IBUF_BUFG          | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 | SegDriv/segmentSel[3]_i_1_n_0               |                1 |              4 |
|  clk_IBUF_BUFG          | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 |                                             |                1 |              7 |
|  clk_IBUF_BUFG          | Reader/psdout[7]_i_1_n_0                    |                                             |                4 |              8 |
|  clk_IBUF_BUFG          | Reader/dbps2clk/sel                         | Reader/dbps2clk/counter_set                 |                2 |             10 |
|  clk_IBUF_BUFG          |                                             |                                             |                6 |             11 |
| ~Reader/dbps2clk/fpsclk |                                             |                                             |                3 |             11 |
|  clk_IBUF_BUFG          | SFM/tempTen                                 |                                             |                3 |             12 |
|  clk_IBUF_BUFG          |                                             | SegDriv/divCnt0_inferred__0/i__carry__2_n_0 |                8 |             32 |
|  clk_IBUF_BUFG          | Reader/comp_vect_reg[0]                     |                                             |                8 |             32 |
|  clk_IBUF_BUFG          | Reader/dbps2clk/dcount_reg[0]               | Reader/dbps2clk/dcount                      |                8 |             32 |
+-------------------------+---------------------------------------------+---------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     2 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 12     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


