# CMOS-Inverter-Design-and-Analysis-using-GPDK-180nm-Technology-Node
– Designed and simulated a CMOS inverter using the GPDK 180nm technology node in Cadence Virtuoso, with a focus on optimizing for equal rise and fall times. – Performed comprehensive DC and AC analysis to evaluate the performance metrics of the CMOS inverter
