Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec 29 15:13:35 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pmod_top_control_sets_placed.rpt
| Design       : pmod_top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |            1477 |         1327 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | i_pmod_lcd/rst_i_1_n_0                       | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | i_pmod_lcd/spi_dc_i_1_n_0                    | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | i_pmod_lcd/FSM_sequential_fsm_spi[4]_i_1_n_0 | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | i_pmod_lcd/cnt_bit[0]_124                    | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | i_pmod_lcd/write_cmd[0]                      | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | i_pmod_lcd/cnt_pix                           | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                4 |             15 |         3.75 |
|  clk_IBUF_BUFG | i_pmod_lcd/cnt_delay[22]_i_1_n_0             | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |                9 |             23 |         2.56 |
|  clk_IBUF_BUFG |                                              | i_pmod_lcd/FSM_sequential_fsm_phy[1]_i_2_n_0 |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG |                                              | i_pmod_lcd/rgb_hor[25][23]_i_2_n_0           |             1315 |           1445 |         1.10 |
+----------------+----------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


