

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>GCN asm Tutorial &mdash; ReadTheDocs-Breathe 1.0.0 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" /> 

  
  <script src="../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../index.html" class="icon icon-home"> ReadTheDocs-Breathe
          

          
          </a>

          
            
            
              <div class="version">
                1.0
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../ROCm.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Current_Release_Notes/Current-Release-Notes.html">Current Release Notes</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Installation_Guide/Installation-Guide.html">ROCm Installation Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Programming_Guides/Programming-Guides.html">Programming Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_GPU_Tunning_Guides/ROCm-GPU-Tunning-Guides.html">ROCm GPU Tuning Guides</a></li>
<li class="toctree-l1"><a class="reference internal" href="../GCN_ISA_Manuals/GCN-ISA-Manuals.html">GCN ISA Manuals</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_API_References/ROCm-API-References.html">ROCm API References</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_Tools/ROCm-Tools.html">ROCm Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_Libraries/ROCm_Libraries.html">ROCm Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_Compiler_SDK/ROCm-Compiler-SDK.html">ROCm Compiler SDK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_System_Managment/ROCm-System-Managment.html">ROCm System Management</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_Virtualization_Containers/ROCm-Virtualization-&amp;-Containers.html">ROCm Virtualization &amp; Containers</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Remote_Device_Programming/Remote-Device-Programming.html">Remote Device Programming</a></li>
<li class="toctree-l1"><a class="reference internal" href="Deep-learning.html">Deep Learning on ROCm</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Other_Solutions/Other-Solutions.html">System Level Debug</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Tutorial/Tutorial.html">Tutorial</a></li>
<li class="toctree-l1"><a class="reference internal" href="../ROCm_Glossary/ROCm-Glossary.html">ROCm Glossary</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">ReadTheDocs-Breathe</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../index.html">Docs</a> &raquo;</li>
        
      <li>GCN asm Tutorial</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../_sources/Deep_learning/GCN-asm-tutorial.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="gcn-asm-tutorial">
<span id="id1"></span><h1>GCN asm Tutorial<a class="headerlink" href="#gcn-asm-tutorial" title="Permalink to this headline">¶</a></h1>
<div class="section" id="the-art-of-amdgcn-assembly-how-to-bend-the-machine-to-your-will">
<h2>The Art of AMDGCN Assembly: How to Bend the Machine to Your Will<a class="headerlink" href="#the-art-of-amdgcn-assembly-how-to-bend-the-machine-to-your-will" title="Permalink to this headline">¶</a></h2>
<p>The ability to write code in assembly is essential to achieving the best performance for a GPU program. In a <a class="reference external" href="gpuopen.com/rocm-with-harmony-combining-opencl-hcc-hsa-in-a-single-program/">previous blog</a> we described how to combine several languages in a single program using ROCm and Hsaco. This article explains how to produce Hsaco from assembly code and also takes a closer look at some new features of the GCN architecture. I’d like to thank Ilya Perminov of Luxsoft for co-authoring this blog post. Programs written for GPUs should achieve the highest performance possible. Even carefully written ones, however, won’t always employ 100% of the GPU’s capabilities. Some reasons are the following:</p>
<blockquote>
<div><ul class="simple">
<li>The program may be written in a high level language that does not expose all of the features available on the hardware.</li>
<li>The compiler is unable to produce optimal ISA code, either because the compiler needs to ‘play it safe’ while adhering to the        semantics of a language or because the compiler itself is generating un-optimized code.</li>
</ul>
</div></blockquote>
<p>Consider a program that uses one of GCN’s new features (source code is available on <a class="reference external" href="https://github.com/RadeonOpenCompute/LLVM-AMDGPU-Assembler-Extra">GitHub</a>). Recent hardware architecture updates—DPP and DS Permute instructions—enable efficient data sharing between wavefront lanes. To become more familiar with the instruction set, review the <a class="reference external" href="amd-dev.wpengine.netdna-cdn.com/wordpress/media/2013/07/AMD_GCN3_Instruction_Set_Architecture.pdf">GCN ISA Reference Guide</a>. Note: the assembler is currently experimental; some of syntax we describe may change.</p>
</div>
<div class="section" id="ds-permute-instructions">
<h2>DS Permute Instructions<a class="headerlink" href="#ds-permute-instructions" title="Permalink to this headline">¶</a></h2>
<p>Two new instructions, ds_permute_b32 and ds_bpermute_b32, allow VGPR data to move between lanes on the basis of an index from another VGPR. These instructions use LDS hardware to route data between the 64 lanes, but they don’t write to LDS memory. The difference between them is what to index: the source-lane ID or the destination-lane ID. In other words, ds_permute_b32 says “put my lane data in lane i,” and ds_bpermute_b32 says “read data from lane i.” The GCN ISA Reference Guide provides a more formal description. The test kernel is simple: read the initial data and indices from memory into GPRs, do the permutation in the GPRs and write the data back to memory. An analogous OpenCL kernel would have this form:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">__kernel</span> <span class="n">void</span> <span class="n">hello_world</span><span class="p">(</span><span class="n">__global</span> <span class="n">const</span> <span class="n">uint</span> <span class="o">*</span> <span class="ow">in</span><span class="p">,</span> <span class="n">__global</span> <span class="n">const</span> <span class="n">uint</span> <span class="o">*</span> <span class="n">index</span><span class="p">,</span> <span class="n">__global</span> <span class="n">uint</span> <span class="o">*</span> <span class="n">out</span><span class="p">)</span>
<span class="p">{</span>
    <span class="n">size_t</span> <span class="n">i</span> <span class="o">=</span> <span class="n">get_global_id</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
    <span class="n">out</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="ow">in</span><span class="p">[</span> <span class="n">index</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="p">];</span>
<span class="p">}</span>
</pre></div>
</div>
</div>
<div class="section" id="passing-parameters-to-a-kernel">
<h2>Passing Parameters to a Kernel<a class="headerlink" href="#passing-parameters-to-a-kernel" title="Permalink to this headline">¶</a></h2>
<p>Formal HSA arguments are passed to a kernel using a special read-only memory segment called kernarg. Before a wavefront starts, the base address of the kernarg segment is written to an SGPR pair. The memory layout of variables in kernarg must employ the same order as the list of kernel formal arguments, starting at offset 0, with no padding between variables—except to honor the requirements of natural alignment and any align qualifier. The example host program must create the kernarg segment and fill it with the buffer base addresses. The HSA host code might look like the following:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">/*</span>
<span class="o">*</span> <span class="n">This</span> <span class="ow">is</span> <span class="n">the</span> <span class="n">host</span><span class="o">-</span><span class="n">side</span> <span class="n">representation</span> <span class="n">of</span> <span class="n">the</span> <span class="n">kernel</span> <span class="n">arguments</span> <span class="n">that</span> <span class="n">the</span> <span class="n">simplePermute</span> <span class="n">kernel</span> <span class="n">expects</span><span class="o">.</span>
<span class="o">*/</span>
<span class="n">struct</span> <span class="n">simplePermute_args_t</span> <span class="p">{</span>
      <span class="n">uint32_t</span> <span class="o">*</span> <span class="ow">in</span><span class="p">;</span>
      <span class="n">uint32_t</span> <span class="o">*</span> <span class="n">index</span><span class="p">;</span>
      <span class="n">uint32_t</span> <span class="o">*</span> <span class="n">out</span><span class="p">;</span>
<span class="p">};</span>
<span class="o">/*</span>
 <span class="o">*</span> <span class="n">Allocate</span> <span class="n">the</span> <span class="n">kernel</span><span class="o">-</span><span class="n">argument</span> <span class="n">buffer</span> <span class="kn">from</span> <span class="nn">the</span> <span class="n">correct</span> <span class="n">region</span><span class="o">.</span>
<span class="o">*/</span>
<span class="n">hsa_status_t</span> <span class="n">status</span><span class="p">;</span>
<span class="n">simplePermute_args_t</span> <span class="o">*</span> <span class="n">args</span> <span class="o">=</span> <span class="n">NULL</span><span class="p">;</span>
<span class="n">status</span> <span class="o">=</span> <span class="n">hsa_memory_allocate</span><span class="p">(</span><span class="n">kernarg_region</span><span class="p">,</span> <span class="n">sizeof</span><span class="p">(</span><span class="n">simplePermute_args_t</span><span class="p">),</span> <span class="p">(</span><span class="n">void</span><span class="o">**</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">args</span><span class="p">));</span>
<span class="k">assert</span><span class="p">(</span><span class="n">HSA_STATUS_SUCCESS</span> <span class="o">==</span> <span class="n">status</span><span class="p">);</span>
<span class="n">aql</span><span class="o">-&gt;</span><span class="n">kernarg_address</span> <span class="o">=</span> <span class="n">args</span><span class="p">;</span>
<span class="o">/*</span>
<span class="o">*</span> <span class="n">Write</span> <span class="n">the</span> <span class="n">args</span> <span class="n">directly</span> <span class="n">to</span> <span class="n">the</span> <span class="n">kernargs</span> <span class="n">buffer</span><span class="p">;</span>
<span class="o">*</span> <span class="n">the</span> <span class="n">code</span> <span class="n">assumes</span> <span class="n">that</span> <span class="n">memory</span> <span class="ow">is</span> <span class="n">already</span> <span class="n">allocated</span> <span class="k">for</span> <span class="n">the</span>
<span class="o">*</span> <span class="n">buffers</span> <span class="n">that</span> <span class="n">in_ptr</span><span class="p">,</span> <span class="n">index_ptr</span> <span class="ow">and</span> <span class="n">out_ptr</span> <span class="n">point</span> <span class="n">to</span>
<span class="o">*/</span>
<span class="n">args</span><span class="o">-&gt;</span><span class="ow">in</span> <span class="o">=</span> <span class="n">in_ptr</span><span class="p">;</span>
<span class="n">args</span><span class="o">-&gt;</span><span class="n">index</span> <span class="o">=</span> <span class="n">index_ptr</span><span class="p">;</span>
<span class="n">args</span><span class="o">-&gt;</span><span class="n">out</span> <span class="o">=</span> <span class="n">out_ptr</span><span class="p">;</span>
</pre></div>
</div>
<p>The host program should also allocate memory for the in, index and out buffers. In the GitHub repository, all the run-time-related  stuff is hidden in the Dispatch and Buffer classes, so the sample code looks much cleaner:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span>// Create Kernarg segment
if (!AllocateKernarg(3 * sizeof(void*))) { return false; }

// Create buffers
Buffer *in, *index, *out;
in = AllocateBuffer(size);
index = AllocateBuffer(size);
out = AllocateBuffer(size);

// Fill Kernarg memory
Kernarg(in); // Add base pointer to “in” buffer
Kernarg(index); // Append base pointer to “index” buffer
Kernarg(out); // Append base pointer to “out” buffer
</pre></div>
</div>
<p>Initial Wavefront and Register State To launch a kernel in real hardware, the run time needs information about the kernel, such as</p>
<blockquote>
<div><blockquote>
<div><ul class="simple">
<li>The LDS size</li>
<li>The number of GPRs</li>
<li>Which registers need initialization before the kernel starts</li>
</ul>
</div></blockquote>
<p>All this data resides in the amd_kernel_code_t structure. A full description of the structure is available in the <a class="reference external" href="http://rocm-documentation.readthedocs.io/en/latest/ROCm_Compiler_SDK/ROCm-Codeobj-format.html?highlight=finalizer">AMDGPU-ABI</a>           specification. This is what it looks like in source code:</p>
</div></blockquote>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">.</span><span class="n">hsa_code_object_version</span> <span class="mi">2</span><span class="p">,</span><span class="mi">0</span>
<span class="o">.</span><span class="n">hsa_code_object_isa</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="s2">&quot;AMD&quot;</span><span class="p">,</span> <span class="s2">&quot;AMDGPU&quot;</span>

<span class="o">.</span><span class="n">text</span>
<span class="o">.</span><span class="n">p2align</span> <span class="mi">8</span>
<span class="o">.</span><span class="n">amdgpu_hsa_kernel</span> <span class="n">hello_world</span>

<span class="n">hello_world</span><span class="p">:</span>

<span class="o">.</span><span class="n">amd_kernel_code_t</span>
<span class="n">enable_sgpr_kernarg_segment_ptr</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">is_ptr64</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">compute_pgm_rsrc1_vgprs</span> <span class="o">=</span> <span class="mi">1</span>
<span class="n">compute_pgm_rsrc1_sgprs</span> <span class="o">=</span> <span class="mi">0</span>
<span class="n">compute_pgm_rsrc2_user_sgpr</span> <span class="o">=</span> <span class="mi">2</span>
<span class="n">kernarg_segment_byte_size</span> <span class="o">=</span> <span class="mi">24</span>
<span class="n">wavefront_sgpr_count</span> <span class="o">=</span> <span class="mi">8</span>
<span class="n">workitem_vgpr_count</span> <span class="o">=</span> <span class="mi">5</span>
<span class="o">.</span><span class="n">end_amd_kernel_code_t</span>

<span class="n">s_load_dwordx2</span>  <span class="n">s</span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">5</span><span class="p">],</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">],</span> <span class="mh">0x10</span>
<span class="n">s_load_dwordx4</span>  <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">3</span><span class="p">],</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">],</span> <span class="mh">0x00</span>
<span class="n">v_lshlrev_b32</span>  <span class="n">v0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">s_waitcnt</span>     <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">v_add_u32</span>     <span class="n">v1</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s2</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v2</span><span class="p">,</span> <span class="n">s3</span>
<span class="n">v_addc_u32</span>    <span class="n">v2</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>
<span class="n">v_add_u32</span>     <span class="n">v3</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s0</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v4</span><span class="p">,</span> <span class="n">s1</span>
<span class="n">v_addc_u32</span>    <span class="n">v4</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>
<span class="n">flat_load_dword</span>  <span class="n">v1</span><span class="p">,</span> <span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">2</span><span class="p">]</span>
<span class="n">flat_load_dword</span>  <span class="n">v2</span><span class="p">,</span> <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">]</span>
<span class="n">s_waitcnt</span>     <span class="n">vmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">v_lshlrev_b32</span>  <span class="n">v1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">v1</span>
<span class="n">ds_bpermute_b32</span>  <span class="n">v1</span><span class="p">,</span> <span class="n">v1</span><span class="p">,</span> <span class="n">v2</span>
<span class="n">v_add_u32</span>     <span class="n">v3</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s4</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v2</span><span class="p">,</span> <span class="n">s5</span>
<span class="n">v_addc_u32</span>    <span class="n">v4</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>
<span class="n">s_waitcnt</span>     <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>
<span class="n">flat_store_dword</span>  <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">v1</span>
<span class="n">s_endpgm</span>
</pre></div>
</div>
<p>Currently, a programmer must manually set all non-default values to provide the necessary information. Hopefully, this situation will change with new updates that bring automatic register counting and possibly a new syntax to fill that structure. Before the start of every wavefront execution, the GPU sets up the register state on the basis of the enable_sgpr_* and enable_vgpr_* flags. VGPR v0 is always initialized with a work-item ID in the x dimension. Registers v1 and v2 can be initialized with work-item IDs in the y and z dimensions, respectively. Scalar GPRs can be initialized with a work-group ID and work-group count in each dimension, a dispatch ID, and pointers to kernarg, the aql packet, the aql queue, and so on. Again, the AMDGPU-ABI specification contains a full list in in the section on initial register state. For this example, a 64-bit base kernarg address will be stored in the s[0:1] registers (enable_sgpr_kernarg_segment_ptr = 1), and the work-item thread ID will occupy v0 (by default). Below is the scheme showing initial state for our kernel. initial_state</p>
</div>
<div class="section" id="the-gpr-counting">
<h2>The GPR Counting<a class="headerlink" href="#the-gpr-counting" title="Permalink to this headline">¶</a></h2>
<p>The next amd_kernel_code_t fields are obvious: is_ptr64 = 1 says we are in 64-bit mode, and kernarg_segment_byte_size = 24 describes the kernarg segment size. The GPR counting is less straightforward, however. The workitem_vgpr_count holds the number of vector registers that each work item uses, and wavefront_sgpr_count holds the number of scalar registers that a wavefront uses. The code above employs v0–v4, so workitem_vgpr_count = 5. But wavefront_sgpr_count = 8 even though the code only shows s0–s5, since the special registers VCC, FLAT_SCRATCH and XNACK are physically stored as part of the wavefront’s SGPRs in the highest-numbered SGPRs. In this example, FLAT_SCRATCH and XNACK are disabled, so VCC has only two additional registers. In current GCN3 hardware, VGPRs are allocated in groups of 4 registers and SGPRs in groups of 16. Previous generations (GCN1 and GCN2) have a VGPR granularity of 4 registers and an SGPR granularity of 8 registers. The fields compute_pgm_rsrc1_*gprs contain a device-specific number for each register-block type to allocate for a wavefront. As we said previously, future updates may enable automatic counting, but for now you can use following formulas for all three GCN GPU generations:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">compute_pgm_rsrc1_vgprs</span> <span class="o">=</span> <span class="p">(</span><span class="n">workitem_vgpr_count</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">4</span>

<span class="n">compute_pgm_rsrc1_sgprs</span> <span class="o">=</span> <span class="p">(</span><span class="n">wavefront_sgpr_count</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span>
</pre></div>
</div>
<p>Now consider the corresponding assembly:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="o">//</span> <span class="n">initial</span> <span class="n">state</span><span class="p">:</span>
<span class="o">//</span>   <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">]</span> <span class="o">-</span> <span class="n">kernarg</span> <span class="n">base</span> <span class="n">address</span>
<span class="o">//</span>   <span class="n">v0</span> <span class="o">-</span> <span class="n">workitem</span> <span class="nb">id</span>

<span class="n">s_load_dwordx2</span>  <span class="n">s</span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">5</span><span class="p">],</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">],</span> <span class="mh">0x10</span>  <span class="o">//</span> <span class="n">load</span> <span class="n">out_ptr</span> <span class="n">into</span> <span class="n">s</span><span class="p">[</span><span class="mi">4</span><span class="p">:</span><span class="mi">5</span><span class="p">]</span> <span class="kn">from</span> <span class="nn">kernarg</span>
<span class="n">s_load_dwordx4</span>  <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">3</span><span class="p">],</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">],</span> <span class="mh">0x00</span>  <span class="o">//</span> <span class="n">load</span> <span class="n">in_ptr</span> <span class="n">into</span> <span class="n">s</span><span class="p">[</span><span class="mi">0</span><span class="p">:</span><span class="mi">1</span><span class="p">]</span> <span class="ow">and</span> <span class="n">index_ptr</span> <span class="n">into</span> <span class="n">s</span><span class="p">[</span><span class="mi">2</span><span class="p">:</span><span class="mi">3</span><span class="p">]</span> <span class="kn">from</span> <span class="nn">kernarg</span>
<span class="n">v_lshlrev_b32</span>  <span class="n">v0</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">v0</span>              <span class="o">//</span> <span class="n">v0</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span>
<span class="n">s_waitcnt</span>     <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span>              <span class="o">//</span> <span class="n">wait</span> <span class="k">for</span> <span class="n">memory</span> <span class="n">reads</span> <span class="n">to</span> <span class="n">finish</span>

<span class="o">//</span> <span class="n">compute</span> <span class="n">address</span> <span class="n">of</span> <span class="n">corresponding</span> <span class="n">element</span> <span class="n">of</span> <span class="n">index</span> <span class="n">buffer</span>
<span class="o">//</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">index</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span>
<span class="n">v_add_u32</span>     <span class="n">v1</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s2</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v2</span><span class="p">,</span> <span class="n">s3</span>
<span class="n">v_addc_u32</span>    <span class="n">v2</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>

<span class="o">//</span> <span class="n">compute</span> <span class="n">address</span> <span class="n">of</span> <span class="n">corresponding</span> <span class="n">element</span> <span class="n">of</span> <span class="ow">in</span> <span class="n">buffer</span>
<span class="o">//</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="ow">in</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span>
<span class="n">v_add_u32</span>     <span class="n">v3</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s0</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v4</span><span class="p">,</span> <span class="n">s1</span>
<span class="n">v_addc_u32</span>    <span class="n">v4</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v4</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>

<span class="n">flat_load_dword</span>  <span class="n">v1</span><span class="p">,</span> <span class="n">v</span><span class="p">[</span><span class="mi">1</span><span class="p">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">//</span> <span class="n">load</span> <span class="n">index</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span> <span class="n">into</span> <span class="n">v1</span>
<span class="n">flat_load_dword</span>  <span class="n">v2</span><span class="p">,</span> <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">]</span> <span class="o">//</span> <span class="n">load</span> <span class="ow">in</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span> <span class="n">into</span> <span class="n">v2</span>
<span class="n">s_waitcnt</span>     <span class="n">vmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">//</span> <span class="n">wait</span> <span class="k">for</span> <span class="n">memory</span> <span class="n">reads</span> <span class="n">to</span> <span class="n">finish</span>

<span class="o">//</span> <span class="n">v1</span> <span class="o">*=</span> <span class="mi">4</span><span class="p">;</span> <span class="n">ds_bpermute_b32</span> <span class="n">uses</span> <span class="n">byte</span> <span class="n">offset</span> <span class="ow">and</span> <span class="n">registers</span> <span class="n">are</span> <span class="n">dwords</span>
<span class="n">v_lshlrev_b32</span>  <span class="n">v1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">v1</span>

<span class="o">//</span> <span class="n">perform</span> <span class="n">permutation</span>
<span class="o">//</span> <span class="n">temp</span><span class="p">[</span><span class="n">thread_id</span><span class="p">]</span> <span class="o">=</span> <span class="n">v2</span>
<span class="o">//</span> <span class="n">v1</span> <span class="o">=</span> <span class="n">temp</span><span class="p">[</span><span class="n">v1</span><span class="p">]</span>
<span class="o">//</span> <span class="n">effectively</span> <span class="n">we</span> <span class="n">got</span> <span class="n">v1</span> <span class="o">=</span> <span class="ow">in</span><span class="p">[</span><span class="n">index</span><span class="p">[</span><span class="n">thread_id</span><span class="p">]]</span>
<span class="n">ds_bpermute_b32</span>  <span class="n">v1</span><span class="p">,</span> <span class="n">v1</span><span class="p">,</span> <span class="n">v2</span>

<span class="o">//</span> <span class="n">compute</span> <span class="n">address</span> <span class="n">of</span> <span class="n">corresponding</span> <span class="n">element</span> <span class="n">of</span> <span class="n">out</span> <span class="n">buffer</span>
<span class="o">//</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">out</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span>
<span class="n">v_add_u32</span>     <span class="n">v3</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">s4</span><span class="p">,</span> <span class="n">v0</span>
<span class="n">v_mov_b32</span>     <span class="n">v2</span><span class="p">,</span> <span class="n">s5</span>
<span class="n">v_addc_u32</span>    <span class="n">v4</span><span class="p">,</span> <span class="n">vcc</span><span class="p">,</span> <span class="n">v2</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">vcc</span>

<span class="n">s_waitcnt</span>     <span class="n">lgkmcnt</span><span class="p">(</span><span class="mi">0</span><span class="p">)</span> <span class="o">//</span> <span class="n">wait</span> <span class="k">for</span> <span class="n">permutation</span> <span class="n">to</span> <span class="n">finish</span>

<span class="o">//</span> <span class="n">store</span> <span class="n">final</span> <span class="n">value</span> <span class="ow">in</span> <span class="n">out</span> <span class="n">buffer</span><span class="p">,</span> <span class="n">i</span><span class="o">.</span><span class="n">e</span><span class="o">.</span> <span class="n">out</span><span class="p">[</span><span class="n">workitem_id</span><span class="p">]</span> <span class="o">=</span> <span class="n">v1</span>
<span class="n">flat_store_dword</span>  <span class="n">v</span><span class="p">[</span><span class="mi">3</span><span class="p">:</span><span class="mi">4</span><span class="p">],</span> <span class="n">v1</span>

<span class="n">s_endpgm</span>
</pre></div>
</div>
</div>
<div class="section" id="compiling-gcn-asm-kernel-into-hsaco">
<h2>Compiling GCN ASM Kernel Into Hsaco<a class="headerlink" href="#compiling-gcn-asm-kernel-into-hsaco" title="Permalink to this headline">¶</a></h2>
<p>The next step is to produce a Hsaco from the ASM source. LLVM has added support for the AMDGCN assembler, so you can use Clang to do all the necessary magic:</p>
<div class="highlight-default notranslate"><div class="highlight"><pre><span></span><span class="n">clang</span> <span class="o">-</span><span class="n">x</span> <span class="n">assembler</span> <span class="o">-</span><span class="n">target</span> <span class="n">amdgcn</span><span class="o">--</span><span class="n">amdhsa</span> <span class="o">-</span><span class="n">mcpu</span><span class="o">=</span><span class="n">fiji</span> <span class="o">-</span><span class="n">c</span> <span class="o">-</span><span class="n">o</span> <span class="n">test</span><span class="o">.</span><span class="n">o</span> <span class="n">asm_source</span><span class="o">.</span><span class="n">s</span>

<span class="n">clang</span> <span class="o">-</span><span class="n">target</span> <span class="n">amdgcn</span><span class="o">--</span><span class="n">amdhsa</span> <span class="n">test</span><span class="o">.</span><span class="n">o</span> <span class="o">-</span><span class="n">o</span> <span class="n">test</span><span class="o">.</span><span class="n">co</span>
</pre></div>
</div>
<p>The first command assembles an object file from the assembly source, and the second one links everything (you could have multiple source files) into a Hsaco. Now, you can load and run kernels from that Hsaco in a program. The <a class="reference external" href="https://github.com/RadeonOpenCompute/LLVM-AMDGPU-Assembler-Extra">GitHub examples</a> use Cmake to automatically compile ASM sources. In a future post we will cover DPP, another GCN cross-lane feature that allows vector instructions to grab operands from a neighboring lane.</p>
</div>
</div>


           </div>
           
          </div>
          <footer>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2014, Thomas Edvalson.

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../',
            VERSION:'1.0.0',
            LANGUAGE:'None',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true,
            SOURCELINK_SUFFIX: '.txt'
        };
    </script>
      <script type="text/javascript" src="../_static/jquery.js"></script>
      <script type="text/javascript" src="../_static/underscore.js"></script>
      <script type="text/javascript" src="../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

  

  <script type="text/javascript" src="../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>