Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Mar  2 18:51:38 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.036      -29.507                     32                  581        0.164        0.000                      0                  581        3.500        0.000                       0                   259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.036      -29.507                     32                  514        0.164        0.000                      0                  514        3.500        0.000                       0                   259  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.519        0.000                      0                   67        0.744        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           32  Failing Endpoints,  Worst Slack       -1.036ns,  Total Violation      -29.507ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.197ns (49.670%)  route 4.253ns (50.330%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.721    13.842    Inst_clock_gen/clock_toggler
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[28]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y8          FDRE (Setup_fdre_C_R)       -0.524    12.806    Inst_clock_gen/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.197ns (49.670%)  route 4.253ns (50.330%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.721    13.842    Inst_clock_gen/clock_toggler
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[29]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y8          FDRE (Setup_fdre_C_R)       -0.524    12.806    Inst_clock_gen/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.197ns (49.670%)  route 4.253ns (50.330%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.721    13.842    Inst_clock_gen/clock_toggler
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[30]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y8          FDRE (Setup_fdre_C_R)       -0.524    12.806    Inst_clock_gen/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.036ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.197ns (49.670%)  route 4.253ns (50.330%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 12.936 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.721    13.842    Inst_clock_gen/clock_toggler
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.578    12.936    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y8          FDRE                                         r  Inst_clock_gen/cnt_reg[31]/C
                         clock pessimism              0.429    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X42Y8          FDRE (Setup_fdre_C_R)       -0.524    12.806    Inst_clock_gen/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                         -13.842    
  -------------------------------------------------------------------
                         slack                                 -1.036    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 4.197ns (49.765%)  route 4.237ns (50.235%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.705    13.826    Inst_clock_gen/clock_toggler
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[0]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y1          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 4.197ns (49.765%)  route 4.237ns (50.235%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.705    13.826    Inst_clock_gen/clock_toggler
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[1]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y1          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 4.197ns (49.765%)  route 4.237ns (50.235%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.705    13.826    Inst_clock_gen/clock_toggler
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[2]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y1          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.018ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.434ns  (logic 4.197ns (49.765%)  route 4.237ns (50.235%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.705    13.826    Inst_clock_gen/clock_toggler
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y1          FDRE                                         r  Inst_clock_gen/cnt_reg[3]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y1          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                 -1.018    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 4.197ns (49.784%)  route 4.233ns (50.216%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.701    13.823    Inst_clock_gen/clock_toggler
    SLICE_X42Y2          FDRE                                         r  Inst_clock_gen/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  Inst_clock_gen/cnt_reg[4]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y2          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 -1.015    

Slack (VIOLATED) :        -1.015ns  (required time - arrival time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_clock_gen/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.430ns  (logic 4.197ns (49.784%)  route 4.233ns (50.216%))
  Logic Levels:           10  (CARRY4=6 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.758     5.392    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y0          FDCE (Prop_fdce_C_Q)         0.456     5.848 r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[2]/Q
                         net (fo=9, routed)           0.577     6.425    Inst_clock_gen/Q[2]
    SLICE_X41Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.962 r  Inst_clock_gen/current_value0_carry/O[2]
                         net (fo=2, routed)           0.429     7.391    Inst_i2c_adc_user/Inst_i2c_master/O[2]
    SLICE_X39Y0          LUT2 (Prop_lut2_I1_O)        0.295     7.686 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_4/O
                         net (fo=2, routed)           0.455     8.141    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[0]_0[0]
    SLICE_X39Y1          LUT4 (Prop_lut4_I0_O)        0.332     8.473 r  Inst_i2c_adc_user/Inst_i2c_master/current_value0__51_carry__0_i_8/O
                         net (fo=1, routed)           0.000     8.473    Inst_clock_gen/current_value_carry__0_1[0]
    SLICE_X39Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.005 r  Inst_clock_gen/current_value0__51_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.005    Inst_clock_gen/current_value0__51_carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.318 r  Inst_clock_gen/current_value0__51_carry__1/O[3]
                         net (fo=1, routed)           0.585     9.903    Inst_clock_gen/current_value0[14]
    SLICE_X40Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.838    10.741 r  Inst_clock_gen/current_value_carry__2/CO[3]
                         net (fo=2, routed)           0.881    11.622    Inst_clock_gen/current_value[17]
    SLICE_X41Y5          LUT4 (Prop_lut4_I0_O)        0.124    11.746 r  Inst_clock_gen/clock_toggler0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    11.746    Inst_clock_gen/clock_toggler0_carry__1_i_8_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.278 r  Inst_clock_gen/clock_toggler0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.278    Inst_clock_gen/clock_toggler0_carry__1_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.392 r  Inst_clock_gen/clock_toggler0_carry__2/CO[3]
                         net (fo=2, routed)           0.606    12.997    Inst_clock_gen/clock_toggler0_carry__2_n_0
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.124    13.121 r  Inst_clock_gen/cnt[0]_i_1/O
                         net (fo=32, routed)          0.701    13.823    Inst_clock_gen/clock_toggler
    SLICE_X42Y2          FDRE                                         r  Inst_clock_gen/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_clock_gen/clk_IBUF_BUFG
    SLICE_X42Y2          FDRE                                         r  Inst_clock_gen/cnt_reg[5]/C
                         clock pessimism              0.429    13.367    
                         clock uncertainty           -0.035    13.332    
    SLICE_X42Y2          FDRE (Setup_fdre_C_R)       -0.524    12.808    Inst_clock_gen/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.823    
  -------------------------------------------------------------------
                         slack                                 -1.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_lcd/i2c_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.975%)  route 0.125ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.591     1.469    Inst_lcd/clk_IBUF_BUFG
    SLICE_X41Y12         FDRE                                         r  Inst_lcd/i2c_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_lcd/i2c_data_reg[5]/Q
                         net (fo=2, routed)           0.125     1.735    Inst_lcd/Inst_i2c_master/Q[3]
    SLICE_X39Y13         FDRE                                         r  Inst_lcd/Inst_i2c_master/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.856     1.981    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X39Y13         FDRE                                         r  Inst_lcd/Inst_i2c_master/data_tx_reg[5]/C
                         clock pessimism             -0.480     1.501    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.070     1.571    Inst_lcd/Inst_i2c_master/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.102%)  route 0.123ns (39.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.566     1.444    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X33Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/Q
                         net (fo=14, routed)          0.123     1.708    Inst_i2c_adc_user/Inst_i2c_master/count_reg_n_0_[2]
    SLICE_X32Y0          LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  Inst_i2c_adc_user/Inst_i2c_master/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.753    Inst_i2c_adc_user/Inst_i2c_master/count__0[7]
    SLICE_X32Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.959    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.502     1.457    
    SLICE_X32Y0          FDCE (Hold_fdce_C_D)         0.121     1.578    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.595     1.473    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[7]/Q
                         net (fo=3, routed)           0.135     1.749    Inst_i2c_adc_user/Inst_i2c_master/data_rx[7]
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.078     1.566    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.595     1.473    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[6]/Q
                         net (fo=3, routed)           0.135     1.749    Inst_i2c_adc_user/Inst_i2c_master/data_rx[6]
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.076     1.564    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.042%)  route 0.135ns (48.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.595     1.473    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y2          FDRE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Inst_i2c_adc_user/Inst_i2c_master/data_rx_reg[4]/Q
                         net (fo=3, routed)           0.135     1.749    Inst_i2c_adc_user/Inst_i2c_master/data_rx[4]
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.863     1.988    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X43Y3          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica/C
                         clock pessimism             -0.500     1.488    
    SLICE_X43Y3          FDCE (Hold_fdce_C_D)         0.075     1.563    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_lcd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/byteSel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.434%)  route 0.150ns (44.566%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.589     1.467    Inst_lcd/clk_IBUF_BUFG
    SLICE_X36Y12         FDRE                                         r  Inst_lcd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  Inst_lcd/state_reg[1]/Q
                         net (fo=17, routed)          0.150     1.758    Inst_lcd/state_reg_n_0_[1]
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  Inst_lcd/byteSel[5]_i_2/O
                         net (fo=1, routed)           0.000     1.803    Inst_lcd/byteSel[5]_i_2_n_0
    SLICE_X38Y11         FDRE                                         r  Inst_lcd/byteSel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.859     1.984    Inst_lcd/clk_IBUF_BUFG
    SLICE_X38Y11         FDRE                                         r  Inst_lcd/byteSel_reg[5]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X38Y11         FDRE (Hold_fdre_C_D)         0.120     1.604    Inst_lcd/byteSel_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_state_toggle/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_state_toggle/btn_pulse_f_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.565     1.443    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  Inst_state_toggle/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.148     1.591 f  Inst_state_toggle/btn_sync_reg[0]/Q
                         net (fo=2, routed)           0.073     1.664    Inst_state_toggle/btn_sync_reg_n_0_[0]
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.098     1.762 r  Inst_state_toggle/btn_pulse_f_i_1/O
                         net (fo=1, routed)           0.000     1.762    Inst_state_toggle/btn_pulse_f0
    SLICE_X34Y5          FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.959    Inst_state_toggle/clk_IBUF_BUFG
    SLICE_X34Y5          FDRE                                         r  Inst_state_toggle/btn_pulse_f_reg/C
                         clock pessimism             -0.516     1.443    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.120     1.563    Inst_state_toggle/btn_pulse_f_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.821%)  route 0.120ns (39.179%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.593     1.471    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X36Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y0          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.120     1.732    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X37Y0          LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.777    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X37Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.862     1.987    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.503     1.484    
    SLICE_X37Y0          FDCE (Hold_fdce_C_D)         0.091     1.575    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.189ns (51.106%)  route 0.181ns (48.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.566     1.444    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X35Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/Q
                         net (fo=12, routed)          0.181     1.766    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I4_O)        0.048     1.814 r  Inst_i2c_adc_user/Inst_i2c_master/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    Inst_i2c_adc_user/Inst_i2c_master/count__0[1]
    SLICE_X32Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.959    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.480     1.479    
    SLICE_X32Y1          FDCE (Hold_fdce_C_D)         0.131     1.610    Inst_i2c_adc_user/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.706%)  route 0.181ns (49.294%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.566     1.444    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X35Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y0          FDCE (Prop_fdce_C_Q)         0.141     1.585 r  Inst_i2c_adc_user/Inst_i2c_master/stretch_reg/Q
                         net (fo=12, routed)          0.181     1.766    Inst_i2c_adc_user/Inst_i2c_master/stretch_reg_n_0
    SLICE_X32Y1          LUT5 (Prop_lut5_I3_O)        0.045     1.811 r  Inst_i2c_adc_user/Inst_i2c_master/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    Inst_i2c_adc_user/Inst_i2c_master/count__0[0]
    SLICE_X32Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.834     1.959    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]/C
                         clock pessimism             -0.480     1.479    
    SLICE_X32Y1          FDCE (Hold_fdce_C_D)         0.120     1.599    Inst_i2c_adc_user/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5     Inst_PWM/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5     Inst_PWM/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y5     Inst_PWM/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     Inst_PWM/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     Inst_PWM/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X38Y4     Inst_PWM/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y3     Inst_PWM/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X35Y3     Inst_PWM/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y6     Inst_clock_gen/clock_toggler_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y7     Inst_i2c_adc_user/i2c_enable_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y7     Inst_i2c_adc_user/rw_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X38Y8     Inst_lcd/Inst_i2c_master/stretch_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y11    Inst_lcd/pause_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11    Inst_lcd/pause_max_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y11    Inst_lcd/pause_max_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    Inst_lcd/pause_max_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y13    Inst_lcd/pause_max_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y7     Inst_reset_deb/btn_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y7     Inst_PWM/pwm_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y5     Inst_PWM/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y5     Inst_PWM/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y5     Inst_PWM/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y4     Inst_PWM/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y4     Inst_PWM/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y4     Inst_PWM/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y6     Inst_clock_gen/clock_toggler_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y1     Inst_clock_gen/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     Inst_clock_gen/cnt_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y7     Inst_clock_gen/cnt_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.670ns (17.756%)  route 3.103ns (82.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          2.084     9.162    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y1          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.613    12.681    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[5]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.519ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.670ns (17.756%)  route 3.103ns (82.244%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 12.938 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          2.084     9.162    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X40Y1          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.580    12.938    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X40Y1          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]/C
                         clock pessimism              0.391    13.329    
                         clock uncertainty           -0.035    13.294    
    SLICE_X40Y1          FDCE (Recov_fdce_C_CLR)     -0.613    12.681    Inst_i2c_adc_user/Inst_i2c_master/data_rd_reg[7]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                          -9.162    
  -------------------------------------------------------------------
                         slack                                  3.519    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.670ns (18.248%)  route 3.002ns (81.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.982     9.060    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X33Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.504    12.862    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X33Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X33Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.605    Inst_i2c_adc_user/Inst_i2c_master/count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.670ns (18.248%)  route 3.002ns (81.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.982     9.060    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X33Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.504    12.862    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X33Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X33Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.605    Inst_i2c_adc_user/Inst_i2c_master/count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.605    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.670ns (18.248%)  route 3.002ns (81.752%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.862ns = ( 12.862 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.982     9.060    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X32Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.504    12.862    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X32Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]/C
                         clock pessimism              0.391    13.253    
                         clock uncertainty           -0.035    13.218    
    SLICE_X32Y0          FDCE (Recov_fdce_C_CLR)     -0.527    12.691    Inst_i2c_adc_user/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.687ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 0.670ns (18.400%)  route 2.971ns (81.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.952     9.030    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X36Y2          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X36Y2          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X36Y2          FDCE (Recov_fdce_C_CLR)     -0.613    12.717    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                  3.687    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.670ns (18.496%)  route 2.952ns (81.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.933     9.011    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X36Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X36Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X36Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.717    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.670ns (18.496%)  route 2.952ns (81.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.933     9.011    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X36Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X36Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X36Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.717    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.011    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.670ns (18.519%)  route 2.948ns (81.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.929     9.006    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.717    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.711    

Slack (MET) :             3.711ns  (required time - arrival time)
  Source:                 Inst_reset_deb/btn_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.670ns (18.519%)  route 2.948ns (81.481%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 12.937 - 8.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.754     5.388    Inst_reset_deb/clk_IBUF_BUFG
    SLICE_X38Y7          FDRE                                         r  Inst_reset_deb/btn_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDRE (Prop_fdre_C_Q)         0.518     5.906 f  Inst_reset_deb/btn_reg_reg/Q
                         net (fo=13, routed)          1.019     6.925    Inst_reset_delay/btn_o
    SLICE_X36Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.077 f  Inst_reset_delay/FSM_sequential_next_state[2]_i_1/O
                         net (fo=61, routed)          1.929     9.006    Inst_i2c_adc_user/Inst_i2c_master/out
    SLICE_X37Y0          FDCE                                         f  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.579    12.937    Inst_i2c_adc_user/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X37Y0          FDCE                                         r  Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.428    13.365    
                         clock uncertainty           -0.035    13.330    
    SLICE_X37Y0          FDCE (Recov_fdce_C_CLR)     -0.613    12.717    Inst_i2c_adc_user/Inst_i2c_master/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  3.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/stretch_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.186ns (25.123%)  route 0.554ns (74.877%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.193     2.182    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X38Y8          FDCE                                         f  Inst_lcd/Inst_i2c_master/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.860     1.985    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X38Y8          FDCE                                         r  Inst_lcd/Inst_i2c_master/stretch_reg/C
                         clock pessimism             -0.480     1.505    
    SLICE_X38Y8          FDCE (Remov_fdce_C_CLR)     -0.067     1.438    Inst_lcd/Inst_i2c_master/stretch_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.505%)  route 0.640ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.279     2.268    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y9          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[11]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.388    Inst_lcd/Inst_i2c_master/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.505%)  route 0.640ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.279     2.268    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y9          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[6]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.388    Inst_lcd/Inst_i2c_master/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.505%)  route 0.640ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.279     2.268    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y9          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[7]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.388    Inst_lcd/Inst_i2c_master/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.505%)  route 0.640ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.279     2.268    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y9          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[8]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.388    Inst_lcd/Inst_i2c_master/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.505%)  route 0.640ns (77.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.279     2.268    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y9          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y9          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[9]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X34Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.388    Inst_lcd/Inst_i2c_master/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.939%)  route 0.702ns (79.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.341     2.330    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X35Y8          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X35Y8          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[10]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.366    Inst_lcd/Inst_i2c_master/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.964ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.186ns (20.939%)  route 0.702ns (79.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.341     2.330    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X35Y8          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X35Y8          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X35Y8          FDCE (Remov_fdce_C_CLR)     -0.092     1.366    Inst_lcd/Inst_i2c_master/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.209%)  route 0.734ns (79.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.373     2.362    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y7          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.391    Inst_lcd/Inst_i2c_master/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 Inst_reset_delay/oRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_lcd/Inst_i2c_master/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.186ns (20.209%)  route 0.734ns (79.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.564     1.442    Inst_reset_delay/clk_IBUF_BUFG
    SLICE_X35Y9          FDRE                                         r  Inst_reset_delay/oRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y9          FDRE (Prop_fdre_C_Q)         0.141     1.583 f  Inst_reset_delay/oRESET_reg/Q
                         net (fo=11, routed)          0.361     1.944    Inst_state_toggle/oRESET
    SLICE_X37Y9          LUT3 (Prop_lut3_I2_O)        0.045     1.989 f  Inst_state_toggle/FSM_onehot_state[8]_i_3/O
                         net (fo=45, routed)          0.373     2.362    Inst_lcd/Inst_i2c_master/busy_reg_0
    SLICE_X34Y7          FDCE                                         f  Inst_lcd/Inst_i2c_master/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.833     1.958    Inst_lcd/Inst_i2c_master/clk_IBUF_BUFG
    SLICE_X34Y7          FDCE                                         r  Inst_lcd/Inst_i2c_master/count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X34Y7          FDCE (Remov_fdce_C_CLR)     -0.067     1.391    Inst_lcd/Inst_i2c_master/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.971    





