// Seed: 2864218627
module module_0 ();
  wire id_1;
  wire id_2;
  tri1 id_3 = id_2;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_1 = 32'd90
) (
    input wand _id_0,
    input supply1 _id_1
);
  logic [{  id_1  ,  1  ,  id_0  ,  id_0  } : id_1] id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  wire id_4;
endmodule
module module_2 (
    input  tri0  id_0,
    input  tri0  id_1
    , id_7,
    input  uwire id_2,
    output tri   id_3,
    input  tri0  id_4,
    output wor   id_5
);
  logic id_8 = id_7;
  or primCall (id_3, id_4, id_7, id_8);
  module_0 modCall_1 ();
endmodule
