{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680175037129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680175037139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 14:17:16 2023 " "Processing started: Thu Mar 30 14:17:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680175037139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175037139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175037140 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680175037944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680175037944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175066188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175066188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175066205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175066205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockproject.v 1 1 " "Found 1 design units, including 1 entities, in source file clockproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockProject " "Found entity 1: ClockProject" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175066227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175066227 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SecCounter ClockProject.v(68) " "Verilog HDL Procedural Assignment error at ClockProject.v(68): object \"SecCounter\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 68 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066257 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "SecCounter ClockProject.v(72) " "Verilog HDL Procedural Assignment error at ClockProject.v(72): object \"SecCounter\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 72 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MinCounter ClockProject.v(79) " "Verilog HDL Procedural Assignment error at ClockProject.v(79): object \"MinCounter\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 79 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "MinCounter ClockProject.v(82) " "Verilog HDL Procedural Assignment error at ClockProject.v(82): object \"MinCounter\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 82 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HourCounter ClockProject.v(89) " "Verilog HDL Procedural Assignment error at ClockProject.v(89): object \"HourCounter\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 89 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outSec ClockProject.v(109) " "Verilog HDL Procedural Assignment error at ClockProject.v(109): object \"outSec\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 109 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outMin ClockProject.v(110) " "Verilog HDL Procedural Assignment error at ClockProject.v(110): object \"outMin\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 110 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outHour ClockProject.v(111) " "Verilog HDL Procedural Assignment error at ClockProject.v(111): object \"outHour\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 111 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066258 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outSec ClockProject.v(116) " "Verilog HDL Procedural Assignment error at ClockProject.v(116): object \"outSec\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 116 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066259 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outMin ClockProject.v(123) " "Verilog HDL Procedural Assignment error at ClockProject.v(123): object \"outMin\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 123 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066259 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "outHour ClockProject.v(129) " "Verilog HDL Procedural Assignment error at ClockProject.v(129): object \"outHour\" on left-hand side of assignment must have a variable data type" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 129 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1680175066259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680175067091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 14:17:47 2023 " "Processing ended: Thu Mar 30 14:17:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680175067091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680175067091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680175067091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175067091 ""}
