###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        79094   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      1906379   # Number of read requests issued
num_writes_done                =      1770256   # Number of read requests issued
num_cycles                     =     65329180   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           48   # Number of epochs
num_read_cmds                  =      1906379   # Number of READ/READP commands
num_act_cmds                   =      3570754   # Number of ACT commands
num_write_row_hits             =        35104   # Number of write row buffer hits
num_pre_cmds                   =      3570754   # Number of PRE commands
num_write_cmds                 =      1770249   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      3416814   # Number of ondemend PRE commands
num_ref_cmds                   =        12565   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      3205804   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3360640   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     62123376   # Cyles of rank active rank.0
rank_active_cycles.1           =     61968540   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1765384   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       821282   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       567298   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       143207   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       108302   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        81265   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        70288   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        59494   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        28997   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         9068   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22050   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        78035   # Read request latency (cycles)
read_latency[40-59]            =        74721   # Read request latency (cycles)
read_latency[60-79]            =      1285388   # Read request latency (cycles)
read_latency[80-99]            =       184252   # Read request latency (cycles)
read_latency[100-119]          =       128835   # Read request latency (cycles)
read_latency[120-139]          =        56532   # Read request latency (cycles)
read_latency[140-159]          =        32739   # Read request latency (cycles)
read_latency[160-179]          =        11087   # Read request latency (cycles)
read_latency[180-199]          =         4742   # Read request latency (cycles)
read_latency[200-]             =        50048   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =           25   # Write cmd latency (cycles)
write_latency[60-79]           =        60283   # Write cmd latency (cycles)
write_latency[80-99]           =       148905   # Write cmd latency (cycles)
write_latency[100-119]         =        53869   # Write cmd latency (cycles)
write_latency[120-139]         =        54382   # Write cmd latency (cycles)
write_latency[140-159]         =       125721   # Write cmd latency (cycles)
write_latency[160-179]         =       132986   # Write cmd latency (cycles)
write_latency[180-199]         =       183769   # Write cmd latency (cycles)
write_latency[200-]            =      1010308   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  2.35465e+10   # Refresh energy
write_energy                   =  9.65281e+09   # Write energy
act_energy                     =  2.90688e+10   # Activation energy
read_energy                    =  1.17128e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.89035e+10   # Active standby energy rank.0
act_stb_energy.1               =  4.87816e+10   # Active standby energy rank.1
pre_stb_energy.0               =   2.1543e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.25835e+09   # Precharge standby energy rank.1
average_interarrival           =      17.7669   # Average request interarrival latency (cycles)
average_read_latency           =      80.7466   # Average read request latency (cycles)
average_power                  =      2695.25   # Average power (mW)
average_bandwidth              =      4.80244   # Average bandwidth
total_energy                   =  1.76079e+11   # Total energy (pJ)
