I"ß<h2 id="pipleline-cpu-ê°œë…-ì •ë¦¬">Pipleline CPU ê°œë… ì •ë¦¬</h2>

<hr />

<p>Pipeline CPUë¥¼ design &amp; implement í•˜ê¸° ì „ì—, Pipeline CPUì˜ êµ¬ì¡°ë¥¼ ë¨¼ì € ì¶©ë¶„íˆ ì´í•´í•˜ëŠ” ê²ƒì´ ì¤‘ìš”í•  ê²ƒ ê°™ìŠµë‹ˆë‹¤.<br />
Pipeline CPUëŠ” ì´ì „ì— ë°°ì› ë˜ Single-cycle CPU, Multi-cycle CPU ì— ë¹„í•´ì„œ ê°™ì€ cycle ì‹œê°„ ë™ì•ˆ ë” ë§ì€ instructionì„ ìˆ˜í–‰í•  ìˆ˜ ìˆ ìˆ˜ ìˆìŠµë‹ˆë‹¤.</p>

<p>ì–´ë– í•œ íŠ¹ì„±ë“¤ ë•Œë¬¸ì— ì´ëŸ¬í•œ íš¨ìœ¨ì´ ê°€ëŠ¥í•œ ê²ƒì¼ê¹Œìš”?<br />
ê·¸ë¦¬ê³  êµ¬í˜„ ìƒì— ì–´ë– í•œ ì ì„ ì£¼ì˜í•´ì•¼ í• ê¹Œìš”?</p>

<h3 id="ì„¸ê°€ì§€-ì£¼ìš”-ì‚¬í•­">ì„¸ê°€ì§€ ì£¼ìš” ì‚¬í•­</h3>

<ol>
  <li>Data Hazard</li>
  <li>Control Hazard</li>
  <li>Branch Prediction</li>
</ol>

<hr />

<p>RAW Hazard ì¡°ê±´</p>

<ul>
  <li>I(young) =&gt; R/I, LD, SD, Bxx, JALR // Read Instruction</li>
  <li>I(old) =&gt; R/I, LD, JAL, JALR // Write</li>
  <li>dis(I OLD, I YOUNG) &lt;= dis(ID, WB) = 3 // dist ê°€ 3 ì´ìƒì¸ ê²½ìš°ëŠ” hazardê°€ ë°œìƒí•˜ì§€ ì•Šìœ¼ë¯€ë¡œ
write(old instructiion) ë³´ë‹¤ read(young instruction)ì´ ë¨¼ì € ìˆ˜í–‰ë ê²½ìš° hazardê°€ ë°œìƒí•œë‹¤.</li>
</ul>

<p><img src="https://user-images.githubusercontent.com/80669616/116329894-40c7b780-a807-11eb-8e9e-7580d0685266.png" alt="image" /></p>
:ET