 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  success	  2173	  41.72	  67	  16	  -1	 
