m255
K3
13
cModel Technology
Z0 d/nfs/stak/students/s/slossm/ece474/HW1
T_opt
Z1 VUWF^KObg2BXG;idM?lCUV3
Z2 04 6 4 work adder8 fast 0
Z3 =1-7446a09dad15-534c1de6-22470-777b
Z4 o-quiet -auto_acc_if_foreign -work work
Z5 n@_opt
Z6 OE;O;6.6a;45
Z7 d/nfs/stak/students/s/slossm/ece474/HW1
vadder8
Z8 IS3AJ^OWMUbeQD2AFNjhnO3
Z9 V>JEm1;]lzPc_YQ1HCa<n21
R7
Z10 w1397497317
Z11 8adder8.gate.v
Z12 Fadder8.gate.v
L0 90
Z13 OE;L;6.6a;45
r1
31
Z14 o-L mtiAvm -L mtiOvm -L mtiUPF
Z15 !s100 X?`<^IKLQhUlBh[5[lY2;3
!s85 0
vAND2X1
Z16 IgWSEj@hQSBajS7E`Q_7P63
Z17 V72GfgCEn7RkYVHdOCYHVD2
R7
Z18 w1213164907
Z19 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
Z20 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
L0 27
R13
r1
31
Z21 o-work work -L mtiAvm -L mtiOvm -L mtiUPF
Z22 n@a@n@d2@x1
Z23 !s100 bEWJMONkn;=G9lD1P1:d83
!s85 0
vAND2X2
Z24 IQGcU^CIEE>Sb^RMLTbd6]0
Z25 VHUd;3XnFg?G8H71mD?A333
R7
Z26 w1213164908
Z27 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
Z28 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v
L0 27
R13
r1
31
R21
Z29 n@a@n@d2@x2
Z30 !s100 1iCaUdLzCcV1H>VC_nzZB2
!s85 0
vAND2X4
Z31 IY7klJ>NnJZmEcjk;[`;4g3
Z32 V412U908NkhdEiWXla0P=01
R7
Z33 w1213164909
Z34 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
Z35 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v
L0 27
R13
r1
31
R21
Z36 n@a@n@d2@x4
Z37 !s100 DBS25j?Uke_jS62LHW<Jf1
!s85 0
vAND3X1
Z38 Im=B[WQTzbJ83YQ5e[1HzM2
Z39 VS1QX9N^Z=BCD]om3Ja^jU3
R7
R33
Z40 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
Z41 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v
L0 27
R13
r1
31
R21
Z42 n@a@n@d3@x1
Z43 !s100 FB]4N7Z1d@[C`=RT9LbY61
!s85 0
vAND3X2
Z44 IzV8bQzfIUJzP]iEiIz`R@2
Z45 VYPPRUkClb@aTh?e577B^e3
R7
Z46 w1213164910
Z47 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
Z48 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v
L0 27
R13
r1
31
R21
Z49 n@a@n@d3@x2
Z50 !s100 m@G_oSaRmm0EYR<N`h7P;0
!s85 0
vAND3X4
Z51 I=`n4XU2CiSf[A]O:V__Dm3
Z52 VEJahna[N0LXM8m<i7adk30
R7
Z53 w1213164911
Z54 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
Z55 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v
L0 27
R13
r1
31
R21
Z56 n@a@n@d3@x4
Z57 !s100 Iccaak8TbncMG`AHfnLNM3
!s85 0
vAND4X1
Z58 I]gGlVN5HCTk8mC_AMHhHG1
Z59 VieCg9FjfJ5]7cj`k5YOB50
R7
Z60 w1213164912
Z61 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
Z62 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v
L0 27
R13
r1
31
R21
Z63 n@a@n@d4@x1
Z64 !s100 H8;7efJf?aF;X39Of>h?o3
!s85 0
vAND4X2
Z65 Id8lY2oV:dlUWGddl99DS80
Z66 VDcM=MZVZI?^NQZ4VCE92S1
R7
R60
Z67 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
Z68 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v
L0 27
R13
r1
31
R21
Z69 n@a@n@d4@x2
Z70 !s100 EJD=SELA?[7jz;=mCFRgP2
!s85 0
vAND4X4
Z71 IK=BG?;B1ia92f2FA2mEfB2
Z72 VRbkzfkM1B@nNQbFK2iEMC2
R7
Z73 w1213164913
Z74 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
Z75 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v
L0 27
R13
r1
31
R21
Z76 n@a@n@d4@x4
Z77 !s100 >3>NO7C]agKjUDSS<4j[D3
!s85 0
vAO21X1
Z78 IojkUB=Wn4ZoKC1<PkOAoc1
Z79 V`:5Xl9SBgbE92Q_b<Xj?g2
R7
Z80 w1213164914
Z81 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
Z82 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v
L0 27
R13
r1
31
R21
Z83 n@a@o21@x1
Z84 !s100 IT6@HL2]INhekhbhKzgnb2
!s85 0
vAO21X2
Z85 IJRFb:3M@[=Da0PIeKWU?@1
Z86 V42Z:]C9b?H=9jFAVcP7;F0
R7
Z87 w1213164915
Z88 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
Z89 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v
L0 27
R13
r1
31
R21
Z90 n@a@o21@x2
Z91 !s100 aTFO8;9RP]SGP5h>M<DSl3
!s85 0
vAO221X1
Z92 I1F4W>agkBAUW5aK17i3M[3
Z93 V[GPffCk:0VhD]L46TZ6?c0
R7
R87
Z94 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
Z95 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v
L0 27
R13
r1
31
R21
Z96 n@a@o221@x1
Z97 !s100 :TDYb=jVgi;d1WK`AlEBN2
!s85 0
vAO221X2
Z98 I1gCI1IkSGn`H89[ZmB8Fb0
Z99 V_`Qo9Za<f<TBM:fh0O]4P3
R7
Z100 w1213164916
Z101 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
Z102 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v
L0 27
R13
r1
31
R21
Z103 n@a@o221@x2
Z104 !s100 FQOfnaaW3ahzTi[dB`YZJ1
!s85 0
vAO222X1
Z105 IBCFL<e5lLMGBP3U21a>2j1
Z106 V9mU9hAnSHBgJYbio<oTnd0
R7
Z107 w1213164917
Z108 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
Z109 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v
L0 27
R13
r1
31
R21
Z110 n@a@o222@x1
Z111 !s100 KWaCcZ:o>RnV<>zX3JQPk0
!s85 0
vAO222X2
Z112 I2Y?LRFV;84mz;A<H=f]E]1
Z113 VoFUDYk[]A5^OkRBKR[L[D3
R7
Z114 w1213164918
Z115 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
Z116 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v
L0 27
R13
r1
31
R21
Z117 n@a@o222@x2
Z118 !s100 NY_20WY7;hTFel0R[5m2m2
!s85 0
vAO22X1
Z119 IzeX9V;<C=1nl=M<b?QQ>j0
Z120 V=2YXQF`OJLJGU]F3OZ=d22
R7
R114
Z121 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
Z122 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v
L0 27
R13
r1
31
R21
Z123 n@a@o22@x1
Z124 !s100 hPGnYH:R=;<TeLY7J]m3;3
!s85 0
vAO22X2
Z125 I2MHD]5]4PQn9z;L48;hAV3
Z126 V@KcQ`499NFQf50MLC4g1?1
R7
Z127 w1213164919
Z128 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
Z129 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v
L0 27
R13
r1
31
R21
Z130 n@a@o22@x2
Z131 !s100 Bn20=f@4K[jVLgo@SQ@D@2
!s85 0
vAOBUFX1
Z132 Ie6j6kn7@:Y=iJd7aPOZD:1
Z133 V0lPld>FI53WgQ0K9Ao1Ra3
R7
Z134 w1213164920
Z135 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
Z136 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v
L0 27
R13
r1
31
R21
Z137 n@a@o@b@u@f@x1
Z138 !s100 liKWM@zoDeknh>j2Gf]<E3
!s85 0
vAOBUFX2
Z139 IfcgZTP1Ce>?1GhanD^SbT1
Z140 VKg3JE2zP@DBibSN[XR61Y1
R7
Z141 w1213164921
Z142 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
Z143 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v
L0 27
R13
r1
31
R21
Z144 n@a@o@b@u@f@x2
Z145 !s100 V7Hc5c6oRQ9XX<H[Y8;gN0
!s85 0
vAOBUFX4
Z146 I[C?<5blG;MEPo]F2V7[e`3
Z147 VTId;V9V5lzfR]TE=E?zf90
R7
R141
Z148 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
Z149 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v
L0 27
R13
r1
31
R21
Z150 n@a@o@b@u@f@x4
Z151 !s100 9a]M:4b@8oo]F0HD2ld3o0
!s85 0
vAODFFARX1
Z152 IF`NJi[X8SoB>W6h1m^=7B1
Z153 VDleE4dgBon4VeO;Z=e=1F1
R7
Z154 w1213164922
Z155 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
Z156 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v
L0 27
R13
r1
31
R21
Z157 n@a@o@d@f@f@a@r@x1
Z158 !s100 3<>3DK16za:Qe[Tl?2F9>0
!s85 0
vAODFFARX2
Z159 I8kJ@34h30^T[RAPN0YhAc1
Z160 V<dDi;8SS3;__<3OHkQcAB0
R7
Z161 w1213164923
Z162 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
Z163 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v
L0 27
R13
r1
31
R21
Z164 n@a@o@d@f@f@a@r@x2
Z165 !s100 08B:eH::jfRlj^a@?SEmd3
!s85 0
vAODFFNARX1
Z166 I]YIRNVL>Xdm5JfeU6[ed:3
Z167 VNc9zQT1:GlSo5WiOI[:DR1
R7
R161
Z168 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
Z169 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v
L0 27
R13
r1
31
R21
Z170 n@a@o@d@f@f@n@a@r@x1
Z171 !s100 IT>AN8f:aR2efd]lNC2d@2
!s85 0
vAODFFNARX2
Z172 Idb@8Ib^ndkBG[a;5@Y1L32
Z173 V3b1<6<YlMdA:dF[3FE^3o3
R7
Z174 w1213164924
Z175 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
Z176 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v
L0 27
R13
r1
31
R21
Z177 n@a@o@d@f@f@n@a@r@x2
Z178 !s100 m3dm<HV7POi3fgGYASIo91
!s85 0
vAOI21X1
Z179 I5HTiMc^>iFF0f_nkFOHfT0
Z180 VIJVoRBKKn?R76g`?j]9X62
R7
Z181 w1213164925
Z182 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
Z183 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v
L0 27
R13
r1
31
R21
Z184 n@a@o@i21@x1
Z185 !s100 dE]TUMjWWLaoT3A<5cIL41
!s85 0
vAOI21X2
Z186 IUFkUfKikj92bJbM3WTM<k0
Z187 VFK9hYj^9kDH^aOMHM3:3R3
R7
Z188 w1213164926
Z189 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
Z190 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v
L0 27
R13
r1
31
R21
Z191 n@a@o@i21@x2
Z192 !s100 ;_MIF<YJZk0;>@NYizUNP3
!s85 0
vAOI221X1
Z193 IVj7lJ[WzSN6ifDjSW>LK93
Z194 VXZLF?:z470]eMdVhF9aS73
R7
R188
Z195 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
Z196 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v
L0 27
R13
r1
31
R21
Z197 n@a@o@i221@x1
Z198 !s100 Z^acM1Q8USba7j1NR`@iM3
!s85 0
vAOI221X2
Z199 IaYc2:lKF?9CD8BfoGa03:3
Z200 V7NVA`lM=Xj1^7nmc=^nM;0
R7
Z201 w1213164927
Z202 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
Z203 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v
L0 27
R13
r1
31
R21
Z204 n@a@o@i221@x2
Z205 !s100 2<R9OKdQ[>gSZ2nJ7=_fL1
!s85 0
vAOI222X1
Z206 I25em^o>Vh[8<b:QC579Vk3
Z207 V;iHKR>`I8j=MdX_S75;n=0
R7
Z208 w1213164928
Z209 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
Z210 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v
L0 27
R13
r1
31
R21
Z211 n@a@o@i222@x1
Z212 !s100 b`>:HoW=bzAFVncg1hlg12
!s85 0
vAOI222X2
Z213 IFZP^FMdj5iMMJMMB51[Cf2
Z214 VDJcZBYVNP<K>f6hBh:f^>1
R7
Z215 w1213164929
Z216 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
Z217 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v
L0 27
R13
r1
31
R21
Z218 n@a@o@i222@x2
Z219 !s100 CU8ZK_<R=UfI@?GQ1:ocQ2
!s85 0
vAOI22X1
Z220 Ih;Hi3?B76QIiVlizJd@zP3
Z221 V1dHT?SO3ORK_BfVE6oh5N3
R7
R215
Z222 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
Z223 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v
L0 27
R13
r1
31
R21
Z224 n@a@o@i22@x1
Z225 !s100 DX=]OKKa>8ATBdCnAmH]i2
!s85 0
vAOI22X2
Z226 IejUEcHWZY0RZQ3=6G[UD20
Z227 V0Y0X[QnfXE9zaJ>QKZ>GR3
R7
Z228 w1213164930
Z229 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
Z230 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v
L0 27
R13
r1
31
R21
Z231 n@a@o@i22@x2
Z232 !s100 7=hcTQAU[=ZUQcBTWal920
!s85 0
vAOINVX1
Z233 ITe:2n1jFNl]^z[zoV?Fng3
Z234 VVEVJ06XRoj@00E>93^=OY0
R7
Z235 w1213164931
Z236 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
Z237 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v
L0 27
R13
r1
31
R21
Z238 n@a@o@i@n@v@x1
Z239 !s100 N3kPe1Pd;K=DlFYRZ[CN]1
!s85 0
vAOINVX2
Z240 I72Y=l^h@OBjOZ9UeRM][;2
Z241 VC5?UgElPcF9BSBRD?[JCA3
R7
R235
Z242 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
Z243 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v
L0 27
R13
r1
31
R21
Z244 n@a@o@i@n@v@x2
Z245 !s100 eSCP1cL7ZfXeiOnj3Kaz]0
!s85 0
vAOINVX4
Z246 IPLCjWQoODD];CzMYcO6O11
Z247 V3[8^Ed6cOJc354K`i8bU10
R7
Z248 w1213164932
Z249 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
Z250 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v
L0 27
R13
r1
31
R21
Z251 n@a@o@i@n@v@x4
Z252 !s100 cY6cb0Jda6KSa?SFng^6G0
!s85 0
vCGLNPRX2
Z253 I1Wdh>;2F8Qfh>m9JM`j;j3
Z254 VXN1nnQMY^<029nPW3CVHi3
R7
Z255 w1227255958
Z256 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
Z257 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v
L0 27
R13
r1
31
R21
Z258 n@c@g@l@n@p@r@x2
Z259 !s100 9`LUGkW0W74bLVkcS<NU82
!s85 0
vCGLNPRX8
Z260 I4cY`chXI?^8g`ZOoJcZ3O1
Z261 VdhD@?aeS9S60z77z_TI6m0
R7
Z262 w1227160717
Z263 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
Z264 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v
L0 27
R13
r1
31
R21
Z265 n@c@g@l@n@p@r@x8
Z266 !s100 8EHi1S<maYaEX?[Ie5T:o3
!s85 0
vCGLNPSX16
Z267 IVHB_gUVRVLXR`2o8O4?=82
Z268 VzVdnHS]boT<@2LfhDcgaB0
R7
Z269 w1227160719
Z270 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
Z271 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v
L0 27
R13
r1
31
R21
Z272 n@c@g@l@n@p@s@x16
Z273 !s100 XTizAMK]zY4ejcLLh?7i11
!s85 0
vCGLNPSX2
Z274 IHl_QL54_Q1Dci_=DQ3iCi2
Z275 VBO9`D;Xjm1WdiLCZLUl>n0
R7
Z276 w1227160716
Z277 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
Z278 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v
L0 27
R13
r1
31
R21
Z279 n@c@g@l@n@p@s@x2
Z280 !s100 VLI^6RZVhY31@QNf0?@zZ1
!s85 0
vCGLNPSX4
Z281 ImfemgBI5g:PcY1^0ODAkV0
Z282 Vl[^If1bHQMcQ]M6PV4UKj1
R7
R269
Z283 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
Z284 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v
L0 27
R13
r1
31
R21
Z285 n@c@g@l@n@p@s@x4
Z286 !s100 9:dDZYXE9]SbEUFiTeO4D2
!s85 0
vCGLNPSX8
Z287 Ii?07NIzcOHBREKFXh4YOV0
Z288 VVCJB=GlB8lPN<gYU>S6JX0
R7
Z289 w1227160715
Z290 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
Z291 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v
L0 27
R13
r1
31
R21
Z292 n@c@g@l@n@p@s@x8
Z293 !s100 F>3MQFOJ4@_[?>fjDgO2K0
!s85 0
vCGLPPRX2
Z294 I2jRh>@bOnFagDKYBa2DNX3
Z295 V@NHVIzLT7dY]SX8dF7PIz0
R7
Z296 w1227160718
Z297 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
Z298 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v
L0 27
R13
r1
31
R21
Z299 n@c@g@l@p@p@r@x2
Z300 !s100 0@jEYh?3;N?lYlmzPVn1o3
!s85 0
vCGLPPRX8
Z301 IM00i?=e@6a7dV;S_ia00k3
Z302 VMUn_o1>A2@^3Z^?GB^^>P0
R7
R289
Z303 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
Z304 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v
L0 27
R13
r1
31
R21
Z305 n@c@g@l@p@p@r@x8
Z306 !s100 iiC@fBXnK8;a_fX?0ePMJ2
!s85 0
vCGLPPSX16
Z307 Ijb<?C6DY8?ABL6Z?l[]Az0
Z308 V0<?0mfJG577>EO>`G[SId0
R7
R262
Z309 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
Z310 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v
L0 27
R13
r1
31
R21
Z311 n@c@g@l@p@p@s@x16
Z312 !s100 2d2DWN@aFZa9<aICM<6>T1
!s85 0
vCGLPPSX2
Z313 I[AzOTb>@3ShB4VWMUQ@IQ2
Z314 V>E=B@5YEG]IARG4>::`7:2
R7
Z315 w1227160711
Z316 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
Z317 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v
L0 27
R13
r1
31
R21
Z318 n@c@g@l@p@p@s@x2
Z319 !s100 m_mKG==7eePR[RHZE:[Y`2
!s85 0
vCGLPPSX4
Z320 IGOb3BZl=;:J5TA2bR>oY`2
Z321 VV`W]OZBh^G1MgRi1DbPWS2
R7
Z322 w1227160713
Z323 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
Z324 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v
L0 27
R13
r1
31
R21
Z325 n@c@g@l@p@p@s@x4
Z326 !s100 TTW8a8?QCDHkcA2iocjJh0
!s85 0
vCGLPPSX8
Z327 IF7@Wza8EBUa[C^@>LQLD[1
Z328 VIgAR=nO?;=zon`5>TElG>0
R7
Z329 w1227160750
Z330 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
Z331 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v
L0 27
R13
r1
31
R21
Z332 n@c@g@l@p@p@s@x8
Z333 !s100 z0iIij^WMU_Pmzz2CG1_>3
!s85 0
vDEC24X1
Z334 IZe=;82d3gVnio?S[PjJ6J3
Z335 VX:_SmOzL7KPa]<ISAjlJ;1
R7
Z336 w1213164942
Z337 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
Z338 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v
L0 27
R13
r1
31
R21
Z339 n@d@e@c24@x1
Z340 !s100 h;?OAK438BgNmFd`ngCFZ0
!s85 0
vDEC24X2
Z341 I350_zeY:fH_8RjkYC>cEd1
Z342 VFWBTz]TMM2oK`ZNLfcP:73
R7
Z343 w1213164943
Z344 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
Z345 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v
L0 27
R13
r1
31
R21
Z346 n@d@e@c24@x2
Z347 !s100 4Blm^fTn_840S[f:h`CHX3
!s85 0
vDELLN1X2
Z348 ImHU0>o:BmoQIM<cG=6kCR3
Z349 VhLbhD4dV4jgUSAh?UjUGE0
R7
R343
Z350 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
Z351 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v
L0 27
R13
r1
31
R21
Z352 n@d@e@l@l@n1@x2
Z353 !s100 TQn>?mBhi;<<S:Q=M7NEZ1
!s85 0
vDELLN2X2
Z354 I5N@lAn`K>N;e9<;;:J:IW1
Z355 V3]<eO]oZ4njE8IFRX0Z6i1
R7
Z356 w1213164944
Z357 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
Z358 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v
L0 27
R13
r1
31
R21
Z359 n@d@e@l@l@n2@x2
Z360 !s100 ;95n3gTacA^9TUP0U2[NY3
!s85 0
vDELLN3X2
Z361 I:<=Pn75SnRUU;m9jWTYH?3
Z362 Vi[?clIF`44QT4Y`<?Jn2>0
R7
Z363 w1213164945
Z364 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
Z365 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v
L0 27
R13
r1
31
R21
Z366 n@d@e@l@l@n3@x2
Z367 !s100 GlV89fFOngc7W]PFE:<;T0
!s85 0
vDFFARX1
Z368 IEF`XRLnC?2=lWSJIiRGB]1
Z369 VlQ_;MXd6Zd@oi81n^DKnd2
R7
Z370 w1213164946
Z371 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
Z372 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v
L0 27
R13
r1
31
R21
Z373 n@d@f@f@a@r@x1
Z374 !s100 CNnO0`_;ickj4Jjc>h9Uc0
!s85 0
vDFFARX2
Z375 IN;SQM[S<YSO3LQ1]R<K8;1
Z376 V6]PLRZ5EAeT=XPVAiL^am1
R7
R370
Z377 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
Z378 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v
L0 27
R13
r1
31
R21
Z379 n@d@f@f@a@r@x2
Z380 !s100 @c9?69VkX36[>3ITL]RFE3
!s85 0
vDFFASRX1
Z381 I3KQ3Kl5^TgiTEbhUGZ5g60
Z382 VzJh:F?7RW0WljQRQBnFe20
R7
Z383 w1213164947
Z384 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
Z385 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v
L0 27
R13
r1
31
R21
Z386 n@d@f@f@a@s@r@x1
Z387 !s100 beaoRF6]KoXVk8DPmVcEP0
!s85 0
vDFFASRX2
Z388 IU1I0BK13_@SWTL[g`N2:71
Z389 Vd3aDnUkz1RIc<oQ;WjNP90
R7
Z390 w1213164948
Z391 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
Z392 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v
L0 27
R13
r1
31
R21
Z393 n@d@f@f@a@s@r@x2
Z394 !s100 _hamZOE1Q961DID1O]j]z3
!s85 0
vDFFASX1
Z395 I80aP[<lhiBVCc^PBI_<]c0
Z396 VeELnjl1Uajl]^TM:@8nC23
R7
Z397 w1213164949
Z398 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
Z399 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v
L0 27
R13
r1
31
R21
Z400 n@d@f@f@a@s@x1
Z401 !s100 V`ODagYRLA4eIzYE34VaF3
!s85 0
vDFFASX2
Z402 I`oHQ>2b]WU1?XKm4?I7Cc1
Z403 V_n4[8=5M:DG[NJ?QPZD_10
R7
Z404 w1213164950
Z405 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
Z406 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v
L0 27
R13
r1
31
R21
Z407 n@d@f@f@a@s@x2
Z408 !s100 oTL`5[aLd_m5OK52H?8[c2
!s85 0
vDFFNARX1
Z409 I<g`h_oI?kOb>k4k_^7g^X2
Z410 VfWIR0:S9AnGiK6iQEz[L52
R7
Z411 w1213164951
Z412 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
Z413 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v
L0 27
R13
r1
31
R21
Z414 n@d@f@f@n@a@r@x1
Z415 !s100 ARK6;SeP1eTeeF;0BZhEZ3
!s85 0
vDFFNARX2
Z416 IjlXEZTF@C:]>2n?C2oa]Q0
Z417 VHRZU0RdbK2zaYB6:4dk_32
R7
R411
Z418 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
Z419 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v
L0 27
R13
r1
31
R21
Z420 n@d@f@f@n@a@r@x2
Z421 !s100 K>okef]3z:RiEY8U;Go]C0
!s85 0
vDFFNASRNX1
Z422 I`[?IHEYG;L6kND4DQOB1G2
Z423 VS@IUj<QQ6]WBYAVTMCnlh2
R7
Z424 w1213164952
Z425 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
Z426 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v
L0 27
R13
r1
31
R21
Z427 n@d@f@f@n@a@s@r@n@x1
Z428 !s100 `l7J5GTMUWGdZC?T=4n^Z0
!s85 0
vDFFNASRNX2
Z429 I2VAWjh_eJQ<EMAj^JRfW22
Z430 VAFkVLP70]6aEi99Z8P2AI2
R7
Z431 w1213164953
Z432 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
Z433 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v
L0 27
R13
r1
31
R21
Z434 n@d@f@f@n@a@s@r@n@x2
Z435 !s100 O9NPTDRJRgl3dTcB=knM>0
!s85 0
vDFFNASRQX1
Z436 IDn<=EeKH`fQi[bhhB2>Qd3
Z437 V2kPfj=jeJGcklo:CmX3Mi1
R7
R431
Z438 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
Z439 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v
L0 27
R13
r1
31
R21
Z440 n@d@f@f@n@a@s@r@q@x1
Z441 !s100 V@n1eS@O=;G4l=DWFD;GO2
!s85 0
vDFFNASRQX2
Z442 IJlGm=mON_G0hfQOCoG]`O3
Z443 Vk7:E]I7AZh5j9E7D0k`I63
R7
Z444 w1213164954
Z445 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
Z446 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v
L0 27
R13
r1
31
R21
Z447 n@d@f@f@n@a@s@r@q@x2
Z448 !s100 W@7a[R5iHJ405?7Fh`_N43
!s85 0
vDFFNASRX1
Z449 IQMKNaEL4Jal=aBbem>]Y_0
Z450 V0S023QFaWJ2RgEL=9JkLS1
R7
Z451 w1213164955
Z452 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
Z453 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v
L0 27
R13
r1
31
R21
Z454 n@d@f@f@n@a@s@r@x1
Z455 !s100 IXehckG@1T<1Sj3CM:NE51
!s85 0
vDFFNASRX2
Z456 IGeXiPJbH[Y0>Emno<JQ[M0
Z457 VBMGM>g7hkdb`0PBkS5_Oo0
R7
R451
Z458 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
Z459 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v
L0 27
R13
r1
31
R21
Z460 n@d@f@f@n@a@s@r@x2
Z461 !s100 Bho0NY<7nI6??;4bbk;?>1
!s85 0
vDFFNASX1
Z462 IzAo0I?8nGeWVQ<8z9Yh;g0
Z463 VLKBY=^9U]fDlVGDFllPM53
R7
Z464 w1213164956
Z465 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
Z466 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v
L0 27
R13
r1
31
R21
Z467 n@d@f@f@n@a@s@x1
Z468 !s100 JTTbV5a`iDSPP2NXH[n5A0
!s85 0
vDFFNASX2
Z469 I1YMRz9<1f>PXk2o_dnlBO2
Z470 V]_Flm]z89nX`^8:gd[;HB0
R7
Z471 w1213164957
Z472 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
Z473 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v
L0 27
R13
r1
31
R21
Z474 n@d@f@f@n@a@s@x2
Z475 !s100 X[NfT=ARzjng]PW?F:<gH3
!s85 0
vDFFNX1
Z476 IG?z7:[W7X:;?zLWZazTHb1
Z477 V[<c]@:O]dDI_N;jUin3l_0
R7
Z478 w1213164958
Z479 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
Z480 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v
L0 27
R13
r1
31
R21
Z481 n@d@f@f@n@x1
Z482 !s100 AY;^f:1d6mY=fHnl2JRmH2
!s85 0
vDFFNX2
Z483 Iah=N6D2m9RW1]XFOTi:OC3
Z484 VYbOI3YFAIFF98SGRe>VAL0
R7
Z485 w1213164959
Z486 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
Z487 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v
L0 27
R13
r1
31
R21
Z488 n@d@f@f@n@x2
Z489 !s100 akN3WGHi^e^LM>=__BB=@3
!s85 0
vDFFSSRX1
Z490 IaA3e?QCe>HbLE5I[Tc6oC1
Z491 Vnh`BLmlEAR[=RBV=IT78O0
R7
R485
Z492 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
Z493 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v
L0 27
R13
r1
31
R21
Z494 n@d@f@f@s@s@r@x1
Z495 !s100 =l[nTUOL]n1R6O4QM<=Rm1
!s85 0
vDFFSSRX2
Z496 IM7lBg`7A@Ij0]@6CNoiT83
Z497 Vb3EZT?]Ud66bShN[l[Di]1
R7
Z498 w1213164961
Z499 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
Z500 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v
L0 27
R13
r1
31
R21
Z501 n@d@f@f@s@s@r@x2
Z502 !s100 UBoYIbK[86T_]?ehQ>z^j3
!s85 0
vDFFX1
Z503 IoWQFGELz8CeDg]XY[Jh_N3
Z504 Vl4Kkk163KjV4[5F<OP]@Q3
R7
R498
Z505 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
Z506 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v
L0 27
R13
r1
31
R21
Z507 n@d@f@f@x1
Z508 !s100 6I1NG5]hLEdV;Hcfjh9aI3
!s85 0
vDFFX2
Z509 IS<c?i3mSHQje4IzX?c3dm3
Z510 VmKRY5Si9FC^073@Iad=GX3
R7
Z511 w1213164962
Z512 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
Z513 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v
L0 27
R13
r1
31
R21
Z514 n@d@f@f@x2
Z515 !s100 :4HBimCY:E?M@l9WYUb8]3
!s85 0
vfadder
Z516 Mx1 6 sv_std 3 std
Z517 DXx6 sv_std 3 std 0 22 WnQ=;W1X^o9K1PIQTgInR3
Z518 Ih^]NK0fA5C6lEF>5_1oC62
Z519 V0_=kX6L`>Za>BeYL`f>n]0
S1
R7
Z520 w1397083172
Z521 8fadder.sv
Z522 Ffadder.sv
L0 4
R13
r1
31
R14
Z523 !s100 ;;4d1dY0DO:<957:DK?m@2
Z524 !s105 fadder_sv_unit
!s85 0
vfadder_0
Z525 Ic2S>hlai?hIb0TakBmPLB3
Z526 VPhB?odoL?G^V8PE4WDOJ@0
R7
R10
R11
R12
L0 2
R13
r1
31
R14
Z527 !s100 fNjIRZ^YCFU@k_OKDOIkA2
!s85 0
vfadder_1
Z528 I^GBnCLKQ3`bl<>La5X6`D3
Z529 V?@[]J8WGP06kFCDzPdon_2
R7
R10
R11
R12
L0 13
R13
r1
31
R14
Z530 !s100 ]C1nOX_H_2O?QGBK2KKaB0
!s85 0
vfadder_2
Z531 I1WZ=0n:BWYgQ_`=EFXKY53
Z532 V1?k>gnZ@k=;46OLoo9L<B3
R7
R10
R11
R12
L0 24
R13
r1
31
R14
Z533 !s100 hk^FREH:bXk@DSLoOlAd81
!s85 0
vfadder_3
Z534 IOz<R@]ofW=1Jaj:TDR_3h2
Z535 V[Y?=QK]k^WWa=MT0?2a7f1
R7
R10
R11
R12
L0 35
R13
r1
31
R14
Z536 !s100 3]AK[C>0keo2]L5eGiUAT0
!s85 0
vfadder_4
Z537 Io44@c6^=e@^>3Ze[K3UZe1
Z538 VYY>`@UokA;Y22QlL0DRgV2
R7
R10
R11
R12
L0 46
R13
r1
31
R14
Z539 !s100 oX?7cY4`mH_:`@lD_:LH=0
!s85 0
vfadder_5
Z540 IMEKL7?;F61dGV=9ZElAR@2
Z541 VS7`4bBcSjKZP`7<D4iOIV3
R7
R10
R11
R12
L0 57
R13
r1
31
R14
Z542 !s100 >oQ@z<j8nR;C@4=A?fD_h0
!s85 0
vfadder_6
Z543 ID_]WHCkPGWA8<7b1mi`T41
Z544 V>g22?];Q4_ik`NmXh?7Tn2
R7
R10
R11
R12
L0 68
R13
r1
31
R14
Z545 !s100 nEWXN75;eeFGGR2QD=4I_0
!s85 0
vfadder_7
Z546 I`]?gm9llaa`zNiDeCfQz60
Z547 V8Hfl[e@l?L^WlmQY_dM3>0
R7
R10
R11
R12
L0 79
R13
r1
31
R14
Z548 !s100 MZ`Ii<f8zSoZIUiN5OIl=0
!s85 0
vFADDX1
Z549 IAgP8F7KkGj@z_f[AzKffF1
Z550 VRQ`fmUcU8MiN2nzi<Y3`n0
R7
Z551 w1213164963
Z552 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
Z553 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v
L0 27
R13
r1
31
R21
Z554 n@f@a@d@d@x1
Z555 !s100 <OZn>`a>B6R8nFAm`_<;>0
!s85 0
vFADDX2
Z556 IZ91CDOMQ1:D=cf7z0T=dn0
Z557 VekINZE`eeHQKOeFeISUBm3
R7
Z558 w1213164964
Z559 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
Z560 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v
L0 27
R13
r1
31
R21
Z561 n@f@a@d@d@x2
Z562 !s100 ?b2o8UL3GAWJf]g@KI@8n1
!s85 0
vHADDX1
Z563 I2XE`DTNSP4g17;hz5UNi:1
Z564 VmagOZWdT]cDnJB2BQ@F1o1
R7
Z565 w1213164965
Z566 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
Z567 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v
L0 27
R13
r1
31
R21
Z568 n@h@a@d@d@x1
Z569 !s100 =4JkckjE1>kX:kAP[B[S33
!s85 0
vHADDX2
Z570 ID]I6O7=oUQz1:76LbQH0;1
Z571 Vn[QR0@Xa4Ud:C7ozQKN_i2
R7
Z572 w1213164966
Z573 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
Z574 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v
L0 27
R13
r1
31
R21
Z575 n@h@a@d@d@x2
Z576 !s100 P:S@?4?B17[_e^ib6F88h3
!s85 0
vIBUFFX16
Z577 IKRE4U@QDXzOUHY;g@PcUN2
Z578 Voi@Gm2i^[b^3nIeS6oT_W0
R7
Z579 w1213164967
Z580 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
Z581 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v
L0 27
R13
r1
31
R21
Z582 n@i@b@u@f@f@x16
Z583 !s100 Nc;FGmnk@Hk;dooRBoOVg0
!s85 0
vIBUFFX2
Z584 I^W<Tk4_@U0ij0aI=RD>fU1
Z585 VMz<]YJ=KQgO<j6oJOjezG0
R7
Z586 w1213164968
Z587 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
Z588 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v
L0 27
R13
r1
31
R21
Z589 n@i@b@u@f@f@x2
Z590 !s100 M=]BFicK2E0KU:OSinAEo3
!s85 0
vIBUFFX32
Z591 IP^hhB[GZJPm3XjRZ@IWa00
Z592 VGI8UgWo3mz_C8?RL2YW<L1
R7
R586
Z593 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
Z594 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v
L0 27
R13
r1
31
R21
Z595 n@i@b@u@f@f@x32
Z596 !s100 GX^Yg4FMJnQWf[hBF;gFn2
!s85 0
vIBUFFX4
Z597 IOMSHdIj2QiUX?U]K_doiD0
Z598 VOQM]ni`@n6AUlOXAa?LNA3
R7
Z599 w1213164970
Z600 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
Z601 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v
L0 27
R13
r1
31
R21
Z602 n@i@b@u@f@f@x4
Z603 !s100 jA`gFj8=iBh6emXoVnkKL0
!s85 0
vIBUFFX8
Z604 I:c?9eKiZ2K3OegF:;mI<S1
Z605 V5NG3SCQ8[a3^DZi]9@;>h1
R7
Z606 w1213164971
Z607 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
Z608 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v
L0 27
R13
r1
31
R21
Z609 n@i@b@u@f@f@x8
Z610 !s100 d_o1?5k33_;bP[a`T_IfS2
!s85 0
vINVX0
Z611 IN=hZD?3P^T7661me;<?2d0
Z612 Vb7kzEdGHnDeBTFKz1W=8b0
R7
Z613 w1213164972
Z614 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
Z615 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v
L0 27
R13
r1
31
R21
Z616 n@i@n@v@x0
Z617 !s100 h7NF<HJ:`dB1A:dC?0=IY0
!s85 0
vINVX1
Z618 I[GHg<l;AXj]e<Z[ADomjG0
Z619 V_XbTeb8aijei[YlakF;@Z0
R7
Z620 w1213164974
Z621 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
Z622 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v
L0 27
R13
r1
31
R21
Z623 n@i@n@v@x1
Z624 !s100 CnW[3>4feU^UDlb]CPX0Z2
!s85 0
vINVX16
Z625 IZ^H=lELXz7>8GXAoEok0[3
Z626 VYG[cSRI40`>oO[E5gNU180
R7
Z627 w1213164973
Z628 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
Z629 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v
L0 27
R13
r1
31
R21
Z630 n@i@n@v@x16
Z631 !s100 ZCX]_IZI50jgLGoTd8F8>2
!s85 0
vINVX2
Z632 I6ICVj<8>]F=[mk6B`ZDb72
Z633 V:?[A5IM>5d3kJ84dh8XTX0
R7
Z634 w1213164975
Z635 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
Z636 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v
L0 27
R13
r1
31
R21
Z637 n@i@n@v@x2
Z638 !s100 I]AX6^Al1c`lF>d==A9jF1
!s85 0
vINVX32
Z639 IoHKYk70LMl^zQS??Af<4E3
Z640 VI8LMLXaGJ509YiY_moiCZ3
R7
Z641 w1213164976
Z642 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
Z643 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v
L0 27
R13
r1
31
R21
Z644 n@i@n@v@x32
Z645 !s100 4[zj><W>kElRVS8QZR1mG3
!s85 0
vINVX4
Z646 IQi=2idd7l2Tz7>l`dPPH@0
Z647 VnL504BRbQ5mdgjLOc4GBm0
R7
Z648 w1213164977
Z649 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
Z650 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v
L0 27
R13
r1
31
R21
Z651 n@i@n@v@x4
Z652 !s100 zAlI9CoA>fKgWP0zK`;R80
!s85 0
vINVX8
Z653 I440^WH1SI;M11NfWk?;m83
Z654 VhOGLLIP52]4Z1S>ooQBbm3
R7
Z655 w1213164978
Z656 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
Z657 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v
L0 27
R13
r1
31
R21
Z658 n@i@n@v@x8
Z659 !s100 j^=D?=H`93CQLBPXDJdd^1
!s85 0
vISOLANDX1
Z660 IU5CU4Ak[bfW_L;7z8c;n_0
Z661 Vb[aa>UV2A9Te:Hg=0oOJ22
R7
Z662 w1213164979
Z663 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
Z664 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v
L0 27
R13
r1
31
R21
Z665 n@i@s@o@l@a@n@d@x1
Z666 !s100 iXJ5:]9Si@=^YNij[l8OE1
!s85 0
vISOLANDX2
Z667 Iz0ce:n;48zTKKUd>bEiQh3
Z668 VEDU:jdP^[BXQYf5VM4jm>2
R7
R662
Z669 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
Z670 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v
L0 27
R13
r1
31
R21
Z671 n@i@s@o@l@a@n@d@x2
Z672 !s100 f[NIejQR1a;hc6N7bPO>92
!s85 0
vISOLANDX4
Z673 IlmP;ojoiK1AQ6d]>FCW683
Z674 V0icD@LYR7HN2j;=nTY:8`0
R7
Z675 w1213164980
Z676 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
Z677 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v
L0 27
R13
r1
31
R21
Z678 n@i@s@o@l@a@n@d@x4
Z679 !s100 @ROn?02gA_mi2i_Ma;HYm3
!s85 0
vISOLANDX8
Z680 I4fgFTYnYNzNak_SYMJMbM3
Z681 VFT`CK60IHg61_DhKamhd<1
R7
Z682 w1213164981
Z683 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
Z684 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v
L0 27
R13
r1
31
R21
Z685 n@i@s@o@l@a@n@d@x8
Z686 !s100 6S@TL<[;VdVjm`Z_J`k@j1
!s85 0
vISOLORX1
Z687 If?SO:DNTc?oU?HN>_ONQY1
Z688 Vg2nhPFFYM`jZ87MURWi[D0
R7
Z689 w1213164982
Z690 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
Z691 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v
L0 27
R13
r1
31
R21
Z692 n@i@s@o@l@o@r@x1
Z693 !s100 Z0N8>1IjnXfYf36Aodcon1
!s85 0
vISOLORX2
Z694 I7e?NcMGI6dFKNB5h9m7RH2
Z695 V_Pl`^ASTEIRjKV;lTUhY`3
R7
Z696 w1213164983
Z697 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
Z698 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v
L0 27
R13
r1
31
R21
Z699 n@i@s@o@l@o@r@x2
Z700 !s100 obM];43hF2:Ckb5N5HEoI2
!s85 0
vISOLORX4
Z701 IFHozanhjVP<6Y<WATj5jc1
Z702 VX3Kn13kI>TGNO<=LdiMYj3
R7
Z703 w1213164984
Z704 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
Z705 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v
L0 27
R13
r1
31
R21
Z706 n@i@s@o@l@o@r@x4
Z707 !s100 b?`O[7kO[5XA:@UPN>e=_3
!s85 0
vISOLORX8
Z708 I1Ye0I=U^dEYRmELRFSF@h3
Z709 VN[gXAQBCC<LX`z9`GiFMB1
R7
Z710 w1213164985
Z711 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
Z712 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v
L0 27
R13
r1
31
R21
Z713 n@i@s@o@l@o@r@x8
Z714 !s100 5mXK8l>cRkB8S>EIZJKSR1
!s85 0
vLARX1
Z715 IlcFa8KVhM2n[<K>hQXdjN0
Z716 Vh3baI<G3h:ZUk^3Mfi2[O1
R7
R710
Z717 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
Z718 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v
L0 27
R13
r1
31
R21
Z719 n@l@a@r@x1
Z720 !s100 6[aKkF^WK>jaIc0]0flM83
!s85 0
vLARX2
Z721 IMzkgi>TVm2]`QBW?ogPA70
Z722 VmR?k]^lAW;O;:CFKXa^YD0
R7
Z723 w1213164986
Z724 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
Z725 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v
L0 27
R13
r1
31
R21
Z726 n@l@a@r@x2
Z727 !s100 6B58jm?gFNl1k@g^n4O[K0
!s85 0
vLASRNX1
Z728 I8gNYBmWhdiPaDnT<a3de^0
Z729 VCVj7IP31BAbjHSF8^i_1?0
R7
Z730 w1213164987
Z731 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
Z732 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v
L0 27
R13
r1
31
R21
Z733 n@l@a@s@r@n@x1
Z734 !s100 H?Gb=Wb17aj5R]F=dh:142
!s85 0
vLASRNX2
Z735 IScia]2g0c<ViZo31:2OF`3
Z736 VR]n_?F>IUZlV7Jh2JoeP^1
R7
Z737 w1213164988
Z738 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
Z739 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v
L0 27
R13
r1
31
R21
Z740 n@l@a@s@r@n@x2
Z741 !s100 `dd<0DT7D_4FA8>oSQLNn3
!s85 0
vLASRQX1
Z742 IlR0cl`CRXj68R]Cn720a33
Z743 V67oNR>AgAV_M<WRzN_IdL2
R7
Z744 w1213164989
Z745 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
Z746 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v
L0 27
R13
r1
31
R21
Z747 n@l@a@s@r@q@x1
Z748 !s100 QcTB3ai8OG8RaP[GlLaOh1
!s85 0
vLASRQX2
Z749 I3ZQSR@4J<U[ej4:iM5cWc3
Z750 Vh7<gYO3FPb1a[ma`kBBfD1
R7
Z751 w1213164990
Z752 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
Z753 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v
L0 27
R13
r1
31
R21
Z754 n@l@a@s@r@q@x2
Z755 !s100 :Z]:Mkd;=@51HPE;Flo6O3
!s85 0
vLASRX1
Z756 IUKIQcSTUB@E1zz`4>R4LN0
Z757 VkOEB57HMzDX0=G_J4S8:<3
R7
Z758 w1213164991
Z759 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
Z760 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v
L0 27
R13
r1
31
R21
Z761 n@l@a@s@r@x1
Z762 !s100 LM7<TRC==oOFIWkUk6S:D0
!s85 0
vLASRX2
Z763 IE5Hf8;YS?<:n6Ao[PB6QS3
Z764 VML0VJe4@i2ih]5=A2d^B>2
R7
Z765 w1213164992
Z766 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
Z767 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v
L0 27
R13
r1
31
R21
Z768 n@l@a@s@r@x2
Z769 !s100 Rn:8S1;?@Yee8C212kZMS0
!s85 0
vLASX1
Z770 I2<CBIb8HIS[J7aY]`T2:;2
Z771 VS=j@>U[h=z10XJI=I2Cg>2
R7
Z772 w1213164994
Z773 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
Z774 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v
L0 27
R13
r1
31
R21
Z775 n@l@a@s@x1
Z776 !s100 1fg4M=;LHWC;TKJEZN32P3
!s85 0
vLASX2
Z777 I:9cEdbPQR]=;dgVG5@LDn3
Z778 Vf5S3^B7TOFW2j7>;Y:T5_2
R7
Z779 w1213164996
Z780 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
Z781 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v
L0 27
R13
r1
31
R21
Z782 n@l@a@s@x2
Z783 !s100 3z:GhcKH57SemecWoCC5e0
!s85 0
vLATCHX1
Z784 IzSb4SGT`1=>CQk[fNUYIz2
Z785 VDMVDXfRP21YAD_JaQihRk3
R7
Z786 w1213164998
Z787 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
Z788 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v
L0 27
R13
r1
31
R21
Z789 n@l@a@t@c@h@x1
Z790 !s100 n41[mHzG_Y:Ea?>Q3CK7e1
!s85 0
vLATCHX2
Z791 ITmDkL>f:=V1WoMYlH47Tc0
Z792 VoA;^Ua?GLP]YTEV?AGZB=2
R7
Z793 w1213165001
Z794 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
Z795 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v
L0 27
R13
r1
31
R21
Z796 n@l@a@t@c@h@x2
Z797 !s100 ]Xk@X8:dA8XS8Le?3RjXZ1
!s85 0
vLNANDX1
Z798 I8l@zl491;amGPRD=h9@e63
Z799 Vha_?a^>^8?JNiW>AIP9o31
R7
Z800 w1213165003
Z801 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
Z802 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v
L0 27
R13
r1
31
R21
Z803 n@l@n@a@n@d@x1
Z804 !s100 G6LlY`b?[XZ7<0iFA0_`H2
!s85 0
vLNANDX2
Z805 IR]dOUe0OVC9YI7fUWjQ9E2
Z806 Vb:A^ko5hEzSemCzL@Fm4[3
R7
Z807 w1213165005
Z808 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
Z809 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v
L0 27
R13
r1
31
R21
Z810 n@l@n@a@n@d@x2
Z811 !s100 9E5Fe@nC52S?@Bf@LT=NJ3
!s85 0
vLSDNENX1
Z812 I:i4^544?eUGJ]QAO5485X1
Z813 Vkb4Bj:zE66bi@=IjY1=h]1
R7
Z814 w1229010451
Z815 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
Z816 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v
L0 27
R13
r1
31
R21
Z817 n@l@s@d@n@e@n@x1
Z818 !s100 PN1853_9hd68`?m0<PGO10
!s85 0
vLSDNENX2
Z819 IKH@LWH0U<WL]IIl]0Qn`:1
Z820 VW>cl5P4joRe:^9hZ:;iVS0
R7
Z821 w1229010454
Z822 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
Z823 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v
L0 27
R13
r1
31
R21
Z824 n@l@s@d@n@e@n@x2
Z825 !s100 >FS5<f[oAUBbaDB=YlbLF0
!s85 0
vLSDNENX4
Z826 I;^F?;WRgk6]C]6O9F`Vf81
Z827 VEi`O?D4UOO3c2ncVYaCV11
R7
Z828 w1229010456
Z829 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
Z830 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v
L0 27
R13
r1
31
R21
Z831 n@l@s@d@n@e@n@x4
Z832 !s100 YGmWG`Mg`Jd0^VM@aZ8NL0
!s85 0
vLSDNENX8
Z833 IliQg9Plc2hB8L6]N[W1DH0
Z834 VM4:3R]:[o272PQA>9ZUGI0
R7
Z835 w1229010459
Z836 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
Z837 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v
L0 27
R13
r1
31
R21
Z838 n@l@s@d@n@e@n@x8
Z839 !s100 Y`_LO]fBEz8mn_1d6f<=X0
!s85 0
vLSDNX1
Z840 I_Nm;MbY935U0l:m[=0T1d3
Z841 V5?c9AnL>zcgbTSX[L7mki0
R7
Z842 w1213165008
Z843 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
Z844 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v
L0 27
R13
r1
31
R21
Z845 n@l@s@d@n@x1
Z846 !s100 =_Jlb_oUJLcjTTIC`;X9^3
!s85 0
vLSDNX2
Z847 IRM4JcekGBTb:Qg`3g67T70
Z848 Vc6[7cI>Zj5FGaC?JF33nN2
R7
Z849 w1213165010
Z850 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
Z851 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v
L0 27
R13
r1
31
R21
Z852 n@l@s@d@n@x2
Z853 !s100 X>Y3XX?7>mh:J?=?DT1NS3
!s85 0
vLSDNX4
Z854 IMNB6AYz_8=:<HBE9`0k_O3
Z855 V5UCZWa6mgJBGSI1NFGS6[2
R7
Z856 w1213165013
Z857 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
Z858 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v
L0 27
R13
r1
31
R21
Z859 n@l@s@d@n@x4
Z860 !s100 =d91Zoe896F_RB0ze1>2<2
!s85 0
vLSDNX8
Z861 IQWFW2MDe]W;c6_5ddOjJb2
Z862 Vk01b3gbKZcEi4EAJgjaTY2
R7
Z863 w1213165015
Z864 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
Z865 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v
L0 27
R13
r1
31
R21
Z866 n@l@s@d@n@x8
Z867 !s100 AghW=IjJ<cb7C>3BK351k0
!s85 0
vLSUPENX1
Z868 I<9z=G92>KRmZdLg?9[eV`0
Z869 Vlj4dngEX2]0YWl:aZA2F63
R7
Z870 w1229010462
Z871 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
Z872 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v
L0 27
R13
r1
31
R21
Z873 n@l@s@u@p@e@n@x1
Z874 !s100 031XBnak]Ae0mdiTK^2Ia2
!s85 0
vLSUPENX2
Z875 IiH;B0=kjI16eI7BKj^?ln2
Z876 V;Og5mM>39F[=hYdFiD[2O1
R7
Z877 w1229010466
Z878 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
Z879 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v
L0 27
R13
r1
31
R21
Z880 n@l@s@u@p@e@n@x2
Z881 !s100 znWEJb`C5;3BMC<z]CIS40
!s85 0
vLSUPENX4
Z882 I?d4_OADP[^`b6ILjQ]8`Q0
Z883 VZCibnmW]kcoJEN?7E=B7^3
R7
Z884 w1229010469
Z885 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
Z886 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v
L0 27
R13
r1
31
R21
Z887 n@l@s@u@p@e@n@x4
Z888 !s100 27XknANbbD200DUWX=?Pz0
!s85 0
vLSUPENX8
Z889 IQXQiESm;FKSFCEGV4<Mk>2
Z890 VQZVSbQ=PQCJYQj=@WPSzf1
R7
Z891 w1229010472
Z892 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
Z893 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v
L0 27
R13
r1
31
R21
Z894 n@l@s@u@p@e@n@x8
Z895 !s100 5L[IlS6UC18Bmi0kF<WjS1
!s85 0
vLSUPX1
Z896 I`0WRPe5aC4OcJE34GjWdb2
Z897 V5^1UnYUi1FYCG90BhB@422
R7
Z898 w1213165017
Z899 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
Z900 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v
L0 27
R13
r1
31
R21
Z901 n@l@s@u@p@x1
Z902 !s100 :FVe3UXoLRRzNBk6h6oj<2
!s85 0
vLSUPX2
Z903 ITS;7>4D2ZY;R;cA3[@>6H2
Z904 V1b[85LNFlm2ON:C=IQ8QO1
R7
Z905 w1213165018
Z906 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
Z907 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v
L0 27
R13
r1
31
R21
Z908 n@l@s@u@p@x2
Z909 !s100 MXCmi]N8VzgnjSl[6ci0j3
!s85 0
vLSUPX4
Z910 IFMg]=0bl63Jg6][3KIl3G0
Z911 VM[]MJXZgME9FPQm]?OFcW0
R7
Z912 w1213165020
Z913 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
Z914 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v
L0 27
R13
r1
31
R21
Z915 n@l@s@u@p@x4
Z916 !s100 n1Ana09b5T[aeB5_NVIHI0
!s85 0
vLSUPX8
Z917 I]=ZV9FJ?H1]ea`Lk`W_jO0
Z918 Vhd@IY2E=W^`[A?TBdB_M^2
R7
Z919 w1213165022
Z920 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
Z921 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v
L0 27
R13
r1
31
R21
Z922 n@l@s@u@p@x8
Z923 !s100 `NU00@QBRlm`hP3e<_G8V0
!s85 0
vMUX21X1
Z924 Ij0iY165;eVS_9SIffa98P0
Z925 VccBYl;Nj7^AVI8^ob4@io2
R7
Z926 w1213165023
Z927 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
Z928 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v
L0 27
R13
r1
31
R21
Z929 n@m@u@x21@x1
Z930 !s100 gQfRP_ENSC;?In=nD2:_c3
!s85 0
vMUX21X2
Z931 I5L8a3DeMl`_`GLER?=4XC0
Z932 VZ_D7L:i`1dXoP0_0`Bl[C0
R7
Z933 w1213165025
Z934 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
Z935 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v
L0 27
R13
r1
31
R21
Z936 n@m@u@x21@x2
Z937 !s100 ofe2[VmKG=_R_<PNO]@C^3
!s85 0
vMUX41X1
Z938 IQAPHnGL<CSSEhFhkG2U`H3
Z939 Vcb:M`j3mKAPj<liM;W7Tk2
R7
Z940 w1213165028
Z941 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
Z942 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v
L0 27
R13
r1
31
R21
Z943 n@m@u@x41@x1
Z944 !s100 >1RP_i2GW;_W=Ik_`cVki1
!s85 0
vMUX41X2
Z945 Ih;SNbHK0ndSHWHZ=cF?461
Z946 Vb12Gl_b3BPMoied`0lz[K1
R7
Z947 w1213165030
Z948 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
Z949 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v
L0 27
R13
r1
31
R21
Z950 n@m@u@x41@x2
Z951 !s100 TQe0f=MzYQ86o^^ZGYS]_1
!s85 0
vNAND2X0
Z952 IBA1L1WVVofSG<mB1S_2E41
Z953 VFl:3CL=TRbi?1<2mNWj502
R7
Z954 w1213165031
Z955 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
Z956 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v
L0 27
R13
r1
31
R21
Z957 n@n@a@n@d2@x0
Z958 !s100 jPK`T_48c_>_Hii8k2eLm2
!s85 0
vNAND2X1
Z959 IVg6cMACUE:zUTbYWOc`_Q0
Z960 V0Mk4^@I_:<>lo74SD6Pm02
R7
Z961 w1213165032
Z962 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
Z963 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v
L0 27
R13
r1
31
R21
Z964 n@n@a@n@d2@x1
Z965 !s100 _WYV@UbPbzfOi]X4kFH7T1
!s85 0
vNAND2X2
Z966 IPUM4FY4R_96:>:hCG;W7V1
Z967 V>:f5AjMLYRaTLI=5imnN92
R7
Z968 w1213165035
Z969 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
Z970 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v
L0 27
R13
r1
31
R21
Z971 n@n@a@n@d2@x2
Z972 !s100 c376U43LZ]cWKkUOb0hO02
!s85 0
vNAND2X4
Z973 IUzN5c@P<oj7X9m9H7bU9n3
Z974 VTKEF6oY?IbT43a`CD?Yd?1
R7
Z975 w1213165037
Z976 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
Z977 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v
L0 27
R13
r1
31
R21
Z978 n@n@a@n@d2@x4
Z979 !s100 aQ2N5T7DnQ5T>K`KBUjP?3
!s85 0
vNAND3X0
Z980 IfE1^5=]AOVaY1]4_]:mbG2
Z981 V@JF0YlT;OBzj2CS;n^VkB0
R7
Z982 w1213165040
Z983 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
Z984 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v
L0 27
R13
r1
31
R21
Z985 n@n@a@n@d3@x0
Z986 !s100 >Y02J6JkSQZB1HY:lZXOG1
!s85 0
vNAND3X1
Z987 I[9QWTi`Og4CDUKA?`?:_z1
Z988 V7052`baoaGQUN<m6d`i9M0
R7
Z989 w1213165042
Z990 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
Z991 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v
L0 27
R13
r1
31
R21
Z992 n@n@a@n@d3@x1
Z993 !s100 XLPAe00zKVH4k^3a1G7j72
!s85 0
vNAND3X2
Z994 IRZ^z7I^g[CbDLb3Hm<beV0
Z995 V:PdTL6DejzoYC>dmj?j1e3
R7
Z996 w1213165044
Z997 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
Z998 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v
L0 27
R13
r1
31
R21
Z999 n@n@a@n@d3@x2
Z1000 !s100 PzzScK0NZN<m@KHI3_Cm=0
!s85 0
vNAND3X4
Z1001 I=K67mYL]fL=C3LKWR?N=M1
Z1002 V`7LFGHaVR^NU9KdK8_f_M3
R7
Z1003 w1213165046
Z1004 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
Z1005 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v
L0 27
R13
r1
31
R21
Z1006 n@n@a@n@d3@x4
Z1007 !s100 0_JMFG5o?0[Xg0[h5icEY2
!s85 0
vNAND4X0
Z1008 Id=]7m84R9Y3QX;bjaY[QJ1
Z1009 Vc@J4b[?7Wl:cf3`c4iIea0
R7
Z1010 w1213165049
Z1011 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
Z1012 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v
L0 27
R13
r1
31
R21
Z1013 n@n@a@n@d4@x0
Z1014 !s100 A`z3JBhQ4HbCM9b5Wo:1M0
!s85 0
vNAND4X1
Z1015 I;fKd^gnoQY]5I==13n<N=2
Z1016 VkcPMf>>CIKlhN`LhZ9cna2
R7
Z1017 w1213165051
Z1018 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
Z1019 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v
L0 27
R13
r1
31
R21
Z1020 n@n@a@n@d4@x1
Z1021 !s100 70TWg50BESQ9UoOoIY<1c0
!s85 0
vNBUFFX16
Z1022 IO;^6OP252PQ9Wm0n]7k^Y2
Z1023 VTAaNX[=ZX2UTONhEDZCQ`1
R7
Z1024 w1213165053
Z1025 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
Z1026 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v
L0 27
R13
r1
31
R21
Z1027 n@n@b@u@f@f@x16
Z1028 !s100 aYnH85Tde0mDYLJCj=1ol0
!s85 0
vNBUFFX2
Z1029 IL@nBRoT[]0YhRKbonKcZ]1
Z1030 V7O;c?BD8D@W5CI>Mi4diY0
R7
Z1031 w1213165054
Z1032 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
Z1033 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v
L0 27
R13
r1
31
R21
Z1034 n@n@b@u@f@f@x2
Z1035 !s100 hE]9LzZI>M4>i19=Bh^mO3
!s85 0
vNBUFFX32
Z1036 IUcg8<T?3HJ?`MinFjjFnV2
Z1037 VUh79m[oZP[e`C`X3@zDgK2
R7
Z1038 w1213165055
Z1039 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
Z1040 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v
L0 27
R13
r1
31
R21
Z1041 n@n@b@u@f@f@x32
Z1042 !s100 Gl2ah72TM8eGJ<[ZFh5^O2
!s85 0
vNBUFFX4
Z1043 I6UPEeVmYKT?4R3MLW4^d:1
Z1044 VSVoP0i[_`_R2hRh3fRCfS0
R7
Z1045 w1213165056
Z1046 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
Z1047 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v
L0 27
R13
r1
31
R21
Z1048 n@n@b@u@f@f@x4
Z1049 !s100 ROgS?BZJWd6M:CFA7N?kz1
!s85 0
vNBUFFX8
Z1050 I2ZF^b1IWLc;RzIY:on`681
Z1051 Voo;CJa^IiW>@QSeFchO031
R7
Z1052 w1213165057
Z1053 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
Z1054 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v
L0 27
R13
r1
31
R21
Z1055 n@n@b@u@f@f@x8
Z1056 !s100 lRKdRFBG6hR8ObSkLz<[j1
!s85 0
vNOR2X0
Z1057 IC>8I7nbNK:M`YbYc^[_j_1
Z1058 VDGPnlS_@CQ7^fWiI6Fc<c0
R7
Z1059 w1213165059
Z1060 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
Z1061 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v
L0 27
R13
r1
31
R21
Z1062 n@n@o@r2@x0
Z1063 !s100 Y;FQ;zZPk8m:HBOJm7c0c3
!s85 0
vNOR2X1
Z1064 Ie7_A@l_FkKFj>;`DHQ18m2
Z1065 VkJ96AC]3MB;C3I:`zVec;2
R7
Z1066 w1213165060
Z1067 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
Z1068 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v
L0 27
R13
r1
31
R21
Z1069 n@n@o@r2@x1
Z1070 !s100 BHO8HU4iEXbWm>V]z^]J01
!s85 0
vNOR2X2
Z1071 I_1NJjE9YO6PGWV0oQWkK70
Z1072 V]BfI_l302@U[XoA@RWUSa3
R7
Z1073 w1213165062
Z1074 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
Z1075 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v
L0 27
R13
r1
31
R21
Z1076 n@n@o@r2@x2
Z1077 !s100 `E>zQidjSmGU;?RFHz3a02
!s85 0
vNOR2X4
Z1078 Iihf3]FllRJFFdcUPE2hRM2
Z1079 V0[NLZ_laXWT2R4;MNaNnS2
R7
Z1080 w1213165063
Z1081 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
Z1082 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v
L0 27
R13
r1
31
R21
Z1083 n@n@o@r2@x4
Z1084 !s100 LFm1OO;RGI4aCJjb]YVVN0
!s85 0
vNOR3X0
Z1085 I<Nhiz99S6<L:ah?=BU4C_2
Z1086 V3Adahgm>L1dSC8ZlK;mYL2
R7
Z1087 w1213165064
Z1088 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
Z1089 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v
L0 27
R13
r1
31
R21
Z1090 n@n@o@r3@x0
Z1091 !s100 dk^66NZH_NWleUOlP5^Eh1
!s85 0
vNOR3X1
Z1092 I^a]5QWEEb_ON3N32<VG[;1
Z1093 VBJP>ai6@Q:zVB8X:eE_m;0
R7
Z1094 w1213165066
Z1095 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
Z1096 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v
L0 27
R13
r1
31
R21
Z1097 n@n@o@r3@x1
Z1098 !s100 ;1UJLUA_TlbhRO4MOZA_73
!s85 0
vNOR3X2
Z1099 I9AJLJBj?>N;;W3Dm==Mng2
Z1100 VB:YIEo9LL6hfBXEaKXlZ53
R7
Z1101 w1213165067
Z1102 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
Z1103 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v
L0 27
R13
r1
31
R21
Z1104 n@n@o@r3@x2
Z1105 !s100 ?]Il0SPOkY;^g^A:[EF?O3
!s85 0
vNOR3X4
Z1106 IGfL8fFWFzm]ZKo7L<3_SW3
Z1107 VEAQk83n2d`>^MEdV4<?L[2
R7
Z1108 w1213165068
Z1109 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
Z1110 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v
L0 27
R13
r1
31
R21
Z1111 n@n@o@r3@x4
Z1112 !s100 LF2UUd65D_f4@d^Zh3_5c1
!s85 0
vNOR4X0
Z1113 IhXjPM@PkXhH1SM0DfFbBN2
Z1114 VG?hhN3_iRT4m46iYgBHhZ0
R7
Z1115 w1213165070
Z1116 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
Z1117 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v
L0 27
R13
r1
31
R21
Z1118 n@n@o@r4@x0
Z1119 !s100 2^LNcc3C20aGWJh?0Pfhn0
!s85 0
vNOR4X1
Z1120 IT>7L]WWA;7LFcE8ifdg803
Z1121 VjL:Hmm_MJ=L^HkE7<co3f2
R7
Z1122 w1213165071
Z1123 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
Z1124 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v
L0 27
R13
r1
31
R21
Z1125 n@n@o@r4@x1
Z1126 !s100 f;e?n>8bfkSDCABGC`k[j1
!s85 0
vOA21X1
Z1127 Ie15E6bG@l_JOhYXMO:B[z3
Z1128 VU4aiHm<9IB9[NE^:<ES5b2
R7
R1122
Z1129 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
Z1130 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v
L0 27
R13
r1
31
R21
Z1131 n@o@a21@x1
Z1132 !s100 M<EjW<NilRjg:MaRi@jz20
!s85 0
vOA21X2
Z1133 I^J;DoF]kkl[eCHNL^@hC>3
Z1134 V30VKIL?Tio9czzi^GaSM[0
R7
Z1135 w1213165072
Z1136 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
Z1137 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v
L0 27
R13
r1
31
R21
Z1138 n@o@a21@x2
Z1139 !s100 7f>o8BJg]JDOO5mZGabBi0
!s85 0
vOA221X1
Z1140 IDLhTZTX?ASaU_<h=j51Y<3
Z1141 Vo<`E6eB];XV;VdD=6?UQ?3
R7
Z1142 w1213165073
Z1143 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
Z1144 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v
L0 27
R13
r1
31
R21
Z1145 n@o@a221@x1
Z1146 !s100 FeBJGKJLD@J<d]VAz_^lb3
!s85 0
vOA221X2
Z1147 I2ARO>0HUOidE[_k@<WVVz0
Z1148 V6Y9z>U5@Y_XmimXAL>eEI3
R7
Z1149 w1213165074
Z1150 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
Z1151 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v
L0 27
R13
r1
31
R21
Z1152 n@o@a221@x2
Z1153 !s100 Rn7I0Unz4gN5BI[3NWQQb0
!s85 0
vOA222X1
Z1154 IQH^zY@Td_KZU8mC1LGk3i1
Z1155 ValC>aGiPR5?7OR@9<8Lc>2
R7
R1149
Z1156 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
Z1157 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v
L0 27
R13
r1
31
R21
Z1158 n@o@a222@x1
Z1159 !s100 ]Mc:UF3E_3Q[b_4]^hkVk3
!s85 0
vOA222X2
Z1160 I_X2ji8c:K?A5@V4=kU^Ol0
Z1161 V<hE^Q>XEKEMIl?^>Pc3We0
R7
Z1162 w1213165076
Z1163 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
Z1164 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v
L0 27
R13
r1
31
R21
Z1165 n@o@a222@x2
Z1166 !s100 QVRP>O33J_T_<O@f;29450
!s85 0
vOA22X1
Z1167 Iz<?iFR=R6U?ci4EBUSW6U3
Z1168 V[Km]mHYkE9HWiIiHLnaY:2
R7
Z1169 w1213165077
Z1170 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
Z1171 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v
L0 27
R13
r1
31
R21
Z1172 n@o@a22@x1
Z1173 !s100 GYMFgnJdVEf55[C`U[NoQ1
!s85 0
vOA22X2
Z1174 I<AkBOm=P`I7c1WOAl;OcS0
Z1175 V=m3Ii;6bPa=87CCEFF3RI3
R7
R1169
Z1176 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
Z1177 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v
L0 27
R13
r1
31
R21
Z1178 n@o@a22@x2
Z1179 !s100 hONaR[44f^=`dFV:f23^^1
!s85 0
vOAI21X1
Z1180 I;fQ18Uj>GBD`K9Yh9zDOf3
Z1181 V16PDgFUj57KYG`iL3Pn5k3
R7
Z1182 w1213165078
Z1183 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
Z1184 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v
L0 27
R13
r1
31
R21
Z1185 n@o@a@i21@x1
Z1186 !s100 ?d5aOfYB66V778ULakIM:1
!s85 0
vOAI21X2
Z1187 IWD0ShOB>@Ljb8VkQhY=RS2
Z1188 VgGd5?DWj@Ko1aR3[Bifle1
R7
Z1189 w1213165079
Z1190 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
Z1191 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v
L0 27
R13
r1
31
R21
Z1192 n@o@a@i21@x2
Z1193 !s100 mT`Kh=K35JJ_>=ZbABz>=1
!s85 0
vOAI221X1
Z1194 IGSSA;FS8=[bUMh8UJVb0K0
Z1195 V2>I2Q?:9=3[omfM^EMBFl1
R7
Z1196 w1213165080
Z1197 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
Z1198 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v
L0 27
R13
r1
31
R21
Z1199 n@o@a@i221@x1
Z1200 !s100 IVCX`NzX?hWLnUe1mfY9O0
!s85 0
vOAI221X2
Z1201 IfFj83GdllTgX5lj8P2TUe2
Z1202 VSdeEBNIR6S?HjYL6CkAf]3
R7
R1196
Z1203 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
Z1204 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v
L0 27
R13
r1
31
R21
Z1205 n@o@a@i221@x2
Z1206 !s100 ?PX78z:cj3:d9V:D8oCE90
!s85 0
vOAI222X1
Z1207 Ij0JlXhni82F23bVP^13ah3
Z1208 V3PJe_Gi^`m^4f?jkN9ha60
R7
Z1209 w1213165081
Z1210 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
Z1211 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v
L0 27
R13
r1
31
R21
Z1212 n@o@a@i222@x1
Z1213 !s100 nORlEiEcgYLT]zk3JYE3E2
!s85 0
vOAI222X2
Z1214 I4nB:dH>j`TZ3<?^1kzlaD3
Z1215 V[X[53U0SeMQXg0IVmc>:92
R7
Z1216 w1213165082
Z1217 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
Z1218 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v
L0 27
R13
r1
31
R21
Z1219 n@o@a@i222@x2
Z1220 !s100 :8i=27>E]>MDl<hbA`<hL2
!s85 0
vOAI22X1
Z1221 Iz4R<2bRnoBPmK<7MlO@U;0
Z1222 VSogWbzgK12]JmzSSlb_nS1
R7
Z1223 w1213165083
Z1224 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
Z1225 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v
L0 27
R13
r1
31
R21
Z1226 n@o@a@i22@x1
Z1227 !s100 BO`iJ26C[LCGHfdR]8J;G1
!s85 0
vOAI22X2
Z1228 IN;7jC0ncd?Sa>ddlORkd03
Z1229 VmGk?0DA0mfam7ZLC:OZ]03
R7
Z1230 w1213165084
Z1231 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
Z1232 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v
L0 27
R13
r1
31
R21
Z1233 n@o@a@i22@x2
Z1234 !s100 `z9fJXPSLl:Fd[e___Q683
!s85 0
vOR2X1
Z1235 IYBm;3a[hh:U3So;CMYkKj1
Z1236 VR:G2:V6T7oYlPBlMBb^lF1
R7
Z1237 w1213165085
Z1238 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
Z1239 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v
L0 27
R13
r1
31
R21
Z1240 n@o@r2@x1
Z1241 !s100 Wf4mV=>gGNGRTkO4VhJc21
!s85 0
vOR2X2
Z1242 IQ=5B98D`hzzd?X?eDI2el2
Z1243 Vf0G;Nd9kk>ODmNHeAQg4?3
R7
R1237
Z1244 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
Z1245 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v
L0 27
R13
r1
31
R21
Z1246 n@o@r2@x2
Z1247 !s100 ?mJogj^Ci6XNd<hhW=ajL0
!s85 0
vOR2X4
Z1248 IIJD6kRBDkNb_oDLE7T`=]1
Z1249 Vd[TQDTKG77@Vgbh1[BA4@1
R7
Z1250 w1213165086
Z1251 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
Z1252 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v
L0 27
R13
r1
31
R21
Z1253 n@o@r2@x4
Z1254 !s100 36P:8@g]z;fcfjK[z7S9c2
!s85 0
vOR3X1
Z1255 I?_0:F0Nocne8mie42V66C1
Z1256 VR`?miBm=W3A7f3C2GM>ZT0
R7
Z1257 w1213165087
Z1258 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
Z1259 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v
L0 27
R13
r1
31
R21
Z1260 n@o@r3@x1
Z1261 !s100 Kbcbj^zlJkR0jG>FY5>oc3
!s85 0
vOR3X2
Z1262 Ige41MH45J?@1mV^YH2j073
Z1263 Vd2H39Xam`RBF1dmPCKaUh0
R7
R1257
Z1264 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
Z1265 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v
L0 27
R13
r1
31
R21
Z1266 n@o@r3@x2
Z1267 !s100 M8?biDHzj3MmiXc66`V7Z0
!s85 0
vOR3X4
Z1268 Io2c5[3ZI2FFVKT8ZSb52M1
Z1269 VK`1jGcA?CnhNlWSOR^Dma1
R7
Z1270 w1213165088
Z1271 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
Z1272 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v
L0 27
R13
r1
31
R21
Z1273 n@o@r3@x4
Z1274 !s100 ;Rk<27kXRN4S?`ZY1FQ_e3
!s85 0
vOR4X1
Z1275 IT?EVJDh2>0>og:C7T@DUh3
Z1276 VJ_Ok4@dV115GL=6GI7;1R0
R7
R1270
Z1277 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
Z1278 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v
L0 27
R13
r1
31
R21
Z1279 n@o@r4@x1
Z1280 !s100 M74j0Gz3i5GEQK6TDl9L21
!s85 0
vOR4X2
Z1281 I_azlV3Bk@@hYTV^X^N0?K1
Z1282 VZCTlH[^l7dgQ2n8f_Vo;_0
R7
Z1283 w1213165089
Z1284 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
Z1285 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v
L0 27
R13
r1
31
R21
Z1286 n@o@r4@x2
Z1287 !s100 Q`A^lP>;T69LE=94;QcnH1
!s85 0
vOR4X4
Z1288 I4]EDn`@F12S>zPAU3eFZ_0
Z1289 V5[d[oo?4JSl]izSgB@3WD0
R7
Z1290 w1213165090
Z1291 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
Z1292 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v
L0 27
R13
r1
31
R21
Z1293 n@o@r4@x4
Z1294 !s100 D1am2INGGeRmN:[N44BEM2
!s85 0
vRDFFNX1
Z1295 IF8Yd0HUDl4FLU>dTokA]H0
Z1296 VYdmV[VP`7Acco]Yg<;dZS1
R7
Z1297 w1227176298
Z1298 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
Z1299 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v
L0 27
R13
r1
31
R21
Z1300 n@r@d@f@f@n@x1
Z1301 !s100 ?hjbAU=`kbj]Dj7IYbEPl3
!s85 0
vRDFFNX2
Z1302 I06]doHQD:ZXR8a[JBVNI[0
Z1303 VJd1:mgjD5T_ElUKi:S[eZ2
R7
Z1304 w1227176310
Z1305 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
Z1306 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v
L0 27
R13
r1
31
R21
Z1307 n@r@d@f@f@n@x2
Z1308 !s100 f:LAd17Wagj;T@?mIm7bP1
!s85 0
vRDFFX1
Z1309 I`IB6^kWYcG2zYKb:g6h;i2
Z1310 VEEUbg3O@I;dDETm?B4>4Z0
R7
Z1311 w1227171586
Z1312 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
Z1313 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v
L0 27
R13
r1
31
R21
Z1314 n@r@d@f@f@x1
Z1315 !s100 LEA:mzk?Y]E[9YfEXUi7b3
!s85 0
vRDFFX2
Z1316 IfmM5TChG5]IZ3L:Fe7QC72
Z1317 VEUFB5JheB6k:^@8Lz`E8f2
R7
Z1318 w1227171602
Z1319 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
Z1320 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v
L0 27
R13
r1
31
R21
Z1321 n@r@d@f@f@x2
Z1322 !s100 CUjTnM:mkz`Z45^MMd;]F1
!s85 0
vrsdffnx1
Z1323 I?1e4<]]7I5=f;`j=Mb:PD1
Z1324 V96hE>W_KJfO^a[]GD@1O;3
R7
Z1325 w1227176750
Z1326 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
Z1327 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v
L0 27
R13
r1
31
R21
Z1328 !s100 <0W1I`j@Z1S?m5@F0^W0:3
!s85 0
vrsdffnx2
Z1329 I5IdIIhTd2VozcnaQLT1H<1
Z1330 V[a]UBOOoBG0obZiZ0L=V^3
R7
Z1331 w1227176744
Z1332 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
Z1333 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v
L0 27
R13
r1
31
R21
Z1334 !s100 =kH0Z4a_k50iOC84Hf@HG1
!s85 0
vRSDFFX1
Z1335 I?ndM1n8d6UTl[>kn?C>az1
Z1336 VP34B7EE]X`U49?68CR1TP2
R7
Z1337 w1227176674
Z1338 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
Z1339 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v
L0 27
R13
r1
31
R21
Z1340 n@r@s@d@f@f@x1
Z1341 !s100 5:4[;o=1bH`]>CfdiLm@E0
!s85 0
vRSDFFX2
Z1342 IS;8>O0GQYJGdmNY@XRFD01
Z1343 V=LMCKGm7agzQON[DW;nJR0
R7
Z1344 w1227175490
Z1345 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
Z1346 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v
L0 27
R13
r1
31
R21
Z1347 n@r@s@d@f@f@x2
Z1348 !s100 5FN44an]i9ZSjb[7P]><g1
!s85 0
Us_aodffarx1_Q
Z1349 IRcT<g6B2GaHz>fQE]FkoK0
Z1350 V2efX:g2]z8cjo?^<Ub7S31
R7
R154
R155
R156
L0 96
R13
r1
31
R21
Z1351 ns_aodffarx1_@q
Z1352 !s100 HjMGlQV:9H4Vo[iIcT7^A2
!s85 0
Us_aodffarx2_Q
Z1353 IzbPODM9R]5LEz84Fhlc>S0
Z1354 V?<Uz2>fnd7<TOe6KOD>Yo1
R7
R161
R162
R163
L0 96
R13
r1
31
R21
Z1355 ns_aodffarx2_@q
Z1356 !s100 PGXabk?83N18nCSAl9@D`2
!s85 0
Us_aodffnarx1_Q
Z1357 I=LdY[]3[3VSZz0Km`9>aO3
Z1358 V52>LJL[EaJm=SM7RX[6Yl3
R7
R161
R168
R169
L0 96
R13
r1
31
R21
Z1359 ns_aodffnarx1_@q
Z1360 !s100 T[;44L9GVO9BL[P=M2oGA3
!s85 0
Us_aodffnarx2_Q
Z1361 IzSLXbCUHdlFF>Y7BHoKh=1
Z1362 VC_I`9VRYZ_N36l9RLm^n;3
R7
R174
R175
R176
L0 96
R13
r1
31
R21
Z1363 ns_aodffnarx2_@q
Z1364 !s100 <:HMGTJ2g8ekk_88DTM^11
!s85 0
vs_cglnprx2
Z1365 IOT8DX@j19?o7bTZ5E4V892
Z1366 V5ZHkEJZIgN;S`F3aP>i`M2
R7
R255
R256
R257
L0 79
R13
r1
31
R21
Z1367 !s100 KSfEVz;eNaH2FQ4[cE?Gj3
!s85 0
vs_cglnprx8
Z1368 ITG6O89MOz>UBA:dHYU^Bl1
Z1369 Vl@1Oe[_HHh>4K?GOncbhd0
R7
R262
R263
R264
L0 79
R13
r1
31
R21
Z1370 !s100 CShB]8a=DmRO>n<U3QF?<1
!s85 0
vs_cglnpsx16
Z1371 Ih^?UQmR@kM1<1aVJ^_P<>1
Z1372 VNMgU8=_KYdEF^9g1k:Yn>1
R7
R269
R270
R271
L0 81
R13
r1
31
R21
Z1373 !s100 6kZ5Li[S0P5L@:cfG3ZDH0
!s85 0
vs_cglnpsx2
Z1374 In::hFzDlQafN003gYg_BN1
Z1375 V`mQ;P=Dio@1R:4NKIbCdI3
R7
R276
R277
R278
L0 81
R13
r1
31
R21
Z1376 !s100 ?mFlfl3mj]_WR6VcEQC2e2
!s85 0
vs_cglnpsx4
Z1377 I<E9dWSFH`^o@ha4@1VON_0
Z1378 VdTETUZ5Jo0f3bBlKa:N>S0
R7
R269
R283
R284
L0 81
R13
r1
31
R21
Z1379 !s100 NMSK1e4fRiE;<0PE]l_^S0
!s85 0
vs_cglnpsx8
Z1380 Il0l3AbQ@5GOB3VNgAKKbG1
Z1381 VHeE5m>iVULU1VUVLB6I6a2
R7
R289
R290
R291
L0 81
R13
r1
31
R21
Z1382 !s100 Ahcza`?Z_WFG]_DMJCYaj2
!s85 0
vs_cglpprx2
Z1383 IDzi9TiWZP:F6bMgmFf^8T0
Z1384 VJcB:=Yhe5BA1al5Gmd2ig2
R7
R296
R297
R298
L0 79
R13
r1
31
R21
Z1385 !s100 eD5NRBhKXU_De9;ZXB6zH2
!s85 0
vs_cglpprx8
Z1386 I?1?b4CTIC:^E:843E^2hT1
Z1387 VZ?gJl6hdB2C9M[X3Bz`3G1
R7
R289
R303
R304
L0 79
R13
r1
31
R21
Z1388 !s100 IBJJzP_PQRWm@bf3MHilX2
!s85 0
vs_cglppsx16
Z1389 I[TlOFSNd<ZEMhO4]0CFBf2
Z1390 VmKoKe]_Q46MRidilIR>0P1
R7
R262
R309
R310
L0 81
R13
r1
31
R21
Z1391 !s100 fGlEF]?B4j?4?[SZPA35F2
!s85 0
vs_cglppsx2
Z1392 IabO:;SI`gE^lc[J^S1LdO1
Z1393 VUYZkoL1Agh<TIjQTiPR1:2
R7
R315
R316
R317
L0 81
R13
r1
31
R21
Z1394 !s100 0NA3mL`?HPST=VO3M^Jc33
!s85 0
vs_cglppsx4
Z1395 I6=kNTO8mWM@YV<_oFKUHV0
Z1396 VmHDkJ4JnFMG`VoP8PfIbQ2
R7
R322
R323
R324
L0 81
R13
r1
31
R21
Z1397 !s100 =]^kml[N_[4@A289HJbL^2
!s85 0
vs_cglppsx8
Z1398 INefVYc0mlg8f9eDiR<6ke3
Z1399 VN=nDCZ99ODBNm7hXL0b;@1
R7
R329
R330
R331
L0 81
R13
r1
31
R21
Z1400 !s100 F:hmR<5X6Q:OEjD`fU_=@2
!s85 0
Us_dec24x1_Q0
Z1401 I8Elf3JMYzc`bLWKU`?PY:1
Z1402 VY;59Bic3G2kaZVSaAA`UA0
R7
R336
R337
R338
Z1403 L0 124
R13
r1
31
R21
Z1404 ns_dec24x1_@q0
Z1405 !s100 HRVV7H9M@gZLD7cgfVOND2
!s85 0
Us_dec24x1_Q1
Z1406 I?nzZFZKOgIFmQ?k0IJX9R2
Z1407 V5E[bjXW2VWgdjCaUHbc^l2
R7
R336
R337
R338
Z1408 L0 109
R13
r1
31
R21
Z1409 ns_dec24x1_@q1
Z1410 !s100 oGS@^GHd=GQ`Zg2NGPkL@2
!s85 0
Us_dec24x1_Q2
Z1411 IdND@74ah7l8nX^dfCgJ380
Z1412 V_j8@gP@`5IU_^@BA[;jD02
R7
R336
R337
R338
L0 94
R13
r1
31
R21
Z1413 ns_dec24x1_@q2
Z1414 !s100 W:FBn5ZXT2;z8J2EX_SAK0
!s85 0
Us_dec24x1_Q3
Z1415 IhWXKP=EFGihb5EcB6<O2f2
Z1416 VcOVkJJK];NF3ji>AQ]kNc3
R7
R336
R337
R338
L0 79
R13
r1
31
R21
Z1417 ns_dec24x1_@q3
Z1418 !s100 :hd07_@_VKVZ:oFLdWkdc2
!s85 0
Us_dec24x2_Q0
Z1419 IMf>2Uf@MhN2D;W^04R6VT1
Z1420 VTCV`E`43EII:UNi0c`5e=3
R7
R343
R344
R345
R1403
R13
r1
31
R21
Z1421 ns_dec24x2_@q0
Z1422 !s100 0Z12TZnTC]aPCOg<5<g>N3
!s85 0
Us_dec24x2_Q1
Z1423 IKOzaYZ[m?2VIbi9fS>;8_1
Z1424 VP9h5l5a<9i]dILm>FQSP11
R7
R343
R344
R345
R1408
R13
r1
31
R21
Z1425 ns_dec24x2_@q1
Z1426 !s100 =7AU1MezfKa4No8ED2^U`3
!s85 0
Us_dec24x2_Q2
Z1427 IU;6d[S3L2L;^I20XXb`B40
Z1428 VHggN4WVF=MBo2@J6N@_9H2
R7
R343
R344
R345
L0 94
R13
r1
31
R21
Z1429 ns_dec24x2_@q2
Z1430 !s100 b^K[`N>Eh6@;O5fDjTNTc0
!s85 0
Us_dec24x2_Q3
Z1431 I3Ao7<IB4_dCSgAjiTDUe?0
Z1432 VJngPG[5GJfA:kezo;>2c50
R7
R343
R344
R345
L0 79
R13
r1
31
R21
Z1433 ns_dec24x2_@q3
Z1434 !s100 mUMZ;WnfEgXdU`?<bT?3l2
!s85 0
Us_dffarx1_Q
Z1435 IcQn2f0MRonoENHKdEiNW:0
Z1436 VL@`FffE<8co8DEE[>zHo82
R7
R370
R371
R372
L0 96
R13
r1
31
R21
Z1437 ns_dffarx1_@q
Z1438 !s100 BZz<fMZHSlJjiTWh>Gh:n3
!s85 0
Us_dffarx2_Q
Z1439 IPdkDW4b<]k[Sg@zIB;Sgj1
Z1440 Vn=]zfl3PTeD>2^_jNY6gT1
R7
R370
R377
R378
L0 96
R13
r1
31
R21
Z1441 ns_dffarx2_@q
Z1442 !s100 IiOU>C4kZnZb;_b]9ka:V1
!s85 0
Us_dffasrx1_Q
Z1443 I8fXM4>kKzWoC_amNoXBKB1
Z1444 VCm=O<J[QEJd@8d1lEkU^81
R7
R383
R384
R385
Z1445 L0 163
R13
r1
31
R21
Z1446 ns_dffasrx1_@q
Z1447 !s100 mUj>A27:8@9>DGY9h^oEW0
!s85 0
Us_dffasrx1_QN
Z1448 IDgiOnZMJ0Rz4dR93^a@o^0
Z1449 V9Q6=PgRdAIa8JT`F_KaWG3
R7
R383
R384
R385
Z1450 L0 141
R13
r1
31
R21
Z1451 ns_dffasrx1_@q@n
Z1452 !s100 ZaT1;X:1L;o@n8c4PcfAS1
!s85 0
Us_dffasrx2_Q
Z1453 I5nEo1UC?W5gK0_ni5L_?N0
Z1454 VcR5Ok>RDlj5dc5P>X?ac83
R7
R390
R391
R392
R1445
R13
r1
31
R21
Z1455 ns_dffasrx2_@q
Z1456 !s100 A84>cFe30dKP`2T>SKVf43
!s85 0
Us_dffasrx2_QN
Z1457 Ie`[n;kkm7SHG^5LLe4A3:0
Z1458 VE:D^EhFRXKOWjdM7HjSdA0
R7
R390
R391
R392
R1450
R13
r1
31
R21
Z1459 ns_dffasrx2_@q@n
Z1460 !s100 <8YXkVbH3bTdDm@B1_@Mg2
!s85 0
Us_dffasx1_Q
Z1461 I3GbY<=GXh2CM9WPNWgEgU1
Z1462 Vz2b5H`o_;JchTV]0eYZFo2
R7
R397
R398
R399
L0 96
R13
r1
31
R21
Z1463 ns_dffasx1_@q
Z1464 !s100 dWEUlaCSXSc2FCla?c3oR0
!s85 0
Us_dffasx2_Q
Z1465 Ie`[6>0M6N_AJCHEFzgBC90
Z1466 VM3=Nlc7CSN7l5hFBnKmPR3
R7
R404
R405
R406
L0 96
R13
r1
31
R21
Z1467 ns_dffasx2_@q
Z1468 !s100 zQLfTd6TdFAznM4O_nIhA3
!s85 0
Us_dffnarx1_Q
Z1469 Ilnd?_Bc14R091;6X;Gi[^2
Z1470 VbWALmQ4jl5GKQPmjLM9NG0
R7
R411
R412
R413
L0 96
R13
r1
31
R21
Z1471 ns_dffnarx1_@q
Z1472 !s100 I0E_Zaa_eX]OZ[Lac@5M:3
!s85 0
Us_dffnarx2_Q
Z1473 I0hVP@VmmezC>4K^OM>D1C0
Z1474 V_UDF>KWR5N`gU1<kB7Lzj3
R7
R411
R418
R419
L0 96
R13
r1
31
R21
Z1475 ns_dffnarx2_@q
Z1476 !s100 DEU@zY2a_>kL:H99mNGe83
!s85 0
Us_dffnasrnx1
Z1477 I]M5noTA9kG?6E14Z6hce[3
Z1478 VkGVQM6;b2BXHYaLX1lTcz1
R7
R424
R425
R426
Z1479 L0 107
R13
r1
31
R21
Z1480 !s100 Ng_=Eh[aYg[WRo07>Un;L3
!s85 0
Us_dffnasrnx2
Z1481 I@@?zFXBnc4KWEa3O=`d2D3
Z1482 V@6_ODOg1Q0]5SX_m=H2U[3
R7
R431
R432
R433
R1479
R13
r1
31
R21
Z1483 !s100 @@oR_d3]9n_Nd<[DOYZ6U3
!s85 0
Us_dffnasrqx1
Z1484 I6LXUIF]`JYX8JGH<mICLD0
Z1485 V^e179ci894i7g0e7P0fcz1
R7
R431
R438
R439
Z1486 L0 106
R13
r1
31
R21
Z1487 !s100 KV3NcaZ^d:cMSdAjiSN>Q0
!s85 0
Us_dffnasrqx2
Z1488 IB@iUIo`H`UB8NbK<[J[EC1
Z1489 V6bTGo==13LH]PN[6K16]d0
R7
R444
R445
R446
R1486
R13
r1
31
R21
Z1490 !s100 eSV7`e3lMlSP^LXjPWNnV3
!s85 0
Us_dffnasrx1_Q
Z1491 I>n4XH@nd>UCQ<:m4oa7]f3
Z1492 VacaZi<nHRb3dMGe9INGAY1
R7
R451
R452
R453
Z1493 L0 162
R13
r1
31
R21
Z1494 ns_dffnasrx1_@q
Z1495 !s100 5lkZ3OD?Jn@l6QbP]@WV93
!s85 0
Us_dffnasrx1_QN
Z1496 IF<8ANOSz7G<CLZaNo6d1?3
Z1497 VAFZ13DNHdeT7;U]e;HZg41
R7
R451
R452
R453
Z1498 L0 140
R13
r1
31
R21
Z1499 ns_dffnasrx1_@q@n
Z1500 !s100 CmQ1VLYAP@T^4TVMYSeMS1
!s85 0
Us_dffnasrx2_Q
Z1501 Ik2L4^IANU7<X79`n@6]WQ1
Z1502 VUko87DVW5JXiO<KFfGD8T3
R7
R451
R458
R459
R1445
R13
r1
31
R21
Z1503 ns_dffnasrx2_@q
Z1504 !s100 `>BO1f3ZlNMCEP9Pj9kMn3
!s85 0
Us_dffnasrx2_QN
Z1505 INPZzF39k]gbI^AE@<eXdZ1
Z1506 VgF>@TEA?^Gjh]@gTz6HKo1
R7
R451
R458
R459
R1450
R13
r1
31
R21
Z1507 ns_dffnasrx2_@q@n
Z1508 !s100 P]PKC:JB^jl@Jzn<Pf^c03
!s85 0
Us_dffnasx1_Q
Z1509 IdBAme6[JYE<Sbj:mIaO=k2
Z1510 V4`POK795S37RNJ4znW97g2
R7
R464
R465
R466
L0 96
R13
r1
31
R21
Z1511 ns_dffnasx1_@q
Z1512 !s100 g=LJ@nN1JLhlfaH_6>L=[0
!s85 0
Us_dffnasx2_Q
Z1513 I9P<5EC4J3_Rbjm;^][4cQ0
Z1514 VLHIQN@AN?RLjR0zO0m1iK1
R7
R471
R472
R473
L0 96
R13
r1
31
R21
Z1515 ns_dffnasx2_@q
Z1516 !s100 R@i_fEC@0hXVCSYn??bJ53
!s85 0
Us_dffnx1_Q
Z1517 IDAa0e8>I:gEUHO`cUMBED2
Z1518 VQ7m]o4A2W?V?n_zaCnel10
R7
R478
R479
R480
L0 73
R13
r1
31
R21
Z1519 ns_dffnx1_@q
Z1520 !s100 B6IWPTQc^4dS81^C<bM][1
!s85 0
Us_dffnx2_Q
Z1521 ISTEVnF=H3Td@7M>MN43WR3
Z1522 VbMJ1W[DPnI9:Yz@nnLhZQ3
R7
R485
R486
R487
L0 73
R13
r1
31
R21
Z1523 ns_dffnx2_@q
Z1524 !s100 AEWj@<L@nP8891Jn;R6Dn1
!s85 0
Us_dffssrx1_Q
Z1525 IVVN75VSVWWf9T2Fzm]:2]3
Z1526 V9blYHY0OjcbzPfnNP1Vl63
R7
R485
R492
R493
L0 96
R13
r1
31
R21
Z1527 ns_dffssrx1_@q
Z1528 !s100 >4mI>8?@c0WUaBi`>o`iS0
!s85 0
Us_dffssrx2_Q
Z1529 IR::D4N`c>4jM5agz:Q4Ca2
Z1530 V21[hM<aklgcR8Yz?QU>@^1
R7
R498
R499
R500
L0 96
R13
r1
31
R21
Z1531 ns_dffssrx2_@q
Z1532 !s100 DFC>f2>31dXVEhk;NN_D^3
!s85 0
Us_dffx1_Q
Z1533 IRdia:1KdD6kC_P:Q=EA6c2
Z1534 VZ=;TfCRP_h`UoP8bg@5[H2
R7
R498
R505
R506
L0 73
R13
r1
31
R21
Z1535 ns_dffx1_@q
Z1536 !s100 SAe9k>OPf_FS:?kj[RK_:1
!s85 0
Us_dffx2_Q
Z1537 I0kVI>`Un>i<K^T:GCm][`0
Z1538 VB@FAN6JmdBbQ4MN87M10L1
R7
R511
R512
R513
L0 73
R13
r1
31
R21
Z1539 ns_dffx2_@q
Z1540 !s100 SOS]ni1hKTBNml_dO5XT?0
!s85 0
Us_faddx1_CO
Z1541 I<EOR]<=l[GNR3X7=I9PKz0
Z1542 VQSO6ZNVBTa]1SNP>o@=ae0
R7
R551
R552
R553
Z1543 L0 120
R13
r1
31
R21
Z1544 ns_faddx1_@c@o
Z1545 !s100 m_6H7@ehzczAo4RkGjW0g2
!s85 0
Us_faddx1_S
Z1546 I<zL0^Sz16cO^jm2k>7VV81
Z1547 V32Sm_@FN>8dPbhnAjM]bR1
R7
R551
R552
R553
Z1548 L0 101
R13
r1
31
R21
Z1549 ns_faddx1_@s
Z1550 !s100 KHXHndJGG6GG7Xa?`AiI90
!s85 0
Us_faddx2_CO
Z1551 IzmTAYKlU3>nIB<?fEj?nH1
Z1552 VL6:CafL`R]o9@e?JNoBf53
R7
R558
R559
R560
Z1553 L0 121
R13
r1
31
R21
Z1554 ns_faddx2_@c@o
Z1555 !s100 1`YBmb2H9?ga7g1cG07ig2
!s85 0
Us_faddx2_S
Z1556 IHFRK:8lcj6ZRoTkO1Ib[:2
Z1557 VhkV09:_k>Vd>geRcX[fMn0
R7
R558
R559
R560
Z1558 L0 102
R13
r1
31
R21
Z1559 ns_faddx2_@s
Z1560 !s100 :]AKJncZ9L5=1Oin_<=Ic1
!s85 0
vs_larx1
Z1561 I0^4U]3;BXn@b;Z:O_09@@3
Z1562 V;B?mMj`YzJYKjge3YMjL<3
R7
R710
R717
R718
L0 99
R13
r1
31
R21
Z1563 !s100 [A7jK@anB4oMi:EzR^1eP3
!s85 0
vs_larx2
Z1564 I7XW1lK?T8Mb0>d6e21Hhz3
Z1565 VM=ETlEL@iWzE1UdSCzQ;N3
R7
R723
R724
R725
L0 99
R13
r1
31
R21
Z1566 !s100 @e?XREa@=Y=MB[IeoEV1F3
!s85 0
vs_lasrnx1
Z1567 I@gW8HhU[3K:]UY6_>FLda1
Z1568 V0l^izDW<UeQ9zgCGYkGYY2
R7
R730
R731
R732
Z1569 L0 113
R13
r1
31
R21
Z1570 !s100 X7d=^SFZzFlSgLZ3K5X4M0
!s85 0
vs_lasrnx2
Z1571 IcM6o9P?zD9P@MW7>36c8k3
Z1572 ViJ93BJRS]kTP:UL1FLoCR1
R7
R737
R738
R739
R1569
R13
r1
31
R21
Z1573 !s100 WV0f7d5DG4hgX7;lbOVkD2
!s85 0
vs_lasrqx1
Z1574 I`7X1Bj?3Z0<KHkBOb`mZ11
Z1575 VSb<gcJ5N?Y4HXJcCM;F780
R7
R744
R745
R746
Z1576 L0 112
R13
r1
31
R21
Z1577 !s100 V9`^lK7ZNC?IiHj>CXbeN3
!s85 0
vs_lasrqx2
Z1578 I3j_T]EzX`R<`h?=h4<Q;k1
Z1579 V=C5W^93U?a7fPW4;9f6]]2
R7
R751
R752
R753
R1576
R13
r1
31
R21
Z1580 !s100 GoJzoCnHBlM`^GSGkgRGz0
!s85 0
vs_lasrx1
Z1581 IaE6gcEllnB1mH;NCjIjXT2
Z1582 VfN`1`N@79jA9^@fMZTc`41
R7
R758
R759
R760
Z1583 L0 143
R13
r1
31
R21
Z1584 !s100 YDN3QMONPiVk24emh>2mJ3
!s85 0
vs_lasrx2
Z1585 IT;QRnaCaSzjVahEnA0lH]2
Z1586 V53_XO;1I5SdkMkoz_D8KD0
R7
R765
R766
R767
R1583
R13
r1
31
R21
Z1587 !s100 Z=G?F`Te=2bI]F[65=K^Q1
!s85 0
vs_lasx1
Z1588 I^>5TI9QH`3VL@=W`Sm_?03
Z1589 VL9:j?FmZCaj<aQ5[=J_4h1
R7
R772
R773
R774
L0 99
R13
r1
31
R21
Z1590 !s100 3OA]1UmZ3dUz7MQRRcfJH3
!s85 0
vs_lasx2
Z1591 IO=UTK0Ih2loEncUk:i4AV2
Z1592 VgigjQ>neLHH9:lzlI0n^B3
R7
R779
R780
R781
L0 99
R13
r1
31
R21
Z1593 !s100 [KMK;fX]TPPl0J46R9Dzc3
!s85 0
vs_latchx1
Z1594 IB;h`5_oiIE0?YR3Xd5=^V0
Z1595 V[I8BMfE9`2>YW`:JB>1=g3
R7
R786
R787
R788
L0 77
R13
r1
31
R21
Z1596 !s100 32JZn8i?fZkZKNi@BLQRB1
!s85 0
vs_latchx2
Z1597 Ib0]mEC?ol4<kCjS:ej1_D0
Z1598 V7j94ElR:<jH:VfA<03XD>3
R7
R793
R794
R795
L0 78
R13
r1
31
R21
Z1599 !s100 _OlDYYGY`ckR7>CWJ]?i43
!s85 0
Us_mux21x1
Z1600 I^S_E8Yo_Dnh9D6oTP6N7d3
Z1601 VaCiRJYcjk5?RG=T:;5l=A2
R7
R926
R927
R928
L0 70
R13
r1
31
R21
Z1602 !s100 _3<fi<e0j^Ih3zQeV0MAB2
!s85 0
Us_mux21x2
Z1603 ID4hVY1Lo0z1Ggb[mYg^6T2
Z1604 VUj[3BBi6dl:<=l4cf:m;Y2
R7
R933
R934
R935
L0 70
R13
r1
31
R21
Z1605 !s100 WTX43hM[U9:id]^RYibBK2
!s85 0
Us_mux41x1
Z1606 IK@Q<;R>7`KZLI_Ce^6PS`0
Z1607 VgG3bial:XAU^5MM3W^N970
R7
R940
R941
R942
Z1608 L0 216
R13
r1
31
R21
Z1609 !s100 SEiRzXDAD=C=[VcfK<M>D2
!s85 0
Us_mux41x2
Z1610 I_>h2V`j3LZc[48e3Y[HGE2
Z1611 VNhXMz^][BgDiZ15HG@^8P3
R7
R947
R948
R949
R1608
R13
r1
31
R21
Z1612 !s100 ?MHZXifLid^Y^@Gdl7W?C0
!s85 0
Us_rdffnx1_Q
Z1613 IUF_cD`i9=bXe>n]33l]zA2
Z1614 VVT9Q^`dj=AihhJ@Z[8]o32
R7
R1297
R1298
R1299
L0 82
R13
r1
31
R21
Z1615 ns_rdffnx1_@q
Z1616 !s100 J=0Sj7a]Jo;6aQ0aFG1n@0
!s85 0
Us_rdffnx2_Q
Z1617 IzXU_TJQ9;OVlZn7]99G:n2
Z1618 VnTOIW5Na1zHG2?Fk?5i9h3
R7
R1304
R1305
R1306
L0 82
R13
r1
31
R21
Z1619 ns_rdffnx2_@q
Z1620 !s100 @KZN4[TdO?2BH9b]72_BP3
!s85 0
Us_rdffx1_Q
Z1621 IW`Zo1oB_zFjM3GT9>bbPF1
Z1622 VF]]HBY?S2?fYefEECUaX_0
R7
R1311
R1312
R1313
L0 87
R13
r1
31
R21
Z1623 ns_rdffx1_@q
Z1624 !s100 ;Qba<Kb9iCI]?k^bQDV:X2
!s85 0
Us_RDFFX2_Q
Z1625 IUlMD5565=]VaeRAV>SLDn3
Z1626 Va`eXV`^V3gCFzU`YJ^WLd2
R7
R1318
R1319
R1320
L0 87
R13
r1
31
R21
Z1627 ns_@r@d@f@f@x2_@q
Z1628 !s100 MN^XCX6hHjShm92S=6iLb1
!s85 0
Us_rsdffnx1_Q
Z1629 IPo;CU:^UH4iz2WHIRNX<R2
Z1630 VbalbHMhj4bOJ3lN<58N3z2
R7
R1325
R1326
R1327
Z1631 L0 138
R13
r1
31
R21
Z1632 ns_rsdffnx1_@q
Z1633 !s100 `[mZcem:6f0Yke:Do9=^m2
!s85 0
Us_rsdffnx2_Q
Z1634 IK66Lc_GPh046zzYIP`4Bi1
Z1635 VJZZ@1C46>:A>RB7If[J]<3
R7
R1331
R1332
R1333
R1631
R13
r1
31
R21
Z1636 ns_rsdffnx2_@q
Z1637 !s100 lIMVYWm2XV;M7aeocTS3L1
!s85 0
Us_rsdffx1_Q
Z1638 INX>F]>hIHz2CH61^@hgDX0
Z1639 V6SkjFW4MTG:VmTi7h08jg2
R7
R1337
R1338
R1339
Z1640 L0 158
R13
r1
31
R21
Z1641 ns_rsdffx1_@q
Z1642 !s100 [1OELJ?f4AMlCjDZ[>KFR1
!s85 0
Us_rsdffx2_Q
Z1643 IZaRlY0UmD?W0;`2[_lHgV1
Z1644 Va3ODWXR0`GH1K3^N`SR:Z2
R7
R1344
R1345
R1346
R1640
R13
r1
31
R21
Z1645 ns_rsdffx2_@q
Z1646 !s100 <XEZH6HGe4V[EL?`:?6Jl3
!s85 0
Us_sdffarx1_Q
Z1647 IZNLUgTaAHVV<JWd@Elo_h3
Z1648 VDa9iDKYmzTWO0mEZR`MHe3
R7
Z1649 w1227177990
Z1650 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z1651 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v
Z1652 L0 176
R13
r1
31
R21
Z1653 ns_sdffarx1_@q
Z1654 !s100 dGFG_=DEckYH2[3=fR8L52
!s85 0
Us_sdffarx2_Q
Z1655 IoVW2dz:jb10Pz@[3^3A?Y3
Z1656 VcklQzYFI7>aanL5EGbW_f3
R7
Z1657 w1227177938
Z1658 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
Z1659 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v
R1652
R13
r1
31
R21
Z1660 ns_sdffarx2_@q
Z1661 !s100 kA[XOL:h12Yf9D>VMeg?N3
!s85 0
Us_sdffasrsx1_Q
Z1662 Im4Zc1RLhD?E3hX4a;_F`22
Z1663 V4:086=O77m;Pn^9gd8RRe0
R7
Z1664 w1227212776
Z1665 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z1666 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v
Z1667 L0 521
R13
r1
31
R21
Z1668 ns_sdffasrsx1_@q
Z1669 !s100 SIQ?G1QiAAHd=1_Sf?Vj51
!s85 0
Us_sdffasrsx1_QN
Z1670 I[>>b6?zGH=3ER3PNLKzWW3
Z1671 VB2dUR69fT1kTzSd[f:9M32
R7
R1664
R1665
R1666
Z1672 L0 495
R13
r1
31
R21
Z1673 ns_sdffasrsx1_@q@n
Z1674 !s100 agQbReUDoAEcN<BhRQ;9Q1
!s85 0
Us_sdffasrsx1_S0
Z1675 I2OBDnZGL:6g`3KG4S<77:0
Z1676 VQ?W@:c<]Q>B>KTM2OW=CG0
R7
R1664
R1665
R1666
Z1677 L0 469
R13
r1
31
R21
Z1678 ns_sdffasrsx1_@s0
Z1679 !s100 L_Lh?eOJ?WeZK@k;Eg70^2
!s85 0
Us_sdffasrsx2_Q
Z1680 I]KzO:dUZ]aG=nd3M[P[`>0
Z1681 V8G7X4@bhMSS0GkoEcGhYG2
R7
Z1682 w1227212808
Z1683 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
Z1684 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v
R1667
R13
r1
31
R21
Z1685 ns_sdffasrsx2_@q
Z1686 !s100 V98[059bI3eJRkM_S6nYL3
!s85 0
Us_sdffasrsx2_QN
Z1687 I598gX<d5KcJXYXdOL_CP93
Z1688 V6LnGYR0N1ZF=hMRb`;1L^0
R7
R1682
R1683
R1684
R1672
R13
r1
31
R21
Z1689 ns_sdffasrsx2_@q@n
Z1690 !s100 O;FbIT3lLkCdM]^U7`SRG2
!s85 0
Us_sdffasrsx2_S0
Z1691 I?_in2`CcXc6ZcL?NUa2o41
Z1692 VN]KWe@OKmI<`_mM^g[X]E2
R7
R1682
R1683
R1684
R1677
R13
r1
31
R21
Z1693 ns_sdffasrsx2_@s0
Z1694 !s100 >7k[Ecm_TUQj32OhU=59i3
!s85 0
Us_sdffasrx1_Q
Z1695 IaGIQJ49Q?5Nam<kFXDG3:2
Z1696 V5V_FYJOhPa:5h`oA9QKER3
R7
Z1697 w1227212636
Z1698 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z1699 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v
Z1700 L0 365
R13
r1
31
R21
Z1701 ns_sdffasrx1_@q
Z1702 !s100 fmkCLR:OaE@^OX:FbAfh]3
!s85 0
Us_sdffasrx1_QN
Z1703 IJSOFlR><c?]hXY=`FZ@T?0
Z1704 VR=SlMJ[XMG@8hUa9oRnf?0
R7
R1697
R1698
R1699
Z1705 L0 338
R13
r1
31
R21
Z1706 ns_sdffasrx1_@q@n
Z1707 !s100 oV`PPAC3gmn>@W9N]XDWU3
!s85 0
Us_sdffasrx2_Q
Z1708 IzX<KS8SmBkLLWW1UMfe[i1
Z1709 VR?I`j<493_[DOH^R<z?X31
R7
Z1710 w1227212662
Z1711 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z1712 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v
Z1713 L0 364
R13
r1
31
R21
Z1714 ns_sdffasrx2_@q
Z1715 !s100 L21>H]Ujjlo47zZ0T=WXf3
!s85 0
Us_sdffasrx2_QN
Z1716 Id=0LJ^ACMg1]lQmnC07oj2
Z1717 V:jG<G:VNbYMbAKYQSl7Fa0
R7
R1710
R1711
R1712
R1705
R13
r1
31
R21
Z1718 ns_sdffasrx2_@q@n
Z1719 !s100 c0EA8hPRe:;]cz<J09Po^2
!s85 0
Us_sdffasx1_Q
Z1720 Ib:WCmeGnS]1^^L:<gDi:n1
Z1721 Vg;k=el?Z5l=jGFROWzf?i0
R7
Z1722 w1227212040
Z1723 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
Z1724 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v
R1652
R13
r1
31
R21
Z1725 ns_sdffasx1_@q
Z1726 !s100 ?I1DmhdTaB7k[fE`]8n@h1
!s85 0
Us_sdffasx2_Q
Z1727 IPOER5ioUkW7;?3K[_DfWM0
Z1728 V3@V`2]ET[?3>AO=K];^[n3
R7
Z1729 w1227212038
Z1730 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
Z1731 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v
R1652
R13
r1
31
R21
Z1732 ns_sdffasx2_@q
Z1733 !s100 GZNDjR7jgNG4PlgzY>A]V2
!s85 0
Us_sdffnarx1_Q
Z1734 I_g;H0a883E^^M^BTPEFf@1
Z1735 V0MY3Ch`0[iAeQ4>9Z;jh91
R7
Z1736 w1227212478
Z1737 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
Z1738 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v
R1652
R13
r1
31
R21
Z1739 ns_sdffnarx1_@q
Z1740 !s100 IMK9TLZfbn47UM=JW@ZX02
!s85 0
Us_sdffnarx2_Q
Z1741 I;O8PoZ>]h08?9ZEz2OSN<0
Z1742 VPgcc3cP0nD>GJni?bZ5iW1
R7
Z1743 w1227212476
Z1744 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
Z1745 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v
R1652
R13
r1
31
R21
Z1746 ns_sdffnarx2_@q
Z1747 !s100 Y4=T0JPbUPGE4M:Y]iNQP0
!s85 0
Us_sdffnasrx1_Q
Z1748 I1cI0D`O:G:fZ0Kz4gzZ>H1
Z1749 V:=W=>JHT_D_j^QQEVN3b[0
R7
Z1750 w1227212318
Z1751 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
Z1752 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v
R1713
R13
r1
31
R21
Z1753 ns_sdffnasrx1_@q
Z1754 !s100 ij2DE?[d6Q@Q59eZlk=341
!s85 0
Us_sdffnasrx1_QN
Z1755 IFPN@iFa0N=aFV3GIHiJNd3
Z1756 V50`>c?E2DNd[[::CS^^;>3
R7
R1750
R1751
R1752
R1705
R13
r1
31
R21
Z1757 ns_sdffnasrx1_@q@n
Z1758 !s100 O<SQ6QE=jII2S0>5;In>D2
!s85 0
Us_sdffnasrx2_Q
Z1759 IIIIZ4V`_>BXfEHY>CTcSP1
Z1760 V5Xm<UkQMb`NIX4cn_T^m`3
R7
Z1761 w1227212348
Z1762 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
Z1763 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v
R1713
R13
r1
31
R21
Z1764 ns_sdffnasrx2_@q
Z1765 !s100 gXz:nU[:0zC:G_MYhz6SO0
!s85 0
Us_sdffnasrx2_QN
Z1766 I8fH^Pi8>W7D71LXHc_iS^0
Z1767 V;h0=XYNO^SEBhC@fBdAMZ2
R7
R1761
R1762
R1763
R1705
R13
r1
31
R21
Z1768 ns_sdffnasrx2_@q@n
Z1769 !s100 dB>6TZAc8Wo2]`H2_24CA1
!s85 0
Us_sdffnasx1_Q
Z1770 I_Lzmd2CRCJ08VA4iz4M[10
Z1771 V:0kSMN@?BKadEPL3::nA42
R7
Z1772 w1227212128
Z1773 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
Z1774 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v
R1652
R13
r1
31
R21
Z1775 ns_sdffnasx1_@q
Z1776 !s100 R>5378^WlE<:OC?_@@lle2
!s85 0
Us_sdffnasx2_Q
Z1777 IZhd8o763G7`837RKbzAaK0
Z1778 V_kR5;QX>VXcD=RZZRdeST3
R7
Z1779 w1227212126
Z1780 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
Z1781 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v
R1652
R13
r1
31
R21
Z1782 ns_sdffnasx2_@q
Z1783 !s100 C`KF0YE;Sjch`enMG2OU@3
!s85 0
Us_sdffnx1_Q
Z1784 IPAL`Gc9@^2d5hR2zS2J@32
Z1785 VH>5c:UMIOL[@6l0cWbkoH1
R7
Z1786 w1227211560
Z1787 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
Z1788 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v
L0 97
R13
r1
31
R21
Z1789 ns_sdffnx1_@q
Z1790 !s100 nH8jZd`UHJbARKAQM1I8V0
!s85 0
Us_sdffnx2_Q
Z1791 I]UFbG03A:8UBe7LOZ]MJR3
Z1792 VFS^KYbR;=PPmZlH?D`djg2
R7
Z1793 w1227211558
Z1794 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
Z1795 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v
L0 97
R13
r1
31
R21
Z1796 ns_sdffnx2_@q
Z1797 !s100 bB>T;CnY1Lc<zPF9<CAc>1
!s85 0
Us_sdffssrx1_Q
Z1798 I4FKIRS<5N`dUL;O^n7J:c2
Z1799 V><?Oljl0HcJHAlOmI;<Md2
R7
Z1800 w1227211768
Z1801 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z1802 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v
Z1803 L0 185
R13
r1
31
R21
Z1804 ns_sdffssrx1_@q
Z1805 !s100 R2P`U<h5ZDhoOZ]lzdjkc2
!s85 0
Us_sdffssrx2_Q
Z1806 IlLZkCGLd[fG:S_5RgW[f31
Z1807 V=:0Q_K4cGh4dz=U4oN:h[2
R7
Z1808 w1227211766
Z1809 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
Z1810 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v
R1803
R13
r1
31
R21
Z1811 ns_sdffssrx2_@q
Z1812 !s100 AWL@WKT]1R;:5c?JNfiHd2
!s85 0
Us_sdffx1_Q
Z1813 IQ7Ue3DCS7U5CH52OZE4[S2
Z1814 VL708oPeDjM>fiAoJ?@Ik[0
R7
Z1815 w1227211052
Z1816 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
Z1817 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v
L0 97
R13
r1
31
R21
Z1818 ns_sdffx1_@q
Z1819 !s100 GFThjlC[9X<GCMCDA30IQ2
!s85 0
Us_sdffx2_Q
Z1820 I[2BnioeNmG6kgEG9H]FA^3
Z1821 VN?mdh]=>l<N7^D^_ZFack0
R7
Z1822 w1227211058
Z1823 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
Z1824 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v
L0 97
R13
r1
31
R21
Z1825 ns_sdffx2_@q
Z1826 !s100 NSS3gg>cT<mO[>G>LhE;>3
!s85 0
vSDFFARX1
Z1827 IZ]0hUO?dLC=1HBa3@]k@73
Z1828 VeK6J9;_`FkD;j`?ihh;^G3
R7
R1649
R1650
R1651
L0 27
R13
r1
31
R21
Z1829 n@s@d@f@f@a@r@x1
Z1830 !s100 ok[ShzGAb]ZX]MYKHR_F83
!s85 0
vSDFFARX2
Z1831 I1HCkXoXe@1<84IER7z^aL0
Z1832 VbCcGhXFeV]nlY0C]mMzK;1
R7
R1657
R1658
R1659
L0 27
R13
r1
31
R21
Z1833 n@s@d@f@f@a@r@x2
Z1834 !s100 ^@N7JoV0V?PgcIV`[RIXS2
!s85 0
vSDFFASRSX1
Z1835 I8g@U;FHYzUL3hGEAn`KLb1
Z1836 Va@`ei@aozo8Kcb^QIfG@N1
R7
R1664
R1665
R1666
L0 27
R13
r1
31
R21
Z1837 n@s@d@f@f@a@s@r@s@x1
Z1838 !s100 31j4_=?l`oDfRFQgIIQN>3
!s85 0
vSDFFASRSX2
Z1839 IB3Re=3TU3QlHU?TfiIm`01
Z1840 V>E]9ek7QNVMTjABV6GIDT2
R7
R1682
R1683
R1684
L0 27
R13
r1
31
R21
Z1841 n@s@d@f@f@a@s@r@s@x2
Z1842 !s100 ?:=_UdZdD;YhJV?DV[HdP1
!s85 0
vSDFFASRX1
Z1843 IA9hzd<_H]WhQLJ^4<;H6E0
Z1844 Vm:OfXJ1bjnFD:bOM^T:T=0
R7
R1697
R1698
R1699
L0 27
R13
r1
31
R21
Z1845 n@s@d@f@f@a@s@r@x1
Z1846 !s100 :MHDhI?jZ5nHhPS8cU1_52
!s85 0
vSDFFASRX2
Z1847 Ic]0OaaBaabYT[?zhV;VD21
Z1848 V[hKc7@fBN4k2Lo=OfhoaO1
R7
R1710
R1711
R1712
L0 27
R13
r1
31
R21
Z1849 n@s@d@f@f@a@s@r@x2
Z1850 !s100 S^=aWaRWIFDzO]UjOO13g0
!s85 0
vSDFFASX1
Z1851 INR;;>6G8a_AA[7idM5X^92
Z1852 VIf@]i@OZ;`E1oNCg;;Hg=0
R7
R1722
R1723
R1724
L0 27
R13
r1
31
R21
Z1853 n@s@d@f@f@a@s@x1
Z1854 !s100 ^X?MdDD0za@>n[OC[`0z[3
!s85 0
vSDFFASX2
Z1855 I8IRiAoHDkn4HjkPL9]afK0
Z1856 VQCM[c029EfSXBE:C_XzQD3
R7
R1729
R1730
R1731
L0 27
R13
r1
31
R21
Z1857 n@s@d@f@f@a@s@x2
Z1858 !s100 zK84@IW2>K7L?3SQl8FLC1
!s85 0
vSDFFNARX1
Z1859 I5dRiQKEz?UjQFfc?6:JH@0
Z1860 VQYT3:=G?=?J0z^GPInoWA0
R7
R1736
R1737
R1738
L0 27
R13
r1
31
R21
Z1861 n@s@d@f@f@n@a@r@x1
Z1862 !s100 YfbYL5j@lBXXZ8gm;6F2Q2
!s85 0
vSDFFNARX2
Z1863 IPzLYezKUf_^Gf<OJgo]?j3
Z1864 V>N0Y[ejLi3S<jg?C47CW03
R7
R1743
R1744
R1745
L0 27
R13
r1
31
R21
Z1865 n@s@d@f@f@n@a@r@x2
Z1866 !s100 kgz5cYST]QMQjaFJ1]89Y3
!s85 0
vSDFFNASRX1
Z1867 IRMGzzK=CG>]^Wd855UhiF3
Z1868 VVflzbkD9kkVB=N199VRz`1
R7
R1750
R1751
R1752
L0 27
R13
r1
31
R21
Z1869 n@s@d@f@f@n@a@s@r@x1
Z1870 !s100 MW2oCI>L66jekSAV1jaNT0
!s85 0
vSDFFNASRX2
Z1871 IRz3[6WOLIafWS`BGBL=9J1
Z1872 VEU0R?BL=GgANz=9DAc[GU2
R7
R1761
R1762
R1763
L0 27
R13
r1
31
R21
Z1873 n@s@d@f@f@n@a@s@r@x2
Z1874 !s100 >PGOo2V0:c6Dz?FT=n]0K1
!s85 0
vSDFFNASX1
Z1875 I3<Y<@9>LN1oV27NoP_F2F1
Z1876 V3mSe3zgBbFNOHllQ2edTA3
R7
R1772
R1773
R1774
L0 27
R13
r1
31
R21
Z1877 n@s@d@f@f@n@a@s@x1
Z1878 !s100 SnzjUaVnMo3;3E9n_4_dH0
!s85 0
vSDFFNASX2
Z1879 I^no21cdZzWh10?Y@B[Y?11
Z1880 V1jOn]XDQOf=?1`NY3XM:B3
R7
R1779
R1780
R1781
L0 27
R13
r1
31
R21
Z1881 n@s@d@f@f@n@a@s@x2
Z1882 !s100 8]R<ST@A]2HGHLHd<nGVX3
!s85 0
vSDFFNX1
Z1883 IYP@8:TJbh^_6Dm9A_8<k`1
Z1884 VFZC:Dc;K^oMB<3kV==Mii1
R7
R1786
R1787
R1788
L0 27
R13
r1
31
R21
Z1885 n@s@d@f@f@n@x1
Z1886 !s100 KUNBPn]75K>1_48hzC[iX3
!s85 0
vSDFFNX2
Z1887 I?65?CFH<K`DCM?7?AmQ:O3
Z1888 VJ<6<9M;oBBGT^K@Y8aEG70
R7
R1793
R1794
R1795
L0 27
R13
r1
31
R21
Z1889 n@s@d@f@f@n@x2
Z1890 !s100 UV14T;4=XCM>mRk`e6^Zn1
!s85 0
vSDFFSSRX1
Z1891 IJDD`[ejcP;d5Cgo^kZU>C3
Z1892 V?G1d9@`=X=XSTFM[UdU<i2
R7
R1800
R1801
R1802
L0 27
R13
r1
31
R21
Z1893 n@s@d@f@f@s@s@r@x1
Z1894 !s100 eCUSQ?KB:XVSgfScOUj_P3
!s85 0
vSDFFSSRX2
Z1895 I8U;Zg;ha:MJBljm=?o>0<2
Z1896 V]5]UDVDP6cNBh`OU8VR2T0
R7
R1808
R1809
R1810
L0 27
R13
r1
31
R21
Z1897 n@s@d@f@f@s@s@r@x2
Z1898 !s100 L4mg5IkbGY?kgaMR;5hPS3
!s85 0
vSDFFX1
Z1899 IdnU:gS=KAk;49RWU9^o<O2
Z1900 V:eNc_@J1]bA2do:@OIA`M3
R7
R1815
R1816
R1817
L0 27
R13
r1
31
R21
Z1901 n@s@d@f@f@x1
Z1902 !s100 J2bcn5kbFY:;zCoBGjP7M3
!s85 0
vSDFFX2
Z1903 Ih;gCWKFOc=TT>Jg@1:n1?2
Z1904 V=2Q2?oV_M7TCN9oToGMSH1
R7
R1822
R1823
R1824
L0 27
R13
r1
31
R21
Z1905 n@s@d@f@f@x2
Z1906 !s100 96^_[A27NVh>VQbka9GY]3
!s85 0
vTNBUFFHX1
Z1907 Iao_<47hoJ9h=_UFD^m[z<1
Z1908 VBo]cZ7eOlh@5961O;TSkj0
R7
Z1909 w1213165115
Z1910 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
Z1911 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v
L0 27
R13
r1
31
R21
Z1912 n@t@n@b@u@f@f@h@x1
Z1913 !s100 SeU><6L6m`1cbN4UfMJD:3
!s85 0
vTNBUFFHX16
Z1914 IcDDfdEz@U?F`PB>bAjgM00
Z1915 VOb[AMVTeM?Mi0P72SlCX00
R7
Z1916 w1213165114
Z1917 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
Z1918 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v
L0 27
R13
r1
31
R21
Z1919 n@t@n@b@u@f@f@h@x16
Z1920 !s100 `DQ^bkmHbE1nzU4i3Fnf82
!s85 0
vTNBUFFHX2
Z1921 I@gCTm]2jaf8z2BD6LOmVi2
Z1922 Vb;GkO2cX:4EHCM]oZQjSz1
R7
R1909
Z1923 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
Z1924 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v
L0 27
R13
r1
31
R21
Z1925 n@t@n@b@u@f@f@h@x2
Z1926 !s100 0?jh<TdY1l`R?Z9^NTXPm1
!s85 0
vTNBUFFHX32
Z1927 I6MoQMKH]a5B0dOUeLdfLD2
Z1928 V1NRY8NWziP:W:SMU`MIce1
R7
Z1929 w1213165116
Z1930 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
Z1931 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v
L0 27
R13
r1
31
R21
Z1932 n@t@n@b@u@f@f@h@x32
Z1933 !s100 n]d?`7DzdLCF77in=cLfX0
!s85 0
vTNBUFFHX4
Z1934 IUQ7EW;1LJ1Mh?7i^L9bP43
Z1935 V2`3ZRFef3gSX9o]oBXKzl2
R7
R1929
Z1936 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
Z1937 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v
L0 27
R13
r1
31
R21
Z1938 n@t@n@b@u@f@f@h@x4
Z1939 !s100 XND]dB1lUBL6mHD07W74T1
!s85 0
vTNBUFFHX8
Z1940 Ij<K1TO[70HBQl5O=0CXP:3
Z1941 VB`YP1KShMBSRYQBoDgJD50
R7
Z1942 w1213165117
Z1943 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
Z1944 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v
L0 27
R13
r1
31
R21
Z1945 n@t@n@b@u@f@f@h@x8
Z1946 !s100 1FK9mYMQ1DEfmO8EP_VF[2
!s85 0
vXNOR2X1
Z1947 IJzE=A1koET9WjO8]TT]YR1
Z1948 VZM4:@K<7^;0<Ej5GiJb_V0
R7
R1942
Z1949 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
Z1950 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v
L0 27
R13
r1
31
R21
Z1951 n@x@n@o@r2@x1
Z1952 !s100 8]39zEg2;zBT[]TTK`mB82
!s85 0
vXNOR2X2
Z1953 I]ZM5dCjCdX1G:fXdad_eG1
Z1954 VSJQUdkNnlAGWSaQA[h2hj0
R7
Z1955 w1213165118
Z1956 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
Z1957 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v
L0 27
R13
r1
31
R21
Z1958 n@x@n@o@r2@x2
Z1959 !s100 2o=<9]U`m]2?^zRDQU95>0
!s85 0
vXNOR3X1
Z1960 IkH=GnbN=SHDNFjo5Bm7GL1
Z1961 VIN34NBIV^4W7S4NkE:bSm1
R7
Z1962 w1213165119
Z1963 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
Z1964 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v
L0 27
R13
r1
31
R21
Z1965 n@x@n@o@r3@x1
Z1966 !s100 @A<NEAj0gdSk6E3kLQ32V3
!s85 0
vXNOR3X2
Z1967 IFKB1R:e28gVLSR?f_K6`[2
Z1968 V=DiPoO:U4_0n=9oSY<K?;1
R7
R1962
Z1969 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
Z1970 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v
L0 27
R13
r1
31
R21
Z1971 n@x@n@o@r3@x2
Z1972 !s100 b[9I6`WJa@3`>PWT?IRBJ2
!s85 0
vXOR2X1
Z1973 IY`Wi_KYF4E47_[kB`b9Z63
Z1974 VB9Z:CMT]gWd<f5[HnEZKJ2
R7
Z1975 w1213165120
Z1976 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
Z1977 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v
L0 27
R13
r1
31
R21
Z1978 n@x@o@r2@x1
Z1979 !s100 @`eW<_iH]CfH=ff6]SYOU3
!s85 0
vXOR2X2
Z1980 I;;Z;<4bE[nIEK9lJA7`Ez1
Z1981 V999P0P>W7FV;oK<^UJ?XH0
R7
R1975
Z1982 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
Z1983 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v
L0 27
R13
r1
31
R21
Z1984 n@x@o@r2@x2
Z1985 !s100 bQ?F<]klKOJRzCY90VVKg0
!s85 0
vXOR3X1
Z1986 I`A`P47T;MT4_27dijdXFg2
Z1987 V1e]hKoGl2PkmgE>AhQ55j3
R7
Z1988 w1213165121
Z1989 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
Z1990 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v
L0 27
R13
r1
31
R21
Z1991 n@x@o@r3@x1
Z1992 !s100 Z[=cgCIMHXdbl:]QQn[mM2
!s85 0
vXOR3X2
Z1993 IeBz?3`cS72Jce:]FiPn;C1
Z1994 VNGDh6G?QRhZ8l57FU]TAT3
R7
R1988
Z1995 8/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
Z1996 F/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v
L0 27
R13
r1
31
R21
Z1997 n@x@o@r3@x2
Z1998 !s100 Vib[D:EhaIf0Ok?b]XK=@1
!s85 0
