ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Error_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	Error_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	Error_Handler:
  27              	.LFB143:
  28              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "i2c.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 2


  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE BEGIN PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PV */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  53:Core/Src/main.c **** void SystemClock_Config(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 3


  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   MX_USART2_UART_Init();
  92:Core/Src/main.c ****   MX_I2C1_Init();
  93:Core/Src/main.c ****   MX_I2C4_Init();
  94:Core/Src/main.c ****   MX_TIM3_Init();
  95:Core/Src/main.c ****   MX_TIM4_Init();
  96:Core/Src/main.c ****   MX_TIM5_Init();
  97:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* USER CODE END 2 */
 100:Core/Src/main.c **** 
 101:Core/Src/main.c ****   /* Infinite loop */
 102:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 103:Core/Src/main.c ****   while (1)
 104:Core/Src/main.c ****   {
 105:Core/Src/main.c ****     /* USER CODE END WHILE */
 106:Core/Src/main.c ****     _main();
 107:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 108:Core/Src/main.c ****   }
 109:Core/Src/main.c ****   /* USER CODE END 3 */
 110:Core/Src/main.c **** }
 111:Core/Src/main.c **** 
 112:Core/Src/main.c **** /**
 113:Core/Src/main.c ****   * @brief System Clock Configuration
 114:Core/Src/main.c ****   * @retval None
 115:Core/Src/main.c ****   */
 116:Core/Src/main.c **** void SystemClock_Config(void)
 117:Core/Src/main.c **** {
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 120:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /** Activate the Over-Drive mode
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 4


 145:Core/Src/main.c ****   {
 146:Core/Src/main.c ****     Error_Handler();
 147:Core/Src/main.c ****   }
 148:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 149:Core/Src/main.c ****   */
 150:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 151:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 152:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 153:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 155:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 158:Core/Src/main.c ****   {
 159:Core/Src/main.c ****     Error_Handler();
 160:Core/Src/main.c ****   }
 161:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 162:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 163:Core/Src/main.c ****   PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 164:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 165:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 166:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 167:Core/Src/main.c ****   {
 168:Core/Src/main.c ****     Error_Handler();
 169:Core/Src/main.c ****   }
 170:Core/Src/main.c **** }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE END 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
 177:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** void Error_Handler(void)
 181:Core/Src/main.c **** {
  29              		.loc 1 181 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 182:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 183:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 184:Core/Src/main.c ****   __disable_irq();
  35              		.loc 1 184 3 view .LVU1
  36              	.LBB4:
  37              	.LBI4:
  38              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 5


   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 6


  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 7


 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
  39              		.loc 2 140 27 view .LVU2
  40              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  41              		.loc 2 142 3 view .LVU3
  42              		.syntax unified
  43              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
  44 0000 72B6     		cpsid i
  45              	@ 0 "" 2
  46              		.thumb
  47              		.syntax unified
  48              	.L2:
  49              	.LBE5:
  50              	.LBE4:
 185:Core/Src/main.c ****   while (1)
  51              		.loc 1 185 3 discriminator 1 view .LVU4
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****   }
  52              		.loc 1 187 3 discriminator 1 view .LVU5
 185:Core/Src/main.c ****   while (1)
  53              		.loc 1 185 9 discriminator 1 view .LVU6
  54 0002 FEE7     		b	.L2
  55              		.cfi_endproc
  56              	.LFE143:
  58              		.section	.text.SystemClock_Config,"ax",%progbits
  59              		.align	1
  60              		.global	SystemClock_Config
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  64              		.fpu fpv5-sp-d16
  66              	SystemClock_Config:
  67              	.LFB142:
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  68              		.loc 1 117 1 view -0
  69              		.cfi_startproc
  70              		@ args = 0, pretend = 0, frame = 208
  71              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 8


  72 0000 10B5     		push	{r4, lr}
  73              	.LCFI0:
  74              		.cfi_def_cfa_offset 8
  75              		.cfi_offset 4, -8
  76              		.cfi_offset 14, -4
  77 0002 B4B0     		sub	sp, sp, #208
  78              	.LCFI1:
  79              		.cfi_def_cfa_offset 216
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  80              		.loc 1 118 3 view .LVU8
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  81              		.loc 1 118 22 is_stmt 0 view .LVU9
  82 0004 3022     		movs	r2, #48
  83 0006 0021     		movs	r1, #0
  84 0008 28A8     		add	r0, sp, #160
  85 000a FFF7FEFF 		bl	memset
  86              	.LVL0:
 119:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  87              		.loc 1 119 3 is_stmt 1 view .LVU10
 119:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
  88              		.loc 1 119 22 is_stmt 0 view .LVU11
  89 000e 0024     		movs	r4, #0
  90 0010 2394     		str	r4, [sp, #140]
  91 0012 2494     		str	r4, [sp, #144]
  92 0014 2594     		str	r4, [sp, #148]
  93 0016 2694     		str	r4, [sp, #152]
  94 0018 2794     		str	r4, [sp, #156]
 120:Core/Src/main.c **** 
  95              		.loc 1 120 3 is_stmt 1 view .LVU12
 120:Core/Src/main.c **** 
  96              		.loc 1 120 28 is_stmt 0 view .LVU13
  97 001a 8422     		movs	r2, #132
  98 001c 2146     		mov	r1, r4
  99 001e 02A8     		add	r0, sp, #8
 100 0020 FFF7FEFF 		bl	memset
 101              	.LVL1:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 102              		.loc 1 124 3 is_stmt 1 view .LVU14
 103              	.LBB6:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 104              		.loc 1 124 3 view .LVU15
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 105              		.loc 1 124 3 view .LVU16
 106 0024 264B     		ldr	r3, .L13
 107 0026 1A6C     		ldr	r2, [r3, #64]
 108 0028 42F08052 		orr	r2, r2, #268435456
 109 002c 1A64     		str	r2, [r3, #64]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 110              		.loc 1 124 3 view .LVU17
 111 002e 1B6C     		ldr	r3, [r3, #64]
 112 0030 03F08053 		and	r3, r3, #268435456
 113 0034 0093     		str	r3, [sp]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 114              		.loc 1 124 3 view .LVU18
 115 0036 009B     		ldr	r3, [sp]
 116              	.LBE6:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 9


 117              		.loc 1 124 3 view .LVU19
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 118              		.loc 1 125 3 view .LVU20
 119              	.LBB7:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 120              		.loc 1 125 3 view .LVU21
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 121              		.loc 1 125 3 view .LVU22
 122 0038 224B     		ldr	r3, .L13+4
 123 003a 1A68     		ldr	r2, [r3]
 124 003c 42F44042 		orr	r2, r2, #49152
 125 0040 1A60     		str	r2, [r3]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 126              		.loc 1 125 3 view .LVU23
 127 0042 1B68     		ldr	r3, [r3]
 128 0044 03F44043 		and	r3, r3, #49152
 129 0048 0193     		str	r3, [sp, #4]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 130              		.loc 1 125 3 view .LVU24
 131 004a 019B     		ldr	r3, [sp, #4]
 132              	.LBE7:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 133              		.loc 1 125 3 view .LVU25
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 134              		.loc 1 129 3 view .LVU26
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 135              		.loc 1 129 36 is_stmt 0 view .LVU27
 136 004c 0223     		movs	r3, #2
 137 004e 2893     		str	r3, [sp, #160]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 138              		.loc 1 130 3 is_stmt 1 view .LVU28
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 139              		.loc 1 130 30 is_stmt 0 view .LVU29
 140 0050 0122     		movs	r2, #1
 141 0052 2B92     		str	r2, [sp, #172]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 142              		.loc 1 131 3 is_stmt 1 view .LVU30
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 143              		.loc 1 131 41 is_stmt 0 view .LVU31
 144 0054 1022     		movs	r2, #16
 145 0056 2C92     		str	r2, [sp, #176]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 146              		.loc 1 132 3 is_stmt 1 view .LVU32
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 147              		.loc 1 132 34 is_stmt 0 view .LVU33
 148 0058 2E93     		str	r3, [sp, #184]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 149              		.loc 1 133 3 is_stmt 1 view .LVU34
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 150              		.loc 1 133 35 is_stmt 0 view .LVU35
 151 005a 2F94     		str	r4, [sp, #188]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
 152              		.loc 1 134 3 is_stmt 1 view .LVU36
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 200;
 153              		.loc 1 134 30 is_stmt 0 view .LVU37
 154 005c 0822     		movs	r2, #8
 155 005e 3092     		str	r2, [sp, #192]
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 10


 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 156              		.loc 1 135 3 is_stmt 1 view .LVU38
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 157              		.loc 1 135 30 is_stmt 0 view .LVU39
 158 0060 C822     		movs	r2, #200
 159 0062 3192     		str	r2, [sp, #196]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 160              		.loc 1 136 3 is_stmt 1 view .LVU40
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 2;
 161              		.loc 1 136 30 is_stmt 0 view .LVU41
 162 0064 3293     		str	r3, [sp, #200]
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 163              		.loc 1 137 3 is_stmt 1 view .LVU42
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 164              		.loc 1 137 30 is_stmt 0 view .LVU43
 165 0066 3393     		str	r3, [sp, #204]
 138:Core/Src/main.c ****   {
 166              		.loc 1 138 3 is_stmt 1 view .LVU44
 138:Core/Src/main.c ****   {
 167              		.loc 1 138 7 is_stmt 0 view .LVU45
 168 0068 28A8     		add	r0, sp, #160
 169 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 170              	.LVL2:
 138:Core/Src/main.c ****   {
 171              		.loc 1 138 6 view .LVU46
 172 006e F8B9     		cbnz	r0, .L9
 144:Core/Src/main.c ****   {
 173              		.loc 1 144 3 is_stmt 1 view .LVU47
 144:Core/Src/main.c ****   {
 174              		.loc 1 144 7 is_stmt 0 view .LVU48
 175 0070 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 176              	.LVL3:
 144:Core/Src/main.c ****   {
 177              		.loc 1 144 6 view .LVU49
 178 0074 F0B9     		cbnz	r0, .L10
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 179              		.loc 1 150 3 is_stmt 1 view .LVU50
 150:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 180              		.loc 1 150 31 is_stmt 0 view .LVU51
 181 0076 0F23     		movs	r3, #15
 182 0078 2393     		str	r3, [sp, #140]
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 183              		.loc 1 152 3 is_stmt 1 view .LVU52
 152:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 184              		.loc 1 152 34 is_stmt 0 view .LVU53
 185 007a 0223     		movs	r3, #2
 186 007c 2493     		str	r3, [sp, #144]
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 187              		.loc 1 153 3 is_stmt 1 view .LVU54
 153:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 188              		.loc 1 153 35 is_stmt 0 view .LVU55
 189 007e 0023     		movs	r3, #0
 190 0080 2593     		str	r3, [sp, #148]
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 191              		.loc 1 154 3 is_stmt 1 view .LVU56
 154:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 192              		.loc 1 154 36 is_stmt 0 view .LVU57
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 11


 193 0082 4FF4A053 		mov	r3, #5120
 194 0086 2693     		str	r3, [sp, #152]
 155:Core/Src/main.c **** 
 195              		.loc 1 155 3 is_stmt 1 view .LVU58
 155:Core/Src/main.c **** 
 196              		.loc 1 155 36 is_stmt 0 view .LVU59
 197 0088 4FF48053 		mov	r3, #4096
 198 008c 2793     		str	r3, [sp, #156]
 157:Core/Src/main.c ****   {
 199              		.loc 1 157 3 is_stmt 1 view .LVU60
 157:Core/Src/main.c ****   {
 200              		.loc 1 157 7 is_stmt 0 view .LVU61
 201 008e 0621     		movs	r1, #6
 202 0090 23A8     		add	r0, sp, #140
 203 0092 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 204              	.LVL4:
 157:Core/Src/main.c ****   {
 205              		.loc 1 157 6 view .LVU62
 206 0096 78B9     		cbnz	r0, .L11
 161:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 207              		.loc 1 161 3 is_stmt 1 view .LVU63
 161:Core/Src/main.c ****                               |RCC_PERIPHCLK_I2C4;
 208              		.loc 1 161 44 is_stmt 0 view .LVU64
 209 0098 0B4B     		ldr	r3, .L13+8
 210 009a 0293     		str	r3, [sp, #8]
 163:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 211              		.loc 1 163 3 is_stmt 1 view .LVU65
 163:Core/Src/main.c ****   PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 212              		.loc 1 163 44 is_stmt 0 view .LVU66
 213 009c 0023     		movs	r3, #0
 214 009e 1493     		str	r3, [sp, #80]
 164:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 215              		.loc 1 164 3 is_stmt 1 view .LVU67
 164:Core/Src/main.c ****   PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 216              		.loc 1 164 42 is_stmt 0 view .LVU68
 217 00a0 1B93     		str	r3, [sp, #108]
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 218              		.loc 1 165 3 is_stmt 1 view .LVU69
 165:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 219              		.loc 1 165 42 is_stmt 0 view .LVU70
 220 00a2 1E93     		str	r3, [sp, #120]
 166:Core/Src/main.c ****   {
 221              		.loc 1 166 3 is_stmt 1 view .LVU71
 166:Core/Src/main.c ****   {
 222              		.loc 1 166 7 is_stmt 0 view .LVU72
 223 00a4 02A8     		add	r0, sp, #8
 224 00a6 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 225              	.LVL5:
 166:Core/Src/main.c ****   {
 226              		.loc 1 166 6 view .LVU73
 227 00aa 38B9     		cbnz	r0, .L12
 170:Core/Src/main.c **** 
 228              		.loc 1 170 1 view .LVU74
 229 00ac 34B0     		add	sp, sp, #208
 230              	.LCFI2:
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 12


 233              		@ sp needed
 234 00ae 10BD     		pop	{r4, pc}
 235              	.L9:
 236              	.LCFI3:
 237              		.cfi_restore_state
 140:Core/Src/main.c ****   }
 238              		.loc 1 140 5 is_stmt 1 view .LVU75
 239 00b0 FFF7FEFF 		bl	Error_Handler
 240              	.LVL6:
 241              	.L10:
 146:Core/Src/main.c ****   }
 242              		.loc 1 146 5 view .LVU76
 243 00b4 FFF7FEFF 		bl	Error_Handler
 244              	.LVL7:
 245              	.L11:
 159:Core/Src/main.c ****   }
 246              		.loc 1 159 5 view .LVU77
 247 00b8 FFF7FEFF 		bl	Error_Handler
 248              	.LVL8:
 249              	.L12:
 168:Core/Src/main.c ****   }
 250              		.loc 1 168 5 view .LVU78
 251 00bc FFF7FEFF 		bl	Error_Handler
 252              	.LVL9:
 253              	.L14:
 254              		.align	2
 255              	.L13:
 256 00c0 00380240 		.word	1073887232
 257 00c4 00700040 		.word	1073770496
 258 00c8 80400200 		.word	147584
 259              		.cfi_endproc
 260              	.LFE142:
 262              		.section	.text.main,"ax",%progbits
 263              		.align	1
 264              		.global	main
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 268              		.fpu fpv5-sp-d16
 270              	main:
 271              	.LFB141:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 272              		.loc 1 68 1 view -0
 273              		.cfi_startproc
 274              		@ Volatile: function does not return.
 275              		@ args = 0, pretend = 0, frame = 0
 276              		@ frame_needed = 0, uses_anonymous_args = 0
 277 0000 08B5     		push	{r3, lr}
 278              	.LCFI4:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 282              		.loc 1 76 3 view .LVU80
 283 0002 FFF7FEFF 		bl	HAL_Init
 284              	.LVL10:
  83:Core/Src/main.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 13


 285              		.loc 1 83 3 view .LVU81
 286 0006 FFF7FEFF 		bl	SystemClock_Config
 287              	.LVL11:
  90:Core/Src/main.c ****   MX_USART2_UART_Init();
 288              		.loc 1 90 3 view .LVU82
 289 000a FFF7FEFF 		bl	MX_GPIO_Init
 290              	.LVL12:
  91:Core/Src/main.c ****   MX_I2C1_Init();
 291              		.loc 1 91 3 view .LVU83
 292 000e FFF7FEFF 		bl	MX_USART2_UART_Init
 293              	.LVL13:
  92:Core/Src/main.c ****   MX_I2C4_Init();
 294              		.loc 1 92 3 view .LVU84
 295 0012 FFF7FEFF 		bl	MX_I2C1_Init
 296              	.LVL14:
  93:Core/Src/main.c ****   MX_TIM3_Init();
 297              		.loc 1 93 3 view .LVU85
 298 0016 FFF7FEFF 		bl	MX_I2C4_Init
 299              	.LVL15:
  94:Core/Src/main.c ****   MX_TIM4_Init();
 300              		.loc 1 94 3 view .LVU86
 301 001a FFF7FEFF 		bl	MX_TIM3_Init
 302              	.LVL16:
  95:Core/Src/main.c ****   MX_TIM5_Init();
 303              		.loc 1 95 3 view .LVU87
 304 001e FFF7FEFF 		bl	MX_TIM4_Init
 305              	.LVL17:
  96:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 306              		.loc 1 96 3 view .LVU88
 307 0022 FFF7FEFF 		bl	MX_TIM5_Init
 308              	.LVL18:
 309              	.L16:
 103:Core/Src/main.c ****   {
 310              		.loc 1 103 3 discriminator 1 view .LVU89
 106:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 311              		.loc 1 106 5 discriminator 1 view .LVU90
 312 0026 FFF7FEFF 		bl	_main
 313              	.LVL19:
 103:Core/Src/main.c ****   {
 314              		.loc 1 103 9 discriminator 1 view .LVU91
 315 002a FCE7     		b	.L16
 316              		.cfi_endproc
 317              	.LFE141:
 319              		.text
 320              	.Letext0:
 321              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 322              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 323              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 324              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 325              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 326              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 327              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 328              		.file 10 "Core/Inc/gpio.h"
 329              		.file 11 "Core/Inc/usart.h"
 330              		.file 12 "Core/Inc/i2c.h"
 331              		.file 13 "Core/Inc/tim.h"
 332              		.file 14 "Core/drogui/include/_main.h"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 14


 333              		.file 15 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 334              		.file 16 "<built-in>"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:18     .text.Error_Handler:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:26     .text.Error_Handler:00000000 Error_Handler
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:59     .text.SystemClock_Config:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:66     .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:256    .text.SystemClock_Config:000000c0 $d
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:263    .text.main:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\cc8obRk1.s:270    .text.main:00000000 main

UNDEFINED SYMBOLS
memset
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART2_UART_Init
MX_I2C1_Init
MX_I2C4_Init
MX_TIM3_Init
MX_TIM4_Init
MX_TIM5_Init
_main
