Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Dec 15 11:22:31 2022
| Host         : aet-linux running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MULTS_signed_timing_summary_routed.rpt -pb MULTS_signed_timing_summary_routed.pb -rpx MULTS_signed_timing_summary_routed.rpx -warn_on_violation
| Design       : MULTS_signed
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.279ns  (logic 4.934ns (34.555%)  route 9.345ns (65.445%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  x_IBUF[0]_inst/O
                         net (fo=27, routed)          2.151     3.130    x_IBUF[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     3.254 f  result_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.827     4.081    result_OBUF[7]_inst_i_13_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.205 r  result_OBUF[8]_inst_i_16/O
                         net (fo=4, routed)           0.748     4.953    result_OBUF[8]_inst_i_16_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     5.077 r  result_OBUF[15]_inst_i_30/O
                         net (fo=4, routed)           0.930     6.007    result_OBUF[15]_inst_i_30_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.152     6.159 r  result_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.943     7.102    result_OBUF[10]_inst_i_12_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.354     7.456 r  result_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.826     8.282    result_OBUF[10]_inst_i_3_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I3_O)        0.328     8.610 r  result_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.829     9.439    result_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I0_O)        0.124     9.563 r  result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.091    11.654    result_OBUF[12]
    N15                  OBUF (Prop_obuf_I_O)         2.625    14.279 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.279    result[12]
    N15                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.201ns  (logic 4.675ns (32.917%)  route 9.526ns (67.083%))
  Logic Levels:           9  (IBUF=1 LUT5=2 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           0.849     3.966    result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124     4.090 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.792     4.882    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.006 r  result_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.952     5.958    result_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.082 f  result_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           0.833     6.915    result_OBUF[8]_inst_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.039 f  result_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.949     7.987    result_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  result_OBUF[15]_inst_i_5/O
                         net (fo=4, routed)           0.956     9.068    result_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y16          LUT5 (Prop_lut5_I4_O)        0.152     9.220 r  result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.168    11.388    result_OBUF[14]
    M16                  OBUF (Prop_obuf_I_O)         2.813    14.201 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.201    result[14]
    M16                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.165ns  (logic 4.934ns (34.831%)  route 9.231ns (65.169%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=2 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  x_IBUF[0]_inst/O
                         net (fo=27, routed)          2.151     3.130    x_IBUF[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     3.254 f  result_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.827     4.081    result_OBUF[7]_inst_i_13_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.205 r  result_OBUF[8]_inst_i_16/O
                         net (fo=4, routed)           0.748     4.953    result_OBUF[8]_inst_i_16_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     5.077 r  result_OBUF[15]_inst_i_30/O
                         net (fo=4, routed)           0.930     6.007    result_OBUF[15]_inst_i_30_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.152     6.159 r  result_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.943     7.102    result_OBUF[10]_inst_i_12_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.354     7.456 r  result_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.826     8.282    result_OBUF[10]_inst_i_3_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I3_O)        0.328     8.610 f  result_OBUF[15]_inst_i_2/O
                         net (fo=4, routed)           0.657     9.267    result_OBUF[15]_inst_i_2_n_0
    SLICE_X0Y16          LUT6 (Prop_lut6_I0_O)        0.124     9.391 r  result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.150    11.541    result_OBUF[15]
    P18                  OBUF (Prop_obuf_I_O)         2.624    14.165 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.165    result[15]
    P18                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.891ns  (logic 4.446ns (32.005%)  route 9.445ns (67.995%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           0.849     3.966    result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124     4.090 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.792     4.882    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.006 r  result_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.952     5.958    result_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.082 f  result_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           0.833     6.915    result_OBUF[8]_inst_i_2_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I0_O)        0.124     7.039 f  result_OBUF[10]_inst_i_2/O
                         net (fo=4, routed)           0.949     7.987    result_OBUF[10]_inst_i_2_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  result_OBUF[15]_inst_i_5/O
                         net (fo=4, routed)           0.956     9.068    result_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y16          LUT4 (Prop_lut4_I0_O)        0.124     9.192 r  result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.088    11.279    result_OBUF[13]
    M17                  OBUF (Prop_obuf_I_O)         2.612    13.891 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.891    result[13]
    M17                                                               r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.786ns  (logic 4.933ns (35.784%)  route 8.853ns (64.216%))
  Logic Levels:           9  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  x_IBUF[0]_inst/O
                         net (fo=27, routed)          2.151     3.130    x_IBUF[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     3.254 f  result_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.827     4.081    result_OBUF[7]_inst_i_13_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.205 r  result_OBUF[8]_inst_i_16/O
                         net (fo=4, routed)           0.748     4.953    result_OBUF[8]_inst_i_16_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     5.077 r  result_OBUF[15]_inst_i_30/O
                         net (fo=4, routed)           0.930     6.007    result_OBUF[15]_inst_i_30_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.152     6.159 r  result_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.943     7.102    result_OBUF[10]_inst_i_12_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.354     7.456 r  result_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.612     8.068    result_OBUF[10]_inst_i_3_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I1_O)        0.328     8.396 r  result_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.566     8.962    result_OBUF[11]_inst_i_3_n_0
    SLICE_X1Y16          LUT2 (Prop_lut2_I1_O)        0.124     9.086 r  result_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.076    11.162    result_OBUF[11]
    N16                  OBUF (Prop_obuf_I_O)         2.624    13.786 r  result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.786    result[11]
    N16                                                               r  result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.421ns  (logic 5.042ns (37.563%)  route 8.380ns (62.437%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.979     0.979 f  x_IBUF[0]_inst/O
                         net (fo=27, routed)          2.151     3.130    x_IBUF[0]
    SLICE_X4Y13          LUT6 (Prop_lut6_I2_O)        0.124     3.254 f  result_OBUF[7]_inst_i_13/O
                         net (fo=2, routed)           0.827     4.081    result_OBUF[7]_inst_i_13_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I0_O)        0.124     4.205 r  result_OBUF[8]_inst_i_16/O
                         net (fo=4, routed)           0.748     4.953    result_OBUF[8]_inst_i_16_n_0
    SLICE_X3Y15          LUT6 (Prop_lut6_I0_O)        0.124     5.077 r  result_OBUF[15]_inst_i_30/O
                         net (fo=4, routed)           0.930     6.007    result_OBUF[15]_inst_i_30_n_0
    SLICE_X1Y15          LUT5 (Prop_lut5_I0_O)        0.152     6.159 r  result_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.943     7.102    result_OBUF[10]_inst_i_12_n_0
    SLICE_X2Y14          LUT4 (Prop_lut4_I3_O)        0.354     7.456 r  result_OBUF[10]_inst_i_3/O
                         net (fo=3, routed)           0.826     8.282    result_OBUF[10]_inst_i_3_n_0
    SLICE_X1Y15          LUT4 (Prop_lut4_I1_O)        0.356     8.638 r  result_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.956    10.593    result_OBUF[10]
    P17                  OBUF (Prop_obuf_I_O)         2.828    13.421 r  result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.421    result[10]
    P17                                                               r  result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.628ns  (logic 4.562ns (36.123%)  route 8.066ns (63.877%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           1.130     4.246    result_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.370 f  result_OBUF[7]_inst_i_15/O
                         net (fo=4, routed)           0.332     4.703    result_OBUF[7]_inst_i_15_n_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I3_O)        0.124     4.827 f  result_OBUF[8]_inst_i_6/O
                         net (fo=4, routed)           1.174     6.001    result_OBUF[8]_inst_i_6_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.150     6.151 r  result_OBUF[10]_inst_i_8/O
                         net (fo=6, routed)           0.844     6.994    result_OBUF[10]_inst_i_8_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I0_O)        0.328     7.322 r  result_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.466     7.788    result_OBUF[9]_inst_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.124     7.912 r  result_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.094    10.006    result_OBUF[9]
    R17                  OBUF (Prop_obuf_I_O)         2.622    12.628 r  result_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.628    result[9]
    R17                                                               r  result[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.513ns  (logic 4.197ns (36.452%)  route 7.316ns (63.548%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           0.849     3.966    result_OBUF[4]_inst_i_4_n_0
    SLICE_X2Y11          LUT5 (Prop_lut5_I3_O)        0.124     4.090 r  result_OBUF[7]_inst_i_11/O
                         net (fo=1, routed)           0.792     4.882    result_OBUF[7]_inst_i_11_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     5.006 f  result_OBUF[7]_inst_i_2/O
                         net (fo=3, routed)           0.952     5.958    result_OBUF[7]_inst_i_2_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.124     6.082 r  result_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           0.764     6.846    result_OBUF[8]_inst_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     6.970 r  result_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           1.932     8.902    result_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         2.611    11.513 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.513    result[8]
    P15                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.174ns  (logic 4.202ns (37.607%)  route 6.972ns (62.393%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           1.130     4.246    result_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.370 f  result_OBUF[7]_inst_i_15/O
                         net (fo=4, routed)           0.427     4.797    result_OBUF[7]_inst_i_15_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I0_O)        0.124     4.921 r  result_OBUF[7]_inst_i_6/O
                         net (fo=4, routed)           1.190     6.111    result_OBUF[7]_inst_i_6_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     6.235 r  result_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.282     6.517    result_OBUF[7]_inst_i_7_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I5_O)        0.124     6.641 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.558    result_OBUF[7]
    R15                  OBUF (Prop_obuf_I_O)         2.617    11.174 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.174    result[7]
    R15                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.213ns  (logic 4.291ns (42.014%)  route 5.922ns (57.986%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  a_IBUF[0]_inst/O
                         net (fo=22, routed)          2.027     2.993    a_IBUF[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.117 r  result_OBUF[4]_inst_i_4/O
                         net (fo=6, routed)           1.130     4.246    result_OBUF[4]_inst_i_4_n_0
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     4.370 r  result_OBUF[7]_inst_i_15/O
                         net (fo=4, routed)           0.427     4.797    result_OBUF[7]_inst_i_15_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.117     4.914 r  result_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.426     5.340    result_OBUF[5]_inst_i_3_n_0
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.331     5.671 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.913     7.584    result_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         2.629    10.213 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.213    result[5]
    T15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.382ns (59.769%)  route 0.930ns (40.231%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    U13                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[3]_inst/O
                         net (fo=17, routed)          0.529     0.723    a_IBUF[3]
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.768 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.169    result_OBUF[3]
    T16                  OBUF (Prop_obuf_I_O)         1.143     2.312 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.312    result[3]
    T16                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[1]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.411ns (59.578%)  route 0.957ns (40.422%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  x[1] (IN)
                         net (fo=0)                   0.000     0.000    x[1]
    V12                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  x_IBUF[1]_inst/O
                         net (fo=23, routed)          0.519     0.739    x_IBUF[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.784 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.222    result_OBUF[5]
    T15                  OBUF (Prop_obuf_I_O)         1.146     2.368 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.368    result[5]
    T15                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[4]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.381ns (57.706%)  route 1.012ns (42.294%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  a[4] (IN)
                         net (fo=0)                   0.000     0.000    a[4]
    T13                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  a_IBUF[4]_inst/O
                         net (fo=18, routed)          0.572     0.767    a_IBUF[4]
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.045     0.812 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.252    result_OBUF[4]
    R16                  OBUF (Prop_obuf_I_O)         1.141     2.393 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.393    result[4]
    R16                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.425ns (59.207%)  route 0.982ns (40.793%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  x[2] (IN)
                         net (fo=0)                   0.000     0.000    x[2]
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  x_IBUF[2]_inst/O
                         net (fo=18, routed)          0.590     0.813    x_IBUF[2]
    SLICE_X0Y15          LUT6 (Prop_lut6_I1_O)        0.045     0.858 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.250    result_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         1.157     2.407 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.407    result[2]
    V15                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.409ns (55.358%)  route 1.136ns (44.642%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  x_IBUF[0]_inst/O
                         net (fo=27, routed)          0.794     1.002    x_IBUF[0]
    SLICE_X0Y15          LUT4 (Prop_lut4_I3_O)        0.045     1.047 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     1.389    result_OBUF[1]
    V16                  OBUF (Prop_obuf_I_O)         1.156     2.545 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.545    result[1]
    V16                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.431ns (55.207%)  route 1.161ns (44.793%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[6]_inst/O
                         net (fo=18, routed)          0.492     0.686    a_IBUF[6]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  result_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.236     0.967    result_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.012 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.432     1.445    result_OBUF[6]
    T14                  OBUF (Prop_obuf_I_O)         1.147     2.591 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.591    result[6]
    T14                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.466ns (56.201%)  route 1.142ns (43.799%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  x[0] (IN)
                         net (fo=0)                   0.000     0.000    x[0]
    V10                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  x_IBUF[0]_inst/O
                         net (fo=27, routed)          0.794     1.002    x_IBUF[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.046     1.048 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.396    result_OBUF[0]
    U17                  OBUF (Prop_obuf_I_O)         1.211     2.608 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.608    result[0]
    U17                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[6]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.701ns  (logic 1.417ns (52.464%)  route 1.284ns (47.536%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  a[6] (IN)
                         net (fo=0)                   0.000     0.000    a[6]
    U14                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  a_IBUF[6]_inst/O
                         net (fo=18, routed)          0.492     0.686    a_IBUF[6]
    SLICE_X1Y12          LUT6 (Prop_lut6_I0_O)        0.045     0.731 r  result_OBUF[7]_inst_i_3/O
                         net (fo=3, routed)           0.360     1.091    result_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I1_O)        0.045     1.136 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.432     1.568    result_OBUF[7]
    R15                  OBUF (Prop_obuf_I_O)         1.133     2.701 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.701    result[7]
    R15                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x[7]
                            (input port)
  Destination:            result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.747ns  (logic 1.472ns (53.577%)  route 1.275ns (46.423%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  x[7] (IN)
                         net (fo=0)                   0.000     0.000    x[7]
    U18                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  x_IBUF[7]_inst/O
                         net (fo=20, routed)          0.363     0.558    x_IBUF[7]
    SLICE_X1Y15          LUT5 (Prop_lut5_I3_O)        0.045     0.603 r  result_OBUF[15]_inst_i_21/O
                         net (fo=3, routed)           0.121     0.724    result_OBUF[15]_inst_i_21_n_0
    SLICE_X1Y14          LUT6 (Prop_lut6_I2_O)        0.045     0.769 r  result_OBUF[15]_inst_i_5/O
                         net (fo=4, routed)           0.266     1.035    result_OBUF[15]_inst_i_5_n_0
    SLICE_X0Y16          LUT3 (Prop_lut3_I1_O)        0.045     1.080 r  result_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.526     1.606    result_OBUF[12]
    N15                  OBUF (Prop_obuf_I_O)         1.141     2.747 r  result_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.747    result[12]
    N15                                                               r  result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[7]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.800ns  (logic 1.469ns (52.482%)  route 1.330ns (47.518%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V11                                               0.000     0.000 r  a[7] (IN)
                         net (fo=0)                   0.000     0.000    a[7]
    V11                  IBUF (Prop_ibuf_I_O)         0.207     0.207 r  a_IBUF[7]_inst/O
                         net (fo=17, routed)          0.472     0.678    a_IBUF[7]
    SLICE_X3Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.723 r  result_OBUF[8]_inst_i_5/O
                         net (fo=2, routed)           0.116     0.839    result_OBUF[8]_inst_i_5_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  result_OBUF[8]_inst_i_2/O
                         net (fo=5, routed)           0.282     1.166    result_OBUF[8]_inst_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.045     1.211 r  result_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.461     1.672    result_OBUF[8]
    P15                  OBUF (Prop_obuf_I_O)         1.128     2.800 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.800    result[8]
    P15                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------





