PPA Report for pl_reg_cdc.v (Module: pl_reg_cdc)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 21
FF Count: 41
IO Count: 18
Cell Count: 111

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 448.05 MHz
Reg-to-Reg Critical Path Delay: 3.379 ns

POWER METRICS:
-------------
Total Power Consumption: 3.293 W
