
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.58+162 (git sha1 5d0847f6f, x86_64-w64-mingw32-g++ 13.2.1 -O3)

-- Executing script file `D:\RTL_Reports\pe_cell_20251109_085037.ys' --

1. Executing Verilog-2005 frontend: D:\RTL_VSC\work\design.sv
Parsing SystemVerilog input from `D:\RTL_VSC\work\design.sv' to AST representation.
verilog frontend filename D:\RTL_VSC\work\design.sv
Generating RTLIL representation for module `\pe_cell'.
Generating RTLIL representation for module `\systolic_array_4x4'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \pe_cell

2.2. Analyzing design hierarchy..
Top module:  \pe_cell
Removing unused module `\systolic_array_4x4'.
Removed 1 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$D:\RTL_VSC\work\design.sv:38$5 in module pe_cell.
Marked 1 switch rules as full_case in process $proc$D:\RTL_VSC\work\design.sv:24$4 in module pe_cell.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:38$5'.
Found async reset \rst in `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~2 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:38$5'.
     1/1: $0\c_acc[19:0]
Creating decoders for process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
     1/4: $0\b_v_out[0:0]
     2/4: $0\a_v_out[0:0]
     3/4: $0\b_out[7:0]
     4/4: $0\a_out[7:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pe_cell.\c_acc' using process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:38$5'.
  created $adff cell `$procdff$253' with positive edge clock and positive level reset.
Creating register for signal `\pe_cell.\a_out' using process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
  created $adff cell `$procdff$256' with positive edge clock and positive level reset.
Creating register for signal `\pe_cell.\b_out' using process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
  created $adff cell `$procdff$259' with positive edge clock and positive level reset.
Creating register for signal `\pe_cell.\a_v_out' using process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
  created $adff cell `$procdff$262' with positive edge clock and positive level reset.
Creating register for signal `\pe_cell.\b_v_out' using process `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
  created $adff cell `$procdff$265' with positive edge clock and positive level reset.

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\pe_cell.$proc$D:\RTL_VSC\work\design.sv:38$5'.
Removing empty process `pe_cell.$proc$D:\RTL_VSC\work\design.sv:38$5'.
Removing empty process `pe_cell.$proc$D:\RTL_VSC\work\design.sv:24$4'.
Cleaned up 2 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.
<suppressed ~5 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$253 ($adff) from module pe_cell (D = $procmux$249_Y, Q = \c_acc).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..
Removed 0 unused cells and 14 unused wires.
<suppressed ~1 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

4.16. Finished fast OPT passes. (There is nothing left to do.)

5. Executing FSM pass (extract and optimize FSM).

5.1. Executing FSM_DETECT pass (finding FSMs in design).

5.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

5.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

6.6. Executing OPT_DFF pass (perform DFF optimizations).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

6.9. Finished fast OPT passes. (There is nothing left to do.)

7. Executing MEMORY pass.

7.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

7.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

7.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

8.9. Finished fast OPT passes. (There is nothing left to do.)

9. Executing TECHMAP pass (map to technology primitives).

9.1. Executing Verilog-2005 frontend: C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
verilog frontend filename C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

9.2. Continuing TECHMAP pass.
Running "alumacc" on wrapper $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=8:B_SIGNED=1:B_WIDTH=8:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=8:B_SIGNED=1:B_WIDTH=8:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$mul:A_SIGNED=1:A_WIDTH=8:B_SIGNED=1:B_WIDTH=8:Y_WIDTH=16:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $and.
Running "alumacc" on wrapper $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$add:A_SIGNED=1:A_WIDTH=20:B_SIGNED=1:B_WIDTH=16:Y_WIDTH=20:394426c56d1a028ba8fdd5469b163e04011def47.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$743ee5cec06d810a0663fb1b806f0a75035616ec\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc_v2.
  add \a_in * \b_in (8x8 bits, signed)
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
No more expansions possible.
<suppressed ~646 debug messages>

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.
<suppressed ~392 debug messages>

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
<suppressed ~261 debug messages>
Removed a total of 87 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..
Removed 65 unused cells and 185 unused wires.
<suppressed ~66 debug messages>

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

10.9. Rerunning OPT passes. (Maybe there is more to do..)

10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

10.13. Executing OPT_DFF pass (perform DFF optimizations).

10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

10.16. Finished fast OPT passes. (There is nothing left to do.)

11. Executing SYNTH pass.

11.1. Executing HIERARCHY pass (managing design hierarchy).

11.1.1. Analyzing design hierarchy..
Top module:  \pe_cell

11.1.2. Analyzing design hierarchy..
Top module:  \pe_cell
Removed 0 unused modules.

11.2. Executing PROC pass (convert processes to netlists).

11.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

11.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

11.2.4. Executing PROC_INIT pass (extract init attributes).

11.2.5. Executing PROC_ARST pass (detect async resets in processes).

11.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

11.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

11.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

11.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

11.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

11.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

11.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.5. Executing CHECK pass (checking for obvious problems).
Checking module pe_cell...
Found and reported 0 problems.

11.6. Executing OPT pass (performing simple optimizations).

11.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

11.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.6.6. Executing OPT_DFF pass (perform DFF optimizations).

11.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.6.9. Finished fast OPT passes. (There is nothing left to do.)

11.7. Executing FSM pass (extract and optimize FSM).

11.7.1. Executing FSM_DETECT pass (finding FSMs in design).

11.7.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.7.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.7.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.7.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.7.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.7.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.8. Executing OPT pass (performing simple optimizations).

11.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

11.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.8.6. Executing OPT_DFF pass (perform DFF optimizations).

11.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.8.9. Finished fast OPT passes. (There is nothing left to do.)

11.9. Executing WREDUCE pass (reducing word size of cells).

11.10. Executing PEEPOPT pass (run peephole optimizers).

11.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module pe_cell:
  created 0 $alu and 0 $macc cells.

11.13. Executing SHARE pass (SAT-based resource sharing).

11.14. Executing OPT pass (performing simple optimizations).

11.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

11.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.14.6. Executing OPT_DFF pass (perform DFF optimizations).

11.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.14.9. Finished fast OPT passes. (There is nothing left to do.)

11.15. Executing MEMORY pass.

11.15.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

11.15.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

11.15.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

11.15.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

11.15.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

11.15.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.15.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.15.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

11.15.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.15.10. Executing MEMORY_COLLECT pass (generating $mem cells).

11.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.17. Executing OPT pass (performing simple optimizations).

11.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.
<suppressed ~20 debug messages>

11.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.17.3. Executing OPT_DFF pass (perform DFF optimizations).

11.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.17.5. Finished fast OPT passes.

11.18. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

11.19. Executing OPT pass (performing simple optimizations).

11.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \pe_cell..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \pe_cell.
Performed a total of 0 changes.

11.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.19.6. Executing OPT_SHARE pass.

11.19.7. Executing OPT_DFF pass (perform DFF optimizations).

11.19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.19.10. Finished fast OPT passes. (There is nothing left to do.)

11.20. Executing TECHMAP pass (map to technology primitives).

11.20.1. Executing Verilog-2005 frontend: C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
verilog frontend filename C:\Users\ASUS\DOWNLO~1\OSS-CA~1\bin\../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

11.20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~77 debug messages>

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.21.3. Executing OPT_DFF pass (perform DFF optimizations).

11.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..

11.21.5. Finished fast OPT passes.

11.22. Executing ABC pass (technology mapping using ABC).

11.22.1. Extracting gate netlist of module `\pe_cell' to `<abc-temp-dir>/input.blif'..

11.22.1.1. Executed ABC.
Extracted 612 gates and 652 wires to a netlist network with 39 inputs and 21 outputs.
Running ABC script: <abc-temp-dir>/abc.script
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library C:\Users\ASUS\AppData\Local\Temp\/yosys-abc-5FJmEh/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

11.22.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:       28
ABC RESULTS:            ANDNOT cells:       30
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       40
ABC RESULTS:               NOR cells:      257
ABC RESULTS:               NOT cells:       27
ABC RESULTS:                OR cells:       10
ABC RESULTS:             ORNOT cells:       42
ABC RESULTS:              XNOR cells:      171
ABC RESULTS:               XOR cells:       24
ABC RESULTS:        internal signals:      592
ABC RESULTS:           input signals:       39
ABC RESULTS:          output signals:       21
Removing temp directory.
Removing global temp directory.

11.23. Executing OPT pass (performing simple optimizations).

11.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module pe_cell.

11.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\pe_cell'.
Removed a total of 0 cells.

11.23.3. Executing OPT_DFF pass (perform DFF optimizations).

11.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \pe_cell..
Removed 0 unused cells and 193 unused wires.
<suppressed ~3 debug messages>

11.23.5. Finished fast OPT passes.

11.24. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `pe_cell'. Setting top module to pe_cell.

11.24.1. Analyzing design hierarchy..
Top module:  \pe_cell

11.24.2. Analyzing design hierarchy..
Top module:  \pe_cell
Removed 0 unused modules.

11.25. Printing statistics.

=== pe_cell ===

        +----------Local Count, excluding submodules.
        | 
      623 wires
      689 wire bits
       12 public wires
       59 public wire bits
       12 ports
       59 port bits
      668 cells
       30   $_ANDNOT_
       28   $_AND_
       20   $_DFFE_PP0P_
       18   $_DFF_PP0_
        1   $_MUX_
       40   $_NAND_
      257   $_NOR_
       27   $_NOT_
       42   $_ORNOT_
       10   $_OR_
      171   $_XNOR_
       24   $_XOR_

11.26. Executing CHECK pass (checking for obvious problems).
Checking module pe_cell...
Found and reported 0 problems.

12. Printing statistics.

=== pe_cell ===

        +----------Local Count, excluding submodules.
        | 
      623 wires
      689 wire bits
       12 public wires
       59 public wire bits
       12 ports
       59 port bits
      668 cells
       30   $_ANDNOT_
       28   $_AND_
       20   $_DFFE_PP0P_
       18   $_DFF_PP0_
        1   $_MUX_
       40   $_NAND_
      257   $_NOR_
       27   $_NOT_
       42   $_ORNOT_
       10   $_OR_
      171   $_XNOR_
       24   $_XOR_

   Estimated number of transistors:       4254+

13. Executing JSON backend.

End of script. Logfile hash: 89e4af5d27
Yosys 0.58+162 (git sha1 5d0847f6f, x86_64-w64-mingw32-g++ 13.2.1 -O3)
Time spent: 2% 28x opt_expr (0 sec), 2% 24x opt_clean (0 sec), ...
