##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for UART_gps_IntClock
		4.2::Critical Path Report for UART_pc_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_pc_IntClock:R vs. UART_pc_IntClock:R)
		5.2::Critical Path Report for (UART_gps_IntClock:R vs. UART_gps_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 7
Clock: CyBUS_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_gps_IntClock  | Frequency: 49.73 MHz  | Target: 0.04 MHz   | 
Clock: UART_pc_IntClock   | Frequency: 58.05 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
UART_gps_IntClock  UART_gps_IntClock  2.60417e+007     26021557    N/A              N/A         N/A              N/A         N/A              N/A         
UART_pc_IntClock   UART_pc_IntClock   1.08333e+006     1066107     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase     
-------------  ------------  -------------------  
gps_rx(0)_PAD  22033         UART_gps_IntClock:R  


                       3.2::Clock to Out
                       -----------------

Port Name          Clock to Out  Clock Name:Phase    
-----------------  ------------  ------------------  
kitprog_tx(0)_PAD  32945         UART_pc_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for UART_gps_IntClock
***********************************************
Clock: UART_gps_IntClock
Frequency: 49.73 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_gps:BUART:sRX:RxBitCounter\/clock
Path slack     : 26021557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14750
-------------------------------------   ----- 
End-of-path arrival time (ps)           14750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q            macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/main_3  macrocell1    7835   9085  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/q       macrocell1    3350  12435  26021557  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/load   count7cell    2315  14750  26021557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_pc_IntClock
**********************************************
Clock: UART_pc_IntClock
Frequency: 58.05 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q                      macrocell21     1250   1250  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/main_0           macrocell6      4206   5456  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/q                macrocell6      3350   8806  1066107  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2230  11036  1066107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_pc_IntClock:R vs. UART_pc_IntClock:R)
*************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q                      macrocell21     1250   1250  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/main_0           macrocell6      4206   5456  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/q                macrocell6      3350   8806  1066107  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2230  11036  1066107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_gps_IntClock:R vs. UART_gps_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_gps:BUART:sRX:RxBitCounter\/clock
Path slack     : 26021557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14750
-------------------------------------   ----- 
End-of-path arrival time (ps)           14750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q            macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/main_3  macrocell1    7835   9085  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/q       macrocell1    3350  12435  26021557  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/load   count7cell    2315  14750  26021557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066107p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6190
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11036
-------------------------------------   ----- 
End-of-path arrival time (ps)           11036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q                      macrocell21     1250   1250  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/main_0           macrocell6      4206   5456  1066107  RISE       1
\UART_pc:BUART:counter_load_not\/q                macrocell6      3350   8806  1066107  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2230  11036  1066107  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_pc:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_pc:BUART:sTX:TxSts\/clock
Path slack     : 1070158p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                        -500
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12675
-------------------------------------   ----- 
End-of-path arrival time (ps)           12675
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1070158  RISE       1
\UART_pc:BUART:tx_status_0\/main_3                 macrocell7      3494   7074  1070158  RISE       1
\UART_pc:BUART:tx_status_0\/q                      macrocell7      3350  10424  1070158  RISE       1
\UART_pc:BUART:sTX:TxSts\/status_0                 statusicell2    2251  12675  1070158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxSts\/clock                            statusicell2        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071340p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5983
-------------------------------------   ---- 
End-of-path arrival time (ps)           5983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q                macrocell21     1250   1250  1066107  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4733   5983  1071340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_pc:BUART:tx_state_0\/main_3
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1072749p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7074
-------------------------------------   ---- 
End-of-path arrival time (ps)           7074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  1070158  RISE       1
\UART_pc:BUART:tx_state_0\/main_3                  macrocell22     3494   7074  1072749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072773p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q                macrocell22     1250   1250  1067290  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3301   4551  1072773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_pc:BUART:txn\/main_3
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1073195p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6629
-------------------------------------   ---- 
End-of-path arrival time (ps)           6629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  1073195  RISE       1
\UART_pc:BUART:txn\/main_3                macrocell20     2259   6629  1073195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_pc:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1073842p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -6010
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068380  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   3291   3481  1073842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:TxShifter:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:tx_state_2\/main_0
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1074367p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q       macrocell21   1250   1250  1066107  RISE       1
\UART_pc:BUART:tx_state_2\/main_0  macrocell23   4206   5456  1074367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_pc:BUART:tx_bitclk\/clock_0
Path slack     : 1074367p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5456
-------------------------------------   ---- 
End-of-path arrival time (ps)           5456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q      macrocell21   1250   1250  1066107  RISE       1
\UART_pc:BUART:tx_bitclk\/main_0  macrocell24   4206   5456  1074367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:tx_state_0\/main_0
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1074762p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5061
-------------------------------------   ---- 
End-of-path arrival time (ps)           5061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q       macrocell21   1250   1250  1066107  RISE       1
\UART_pc:BUART:tx_state_0\/main_0  macrocell22   3811   5061  1074762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:txn\/main_2
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1075279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q  macrocell22   1250   1250  1067290  RISE       1
\UART_pc:BUART:txn\/main_2    macrocell20   3294   4544  1075279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:tx_state_1\/main_1
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q       macrocell22   1250   1250  1067290  RISE       1
\UART_pc:BUART:tx_state_1\/main_1  macrocell21   3294   4544  1075279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:tx_state_0\/main_1
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075279p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4544
-------------------------------------   ---- 
End-of-path arrival time (ps)           4544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q       macrocell22   1250   1250  1067290  RISE       1
\UART_pc:BUART:tx_state_0\/main_1  macrocell22   3294   4544  1075279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:txn\/main_1
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q  macrocell21   1250   1250  1066107  RISE       1
\UART_pc:BUART:txn\/main_1    macrocell20   3287   4537  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_1\/q
Path End       : \UART_pc:BUART:tx_state_1\/main_0
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075286p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4537
-------------------------------------   ---- 
End-of-path arrival time (ps)           4537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_1\/q       macrocell21   1250   1250  1066107  RISE       1
\UART_pc:BUART:tx_state_1\/main_0  macrocell21   3287   4537  1075286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_bitclk\/q
Path End       : \UART_pc:BUART:tx_state_0\/main_5
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075414p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4409
-------------------------------------   ---- 
End-of-path arrival time (ps)           4409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_bitclk\/q        macrocell24   1250   1250  1075414  RISE       1
\UART_pc:BUART:tx_state_0\/main_5  macrocell22   3159   4409  1075414  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_bitclk\/q
Path End       : \UART_pc:BUART:tx_state_2\/main_5
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075418p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4406
-------------------------------------   ---- 
End-of-path arrival time (ps)           4406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_bitclk\/q        macrocell24   1250   1250  1075414  RISE       1
\UART_pc:BUART:tx_state_2\/main_5  macrocell23   3156   4406  1075418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_bitclk\/q
Path End       : \UART_pc:BUART:txn\/main_6
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_bitclk\/q  macrocell24   1250   1250  1075414  RISE       1
\UART_pc:BUART:txn\/main_6   macrocell20   3122   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_bitclk\/q
Path End       : \UART_pc:BUART:tx_state_1\/main_5
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075452p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4372
-------------------------------------   ---- 
End-of-path arrival time (ps)           4372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_bitclk\/q        macrocell24   1250   1250  1075414  RISE       1
\UART_pc:BUART:tx_state_1\/main_5  macrocell21   3122   4372  1075452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:tx_state_2\/main_1
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q       macrocell22   1250   1250  1067290  RISE       1
\UART_pc:BUART:tx_state_2\/main_1  macrocell23   3023   4273  1075551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_0\/q
Path End       : \UART_pc:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_pc:BUART:tx_bitclk\/clock_0
Path slack     : 1075551p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4273
-------------------------------------   ---- 
End-of-path arrival time (ps)           4273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_0\/q      macrocell22   1250   1250  1067290  RISE       1
\UART_pc:BUART:tx_bitclk\/main_1  macrocell24   3023   4273  1075551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_2\/q
Path End       : \UART_pc:BUART:tx_state_0\/main_4
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1075740p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4084
-------------------------------------   ---- 
End-of-path arrival time (ps)           4084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_2\/q       macrocell23   1250   1250  1067484  RISE       1
\UART_pc:BUART:tx_state_0\/main_4  macrocell22   2834   4084  1075740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_2\/q
Path End       : \UART_pc:BUART:txn\/main_4
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_2\/q  macrocell23   1250   1250  1067484  RISE       1
\UART_pc:BUART:txn\/main_4    macrocell20   2833   4083  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_2\/q
Path End       : \UART_pc:BUART:tx_state_1\/main_3
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1075741p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_2\/q       macrocell23   1250   1250  1067484  RISE       1
\UART_pc:BUART:tx_state_1\/main_3  macrocell21   2833   4083  1075741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_2\/q
Path End       : \UART_pc:BUART:tx_state_2\/main_3
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_2\/q       macrocell23   1250   1250  1067484  RISE       1
\UART_pc:BUART:tx_state_2\/main_3  macrocell23   2829   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:tx_state_2\/q
Path End       : \UART_pc:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_pc:BUART:tx_bitclk\/clock_0
Path slack     : 1075745p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4079
-------------------------------------   ---- 
End-of-path arrival time (ps)           4079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:tx_state_2\/q      macrocell23   1250   1250  1067484  RISE       1
\UART_pc:BUART:tx_bitclk\/main_3  macrocell24   2829   4079  1075745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:txn\/q
Path End       : \UART_pc:BUART:txn\/main_0
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1076036p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3788
-------------------------------------   ---- 
End-of-path arrival time (ps)           3788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_pc:BUART:txn\/q       macrocell20   1250   1250  1076036  RISE       1
\UART_pc:BUART:txn\/main_0  macrocell20   2538   3788  1076036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_pc:BUART:tx_state_1\/main_2
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1076321p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3502
-------------------------------------   ---- 
End-of-path arrival time (ps)           3502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068380  RISE       1
\UART_pc:BUART:tx_state_1\/main_2               macrocell21     3312   3502  1076321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_pc:BUART:tx_state_0\/main_2
Capture Clock  : \UART_pc:BUART:tx_state_0\/clock_0
Path slack     : 1076322p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3501
-------------------------------------   ---- 
End-of-path arrival time (ps)           3501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068380  RISE       1
\UART_pc:BUART:tx_state_0\/main_2               macrocell22     3311   3501  1076322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_0\/clock_0                         macrocell22         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_pc:BUART:tx_state_2\/main_2
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1076640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068380  RISE       1
\UART_pc:BUART:tx_state_2\/main_2               macrocell23     2993   3183  1076640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_pc:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_pc:BUART:tx_bitclk\/clock_0
Path slack     : 1076640p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3183
-------------------------------------   ---- 
End-of-path arrival time (ps)           3183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  1068380  RISE       1
\UART_pc:BUART:tx_bitclk\/main_2                macrocell24     2993   3183  1076640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_bitclk\/clock_0                          macrocell24         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_pc:BUART:txn\/main_5
Capture Clock  : \UART_pc:BUART:txn\/clock_0
Path slack     : 1077090p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1077090  RISE       1
\UART_pc:BUART:txn\/main_5                      macrocell20     2543   2733  1077090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:txn\/clock_0                                macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_pc:BUART:tx_state_1\/main_4
Capture Clock  : \UART_pc:BUART:tx_state_1\/clock_0
Path slack     : 1077090p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2733
-------------------------------------   ---- 
End-of-path arrival time (ps)           2733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1077090  RISE       1
\UART_pc:BUART:tx_state_1\/main_4               macrocell21     2543   2733  1077090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_1\/clock_0                         macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_pc:BUART:tx_state_2\/main_4
Capture Clock  : \UART_pc:BUART:tx_state_2\/clock_0
Path slack     : 1077098p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (UART_pc_IntClock:R#1 vs. UART_pc_IntClock:R#2)   1083333
- Setup time                                                       -3510
--------------------------------------------------------------   ------- 
End-of-path required time (ps)                                   1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2726
-------------------------------------   ---- 
End-of-path arrival time (ps)           2726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/clock               datapathcell3       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_pc:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  1077090  RISE       1
\UART_pc:BUART:tx_state_2\/main_4               macrocell23     2536   2726  1077098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART_pc:BUART:tx_state_2\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_gps:BUART:sRX:RxBitCounter\/clock
Path slack     : 26021557p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14750
-------------------------------------   ----- 
End-of-path arrival time (ps)           14750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q            macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/main_3  macrocell1    7835   9085  26021557  RISE       1
\UART_gps:BUART:rx_counter_load\/q       macrocell1    3350  12435  26021557  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/load   count7cell    2315  14750  26021557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_gps:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_gps:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26025254p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3470
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12943
-------------------------------------   ----- 
End-of-path arrival time (ps)           12943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
MODIN1_1/q                                  macrocell16     1250   1250  26025254  RISE       1
\UART_gps:BUART:rx_postpoll\/main_1         macrocell2      4015   5265  26025254  RISE       1
\UART_gps:BUART:rx_postpoll\/q              macrocell2      3350   8615  26025254  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   4328  12943  26025254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_gps:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_gps:BUART:sRX:RxSts\/clock
Path slack     : 26025436p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15731
-------------------------------------   ----- 
End-of-path arrival time (ps)           15731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  26025436  RISE       1
\UART_gps:BUART:rx_status_4\/main_1                 macrocell3      2903   6483  26025436  RISE       1
\UART_gps:BUART:rx_status_4\/q                      macrocell3      3350   9833  26025436  RISE       1
\UART_gps:BUART:sRX:RxSts\/status_4                 statusicell1    5898  15731  26025436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26028513p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q         macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_4  macrocell11   8393   9643  26028513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_4
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26028513p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q       macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_state_2\/main_4  macrocell13   8393   9643  26028513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_status_3\/main_4
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26028513p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9643
-------------------------------------   ---- 
End-of-path arrival time (ps)           9643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q        macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_status_3\/main_4  macrocell18   8393   9643  26028513  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_state_0\/main_4
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26029072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q       macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_state_0\/main_4  macrocell10   7835   9085  26029072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_state_3\/main_4
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26029072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q       macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_state_3\/main_4  macrocell12   7835   9085  26029072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_2\/q
Path End       : \UART_gps:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_gps:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26029072p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9085
-------------------------------------   ---- 
End-of-path arrival time (ps)           9085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_2\/q               macrocell13   1250   1250  26021557  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/main_3  macrocell15   7835   9085  26029072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_gps:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26029637p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6020
-------------------------------------   ---- 
End-of-path arrival time (ps)           6020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q                macrocell10     1250   1250  26025341  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   4770   6020  26029637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_gps:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26031147p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4510
-------------------------------------   ---- 
End-of-path arrival time (ps)           4510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q                macrocell9      1250   1250  26025285  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   3260   4510  26031147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_gps:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26031476p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q          macrocell14     1250   1250  26031476  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2930   4180  26031476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26032145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q         macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_1  macrocell11   4761   6011  26032145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_1
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26032145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q       macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_state_2\/main_1  macrocell13   4761   6011  26032145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_status_3\/main_1
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26032145p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6011
-------------------------------------   ---- 
End-of-path arrival time (ps)           6011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q        macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_status_3\/main_1  macrocell18   4761   6011  26032145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26032233p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q         macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_0  macrocell11   4674   5924  26032233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_0
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26032233p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q       macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_state_2\/main_0  macrocell13   4674   5924  26032233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_status_3\/main_0
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26032233p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5924
-------------------------------------   ---- 
End-of-path arrival time (ps)           5924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q        macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_status_3\/main_0  macrocell18   4674   5924  26032233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26032688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q         macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_3  macrocell11   4219   5469  26032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_3
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26032688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q       macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_state_2\/main_3  macrocell13   4219   5469  26032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_status_3\/main_3
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26032688p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q        macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_status_3\/main_3  macrocell18   4219   5469  26032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_state_0\/main_0
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26032800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q       macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_state_0\/main_0  macrocell10   4106   5356  26032800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_state_3\/main_0
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26032800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q       macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_state_3\/main_0  macrocell12   4106   5356  26032800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_1\/q
Path End       : \UART_gps:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_gps:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032800p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_1\/clock_0                        macrocell9          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_1\/q               macrocell9    1250   1250  26025285  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/main_0  macrocell15   4106   5356  26032800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_state_0\/main_1
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q       macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_state_0\/main_1  macrocell10   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_state_3\/main_1
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q       macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_state_3\/main_1  macrocell12   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_0\/q
Path End       : \UART_gps:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_gps:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26032856p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5301
-------------------------------------   ---- 
End-of-path arrival time (ps)           5301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_0\/q               macrocell10   1250   1250  26025341  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/main_1  macrocell15   4051   5301  26032856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_state_0\/main_3
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q       macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_state_0\/main_3  macrocell10   3655   4905  26033251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_state_3\/main_3
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26033251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q       macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_state_3\/main_3  macrocell12   3655   4905  26033251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_state_3\/q
Path End       : \UART_gps:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_gps:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 26033251p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4905
-------------------------------------   ---- 
End-of-path arrival time (ps)           4905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_state_3\/q               macrocell12   1250   1250  26025736  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/main_2  macrocell15   3655   4905  26033251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_stop1_reg\/clock_0                macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_gps:BUART:rx_state_0\/main_10
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033398p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033398  RISE       1
\UART_gps:BUART:rx_state_0\/main_10        macrocell10   2819   4759  26033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_gps:BUART:rx_state_3\/main_7
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26033398p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033398  RISE       1
\UART_gps:BUART:rx_state_3\/main_7         macrocell12   2819   4759  26033398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_gps:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26033404p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033398  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_7       macrocell11   2812   4752  26033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_gps:BUART:rx_state_2\/main_9
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26033404p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4752
-------------------------------------   ---- 
End-of-path arrival time (ps)           4752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  26033398  RISE       1
\UART_gps:BUART:rx_state_2\/main_9         macrocell13   2812   4752  26033404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26033486p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell16   1250   1250  26025254  RISE       1
MODIN1_1/main_3  macrocell16   3421   4671  26033486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_gps:BUART:rx_status_3\/main_6
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26033488p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                           macrocell16   1250   1250  26025254  RISE       1
\UART_gps:BUART:rx_status_3\/main_6  macrocell18   3419   4669  26033488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_gps:BUART:rx_state_0\/main_8
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033594  RISE       1
\UART_gps:BUART:rx_state_0\/main_8         macrocell10   2623   4563  26033594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_gps:BUART:rx_state_3\/main_5
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26033594p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033594  RISE       1
\UART_gps:BUART:rx_state_3\/main_5         macrocell12   2623   4563  26033594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_gps:BUART:rx_state_0\/main_9
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033596  RISE       1
\UART_gps:BUART:rx_state_0\/main_9         macrocell10   2621   4561  26033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_gps:BUART:rx_state_3\/main_6
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26033596p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033596  RISE       1
\UART_gps:BUART:rx_state_3\/main_6         macrocell12   2621   4561  26033596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_gps:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033596  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_6       macrocell11   2611   4551  26033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_gps:BUART:rx_state_2\/main_8
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  26033596  RISE       1
\UART_gps:BUART:rx_state_2\/main_8         macrocell13   2611   4551  26033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_gps:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033594  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_5       macrocell11   2610   4550  26033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_gps:BUART:rx_state_2\/main_7
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26033606p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4550
-------------------------------------   ---- 
End-of-path arrival time (ps)           4550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  26033594  RISE       1
\UART_gps:BUART:rx_state_2\/main_7         macrocell13   2610   4550  26033606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART_gps:BUART:rx_state_0\/main_6
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                          macrocell16   1250   1250  26025254  RISE       1
\UART_gps:BUART:rx_state_0\/main_6  macrocell10   3253   4503  26033653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_gps:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_gps:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033880p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  26033880  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/main_2   macrocell14   2336   4276  26033880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_gps:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_gps:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033881  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/main_1   macrocell14   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033881  RISE       1
MODIN1_1/main_1                            macrocell16   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  26033881  RISE       1
MODIN1_0/main_1                            macrocell17   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_gps:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_gps:BUART:rx_bitclk_enable\/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033881  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/main_0   macrocell14   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033881  RISE       1
MODIN1_1/main_0                            macrocell16   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26033881p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4276
-------------------------------------   ---- 
End-of-path arrival time (ps)           4276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  26033881  RISE       1
MODIN1_0/main_0                            macrocell17   2336   4276  26033881  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_gps:BUART:rx_load_fifo\/clock_0
Path slack     : 26033982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q   macrocell14   1250   1250  26031476  RISE       1
\UART_gps:BUART:rx_load_fifo\/main_2  macrocell11   2925   4175  26033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_2
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26033982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q  macrocell14   1250   1250  26031476  RISE       1
\UART_gps:BUART:rx_state_2\/main_2   macrocell13   2925   4175  26033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:rx_status_3\/main_2
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26033982p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4175
-------------------------------------   ---- 
End-of-path arrival time (ps)           4175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q  macrocell14   1250   1250  26031476  RISE       1
\UART_gps:BUART:rx_status_3\/main_2  macrocell18   2925   4175  26033982  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:rx_state_0\/main_2
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26033995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q  macrocell14   1250   1250  26031476  RISE       1
\UART_gps:BUART:rx_state_0\/main_2   macrocell10   2912   4162  26033995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_bitclk_enable\/q
Path End       : \UART_gps:BUART:rx_state_3\/main_2
Capture Clock  : \UART_gps:BUART:rx_state_3\/clock_0
Path slack     : 26033995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4162
-------------------------------------   ---- 
End-of-path arrival time (ps)           4162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_bitclk_enable\/clock_0                  macrocell14         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_bitclk_enable\/q  macrocell14   1250   1250  26031476  RISE       1
\UART_gps:BUART:rx_state_3\/main_2   macrocell12   2912   4162  26033995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_3\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_gps:BUART:rx_status_3\/main_7
Capture Clock  : \UART_gps:BUART:rx_status_3\/clock_0
Path slack     : 26033995p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                           macrocell17   1250   1250  26025474  RISE       1
\UART_gps:BUART:rx_status_3\/main_7  macrocell18   2911   4161  26033995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 26034000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell17   1250   1250  26025474  RISE       1
MODIN1_1/main_4  macrocell16   2906   4156  26034000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell16         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 26034000p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell17   1250   1250  26025474  RISE       1
MODIN1_0/main_3  macrocell17   2906   4156  26034000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART_gps:BUART:rx_state_0\/main_7
Capture Clock  : \UART_gps:BUART:rx_state_0\/clock_0
Path slack     : 26034002p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                          macrocell17   1250   1250  26025474  RISE       1
\UART_gps:BUART:rx_state_0\/main_7  macrocell10   2905   4155  26034002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_0\/clock_0                        macrocell10         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_last\/q
Path End       : \UART_gps:BUART:rx_state_2\/main_6
Capture Clock  : \UART_gps:BUART:rx_state_2\/clock_0
Path slack     : 26034592p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_last\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_last\/q          macrocell19   1250   1250  26034592  RISE       1
\UART_gps:BUART:rx_state_2\/main_6  macrocell13   2314   3564  26034592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_state_2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_load_fifo\/q
Path End       : \UART_gps:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_gps:BUART:sRX:RxShifter:u0\/clock
Path slack     : 26034653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3884
-------------------------------------   ---- 
End-of-path arrival time (ps)           3884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_load_fifo\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_load_fifo\/q            macrocell11     1250   1250  26027280  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2634   3884  26034653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_gps:BUART:rx_status_3\/q
Path End       : \UART_gps:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_gps:BUART:sRX:RxSts\/clock
Path slack     : 26037054p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_gps_IntClock:R#1 vs. UART_gps_IntClock:R#2)   26041667
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     26041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4113
-------------------------------------   ---- 
End-of-path arrival time (ps)           4113
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:rx_status_3\/clock_0                       macrocell18         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_gps:BUART:rx_status_3\/q       macrocell18    1250   1250  26037054  RISE       1
\UART_gps:BUART:sRX:RxSts\/status_3  statusicell1   2863   4113  26037054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_gps:BUART:sRX:RxSts\/clock                           statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

