{
  "Top": "mux_2to1",
  "RtlTop": "mux_2to1",
  "RtlPrefix": "",
  "RtlSubPrefix": "mux_2to1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a35t",
    "Package": "-cpg236",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "a",
          "name": "a",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b": {
      "index": "1",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "b",
          "name": "b",
          "usage": "data",
          "direction": "in"
        }]
    },
    "sel": {
      "index": "2",
      "direction": "in",
      "srcType": "ap_uint<1>",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "sel",
          "name": "sel",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y": {
      "index": "3",
      "direction": "out",
      "srcType": "ap_uint<1>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "y",
          "name": "y",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -wave_debug=1",
      "config_csim -clean=1",
      "config_csim -code_analyzer=0",
      "config_csim -setup=1",
      "config_export -format=ip_catalog",
      "config_export -flow=none",
      "config_sim -O=1"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "mux_2to1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "mux_2to1",
    "Version": "1.0",
    "DisplayName": "Mux_2to1",
    "Revision": "2114251822",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_mux_2to1_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/Mux_2to1.cpp"],
    "TestBench": ["..\/..\/Tb_mux.cpp"],
    "Vhdl": ["impl\/vhdl\/mux_2to1.vhd"],
    "Verilog": ["impl\/verilog\/mux_2to1.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/mux_2to1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "a": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"a": "DATA"},
      "ports": ["a"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a"
        }]
    },
    "b": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"b": "DATA"},
      "ports": ["b"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "sel": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"sel": "DATA"},
      "ports": ["sel"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "sel"
        }]
    },
    "y": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"y": "DATA"},
      "ports": ["y"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "y"
        }]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    }
  },
  "RtlPorts": {
    "a": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "b": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "sel": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "y": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "mux_2to1",
      "BindInstances": "y"
    },
    "Info": {"mux_2to1": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"mux_2to1": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.993"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "41600",
          "UTIL_FF": "0",
          "LUT": "2",
          "AVAIL_LUT": "20800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "90",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-09-08 21:22:23 -0400",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
