

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_13_1'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |       16|       16|         1|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     27|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     27|    -|
|Register         |        -|   -|      7|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      7|     54|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_102_p2  |         +|   0|  0|  13|           5|           1|
    |icmp_ln13_fu_96_p2  |      icmp|   0|  0|  14|           5|           6|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          10|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1  |   9|          2|    5|         10|
    |k_fu_84               |   9|          2|    5|         10|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   11|         22|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |k_fu_84      |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_13_1|  return value|
|shift_reg_0          |  out|   32|      ap_vld|                          shift_reg_0|       pointer|
|shift_reg_0_ap_vld   |  out|    1|      ap_vld|                          shift_reg_0|       pointer|
|shift_reg_1          |  out|   32|      ap_vld|                          shift_reg_1|       pointer|
|shift_reg_1_ap_vld   |  out|    1|      ap_vld|                          shift_reg_1|       pointer|
|shift_reg_2          |  out|   32|      ap_vld|                          shift_reg_2|       pointer|
|shift_reg_2_ap_vld   |  out|    1|      ap_vld|                          shift_reg_2|       pointer|
|shift_reg_3          |  out|   32|      ap_vld|                          shift_reg_3|       pointer|
|shift_reg_3_ap_vld   |  out|    1|      ap_vld|                          shift_reg_3|       pointer|
|shift_reg_4          |  out|   32|      ap_vld|                          shift_reg_4|       pointer|
|shift_reg_4_ap_vld   |  out|    1|      ap_vld|                          shift_reg_4|       pointer|
|shift_reg_5          |  out|   32|      ap_vld|                          shift_reg_5|       pointer|
|shift_reg_5_ap_vld   |  out|    1|      ap_vld|                          shift_reg_5|       pointer|
|shift_reg_6          |  out|   32|      ap_vld|                          shift_reg_6|       pointer|
|shift_reg_6_ap_vld   |  out|    1|      ap_vld|                          shift_reg_6|       pointer|
|shift_reg_7          |  out|   32|      ap_vld|                          shift_reg_7|       pointer|
|shift_reg_7_ap_vld   |  out|    1|      ap_vld|                          shift_reg_7|       pointer|
|shift_reg_8          |  out|   32|      ap_vld|                          shift_reg_8|       pointer|
|shift_reg_8_ap_vld   |  out|    1|      ap_vld|                          shift_reg_8|       pointer|
|shift_reg_9          |  out|   32|      ap_vld|                          shift_reg_9|       pointer|
|shift_reg_9_ap_vld   |  out|    1|      ap_vld|                          shift_reg_9|       pointer|
|shift_reg_10         |  out|   32|      ap_vld|                         shift_reg_10|       pointer|
|shift_reg_10_ap_vld  |  out|    1|      ap_vld|                         shift_reg_10|       pointer|
|shift_reg_11         |  out|   32|      ap_vld|                         shift_reg_11|       pointer|
|shift_reg_11_ap_vld  |  out|    1|      ap_vld|                         shift_reg_11|       pointer|
|shift_reg_12         |  out|   32|      ap_vld|                         shift_reg_12|       pointer|
|shift_reg_12_ap_vld  |  out|    1|      ap_vld|                         shift_reg_12|       pointer|
|shift_reg_13         |  out|   32|      ap_vld|                         shift_reg_13|       pointer|
|shift_reg_13_ap_vld  |  out|    1|      ap_vld|                         shift_reg_13|       pointer|
|shift_reg_14         |  out|   32|      ap_vld|                         shift_reg_14|       pointer|
|shift_reg_14_ap_vld  |  out|    1|      ap_vld|                         shift_reg_14|       pointer|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

