{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547678173503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547678173505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 16 23:36:13 2019 " "Processing started: Wed Jan 16 23:36:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547678173505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678173505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off YoshiGame -c YoshiGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off YoshiGame -c YoshiGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678173505 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678174117 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547678174194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547678174195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 myvgasync " "Found entity 1: myvgasync" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" { { "Info" "ISGN_ENTITY_NAME" "1 platforms " "Found entity 1: platforms" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189728 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEFT left yoshi_sprite.v(59) " "Verilog HDL Declaration information at yoshi_sprite.v(59): object \"LEFT\" differs only in case from object \"left\" in the same scope" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 59 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547678189730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RIGHT right yoshi_sprite.v(60) " "Verilog HDL Declaration information at yoshi_sprite.v(60): object \"RIGHT\" differs only in case from object \"right\" in the same scope" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1547678189730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 yoshi_sprite " "Found entity 1: yoshi_sprite" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hearts_display " "Found entity 1: hearts_display" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_top " "Found entity 1: ghost_top" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_crazy " "Found entity 1: ghost_crazy" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ghost_bottom " "Found entity 1: ghost_bottom" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameover_display " "Found entity 1: gameover_display" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_logo_display " "Found entity 1: game_logo_display" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" { { "Info" "ISGN_ENTITY_NAME" "1 eggs " "Found entity 1: eggs" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_top " "Found entity 1: display_top" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" { { "Info" "ISGN_ENTITY_NAME" "1 grounded " "Found entity 1: grounded" {  } { { "../original/grounded.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_state_machine " "Found entity 1: game_state_machine" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v" { { "Info" "ISGN_ENTITY_NAME" "1 enemy_collision " "Found entity 1: enemy_collision" {  } { { "../original/enemy_collision.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2bcd " "Found entity 1: binary2bcd" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_yoshi_rom " "Found entity 1: MK9_yoshi_rom" {  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_yoshi_ghost_rom " "Found entity 1: MK9_yoshi_ghost_rom" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_walls_rom " "Found entity 1: MK9_walls_rom" {  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_numbers_rom " "Found entity 1: MK9_numbers_rom" {  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_hearts_rom " "Found entity 1: MK9_hearts_rom" {  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_ghost_normal_rom " "Found entity 1: MK9_ghost_normal_rom" {  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_ghost_crazy_rom " "Found entity 1: MK9_ghost_crazy_rom" {  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_gameover_rom " "Found entity 1: MK9_gameover_rom" {  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_small_rom " "Found entity 1: MK9_game_logo_small_rom" {  } { { "../modified/MK9_game_logo_small_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_small_2_rom " "Found entity 1: MK9_game_logo_small_2_rom" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_game_logo_rom " "Found entity 1: MK9_game_logo_rom" {  } { { "../modified/MK9_game_logo_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_eggs_rom " "Found entity 1: MK9_eggs_rom" {  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 MK9_blocks_rom " "Found entity 1: MK9_blocks_rom" {  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678189757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678189757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_top " "Elaborating entity \"display_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547678190116 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bg_rgb display_top.v(40) " "Verilog HDL warning at display_top.v(40): object bg_rgb used but never assigned" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 40 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1547678190118 "|display_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 display_top.v(48) " "Verilog HDL assignment warning at display_top.v(48): truncated value with size 32 to match size of target (26)" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190118 "|display_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_top.v(59) " "Verilog HDL assignment warning at display_top.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190119 "|display_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bg_rgb 0 display_top.v(40) " "Net \"bg_rgb\" at display_top.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1547678190126 "|display_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll1 " "Elaborating entity \"pll\" for hierarchy \"pll:pll1\"" {  } { { "../modified/display_top.v" "pll1" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\"" {  } { { "../modified/pll.v" "altpll_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190230 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll1\|altpll:altpll_component\"" {  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 12 " "Parameter \"clk0_divide_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20833 " "Parameter \"inclk0_input_frequency\" = \"20833\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190233 ""}  } { { "../modified/pll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myvgasync myvgasync:vsync_unit " "Elaborating entity \"myvgasync\" for hierarchy \"myvgasync:vsync_unit\"" {  } { { "../modified/display_top.v" "vsync_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 myvgasync.v(55) " "Verilog HDL assignment warning at myvgasync.v(55): truncated value with size 32 to match size of target (10)" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190290 "|display_top|myvgasync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 myvgasync.v(57) " "Verilog HDL assignment warning at myvgasync.v(57): truncated value with size 32 to match size of target (10)" {  } { { "../modified/myvgasync.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190290 "|display_top|myvgasync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "yoshi_sprite yoshi_sprite:yoshi_unit " "Elaborating entity \"yoshi_sprite\" for hierarchy \"yoshi_sprite:yoshi_unit\"" {  } { { "../modified/display_top.v" "yoshi_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(45) " "Verilog HDL assignment warning at yoshi_sprite.v(45): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190297 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(67) " "Verilog HDL assignment warning at yoshi_sprite.v(67): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190297 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(77) " "Verilog HDL assignment warning at yoshi_sprite.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190298 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(80) " "Verilog HDL assignment warning at yoshi_sprite.v(80): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190298 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(143) " "Verilog HDL assignment warning at yoshi_sprite.v(143): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190298 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(144) " "Verilog HDL assignment warning at yoshi_sprite.v(144): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190298 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(149) " "Verilog HDL assignment warning at yoshi_sprite.v(149): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190299 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(150) " "Verilog HDL assignment warning at yoshi_sprite.v(150): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190299 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(157) " "Verilog HDL assignment warning at yoshi_sprite.v(157): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190299 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(162) " "Verilog HDL assignment warning at yoshi_sprite.v(162): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190300 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(166) " "Verilog HDL assignment warning at yoshi_sprite.v(166): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190300 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(167) " "Verilog HDL assignment warning at yoshi_sprite.v(167): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190300 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(172) " "Verilog HDL assignment warning at yoshi_sprite.v(172): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190300 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(173) " "Verilog HDL assignment warning at yoshi_sprite.v(173): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190300 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(187) " "Verilog HDL assignment warning at yoshi_sprite.v(187): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190301 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(188) " "Verilog HDL assignment warning at yoshi_sprite.v(188): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190301 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(195) " "Verilog HDL assignment warning at yoshi_sprite.v(195): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(200) " "Verilog HDL assignment warning at yoshi_sprite.v(200): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(204) " "Verilog HDL assignment warning at yoshi_sprite.v(204): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(205) " "Verilog HDL assignment warning at yoshi_sprite.v(205): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(209) " "Verilog HDL assignment warning at yoshi_sprite.v(209): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(210) " "Verilog HDL assignment warning at yoshi_sprite.v(210): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190302 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(225) " "Verilog HDL assignment warning at yoshi_sprite.v(225): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190303 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(226) " "Verilog HDL assignment warning at yoshi_sprite.v(226): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190303 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(327) " "Verilog HDL assignment warning at yoshi_sprite.v(327): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190306 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(328) " "Verilog HDL assignment warning at yoshi_sprite.v(328): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190306 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(338) " "Verilog HDL assignment warning at yoshi_sprite.v(338): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190306 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(339) " "Verilog HDL assignment warning at yoshi_sprite.v(339): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 339 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190307 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(348) " "Verilog HDL assignment warning at yoshi_sprite.v(348): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190307 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(349) " "Verilog HDL assignment warning at yoshi_sprite.v(349): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190307 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 yoshi_sprite.v(354) " "Verilog HDL assignment warning at yoshi_sprite.v(354): truncated value with size 32 to match size of target (25)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190307 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(360) " "Verilog HDL assignment warning at yoshi_sprite.v(360): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190308 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(362) " "Verilog HDL assignment warning at yoshi_sprite.v(362): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190308 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(369) " "Verilog HDL assignment warning at yoshi_sprite.v(369): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190308 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(373) " "Verilog HDL assignment warning at yoshi_sprite.v(373): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190308 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 yoshi_sprite.v(379) " "Verilog HDL assignment warning at yoshi_sprite.v(379): truncated value with size 32 to match size of target (26)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190308 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(382) " "Verilog HDL assignment warning at yoshi_sprite.v(382): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(386) " "Verilog HDL assignment warning at yoshi_sprite.v(386): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(387) " "Verilog HDL assignment warning at yoshi_sprite.v(387): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(392) " "Verilog HDL assignment warning at yoshi_sprite.v(392): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(393) " "Verilog HDL assignment warning at yoshi_sprite.v(393): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(399) " "Verilog HDL assignment warning at yoshi_sprite.v(399): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(400) " "Verilog HDL assignment warning at yoshi_sprite.v(400): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190309 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(407) " "Verilog HDL assignment warning at yoshi_sprite.v(407): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190310 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(412) " "Verilog HDL assignment warning at yoshi_sprite.v(412): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190310 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(413) " "Verilog HDL assignment warning at yoshi_sprite.v(413): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190310 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(418) " "Verilog HDL assignment warning at yoshi_sprite.v(418): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190310 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 yoshi_sprite.v(423) " "Verilog HDL assignment warning at yoshi_sprite.v(423): truncated value with size 32 to match size of target (26)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(426) " "Verilog HDL assignment warning at yoshi_sprite.v(426): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(430) " "Verilog HDL assignment warning at yoshi_sprite.v(430): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(431) " "Verilog HDL assignment warning at yoshi_sprite.v(431): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(437) " "Verilog HDL assignment warning at yoshi_sprite.v(437): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(440) " "Verilog HDL assignment warning at yoshi_sprite.v(440): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190311 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 yoshi_sprite.v(447) " "Verilog HDL assignment warning at yoshi_sprite.v(447): truncated value with size 32 to match size of target (10)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190312 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(450) " "Verilog HDL assignment warning at yoshi_sprite.v(450): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190312 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(451) " "Verilog HDL assignment warning at yoshi_sprite.v(451): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 451 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190312 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 yoshi_sprite.v(455) " "Verilog HDL assignment warning at yoshi_sprite.v(455): truncated value with size 32 to match size of target (20)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190312 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 yoshi_sprite.v(476) " "Verilog HDL assignment warning at yoshi_sprite.v(476): truncated value with size 32 to match size of target (4)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190316 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 yoshi_sprite.v(482) " "Verilog HDL assignment warning at yoshi_sprite.v(482): truncated value with size 32 to match size of target (7)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190316 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(506) " "Verilog HDL assignment warning at yoshi_sprite.v(506): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190317 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(509) " "Verilog HDL assignment warning at yoshi_sprite.v(509): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190318 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 yoshi_sprite.v(515) " "Verilog HDL assignment warning at yoshi_sprite.v(515): truncated value with size 32 to match size of target (1)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190318 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 yoshi_sprite.v(530) " "Verilog HDL assignment warning at yoshi_sprite.v(530): truncated value with size 32 to match size of target (28)" {  } { { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190319 "|display_top|yoshi_sprite:yoshi_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_yoshi_rom yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit " "Elaborating entity \"MK9_yoshi_rom\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\"" {  } { { "../modified/yoshi_sprite.v" "yoshi_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/yoshi_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/yoshi_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190431 ""}  } { { "../modified/MK9_yoshi_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kjd1 " "Found entity 1: altsyncram_kjd1" {  } { { "db/altsyncram_kjd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_kjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kjd1 yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\|altsyncram_kjd1:auto_generated " "Elaborating entity \"altsyncram_kjd1\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_rom:yoshi_rom_unit\|altsyncram:altsyncram_component\|altsyncram_kjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_yoshi_ghost_rom yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit " "Elaborating entity \"MK9_yoshi_ghost_rom\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\"" {  } { { "../modified/yoshi_sprite.v" "yoshi_ghost_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/yoshi_gost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/yoshi_gost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190506 ""}  } { { "../modified/MK9_yoshi_ghost_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g4e1 " "Found entity 1: altsyncram_g4e1" {  } { { "db/altsyncram_g4e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_g4e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g4e1 yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\|altsyncram_g4e1:auto_generated " "Elaborating entity \"altsyncram_g4e1\" for hierarchy \"yoshi_sprite:yoshi_unit\|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit\|altsyncram:altsyncram_component\|altsyncram_g4e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_crazy ghost_crazy:ghost_crazy_unit " "Elaborating entity \"ghost_crazy\" for hierarchy \"ghost_crazy:ghost_crazy_unit\"" {  } { { "../modified/display_top.v" "ghost_crazy_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190558 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(54) " "Verilog HDL assignment warning at ghost_crazy.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190559 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(57) " "Verilog HDL assignment warning at ghost_crazy.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190559 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_crazy.v(77) " "Verilog HDL assignment warning at ghost_crazy.v(77): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190560 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(81) " "Verilog HDL assignment warning at ghost_crazy.v(81): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190560 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(94) " "Verilog HDL assignment warning at ghost_crazy.v(94): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190560 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(96) " "Verilog HDL assignment warning at ghost_crazy.v(96): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190561 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(106) " "Verilog HDL assignment warning at ghost_crazy.v(106): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190561 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_crazy.v(108) " "Verilog HDL assignment warning at ghost_crazy.v(108): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190561 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 ghost_crazy.v(132) " "Verilog HDL assignment warning at ghost_crazy.v(132): truncated value with size 32 to match size of target (25)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190562 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 ghost_crazy.v(135) " "Verilog HDL assignment warning at ghost_crazy.v(135): truncated value with size 32 to match size of target (7)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190562 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_crazy.v(144) " "Verilog HDL assignment warning at ghost_crazy.v(144): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190562 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_crazy.v(146) " "Verilog HDL assignment warning at ghost_crazy.v(146): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190562 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(160) " "Verilog HDL assignment warning at ghost_crazy.v(160): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190563 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_crazy.v(165) " "Verilog HDL assignment warning at ghost_crazy.v(165): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_crazy.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190563 "|display_top|ghost_crazy:ghost_crazy_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_ghost_crazy_rom ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit " "Elaborating entity \"MK9_ghost_crazy_rom\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\"" {  } { { "../modified/ghost_crazy.v" "ghost_crazy_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_crazy_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190591 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/crazy_ghost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/crazy_ghost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190592 ""}  } { { "../modified/MK9_ghost_crazy_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m4e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m4e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m4e1 " "Found entity 1: altsyncram_m4e1" {  } { { "db/altsyncram_m4e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m4e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m4e1 ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\|altsyncram_m4e1:auto_generated " "Elaborating entity \"altsyncram_m4e1\" for hierarchy \"ghost_crazy:ghost_crazy_unit\|MK9_ghost_crazy_rom:ghost_crazy_unit\|altsyncram:altsyncram_component\|altsyncram_m4e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_top ghost_top:ghost_top_unit " "Elaborating entity \"ghost_top\" for hierarchy \"ghost_top:ghost_top_unit\"" {  } { { "../modified/display_top.v" "ghost_top_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(48) " "Verilog HDL assignment warning at ghost_top.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190642 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(58) " "Verilog HDL assignment warning at ghost_top.v(58): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190642 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(61) " "Verilog HDL assignment warning at ghost_top.v(61): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190642 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_top.v(82) " "Verilog HDL assignment warning at ghost_top.v(82): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190643 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(86) " "Verilog HDL assignment warning at ghost_top.v(86): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190643 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(100) " "Verilog HDL assignment warning at ghost_top.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190643 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(102) " "Verilog HDL assignment warning at ghost_top.v(102): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190643 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(112) " "Verilog HDL assignment warning at ghost_top.v(112): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190644 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_top.v(114) " "Verilog HDL assignment warning at ghost_top.v(114): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190644 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_top.v(139) " "Verilog HDL assignment warning at ghost_top.v(139): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190645 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ghost_top.v(142) " "Verilog HDL assignment warning at ghost_top.v(142): truncated value with size 32 to match size of target (6)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190645 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_top.v(151) " "Verilog HDL assignment warning at ghost_top.v(151): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190645 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_top.v(153) " "Verilog HDL assignment warning at ghost_top.v(153): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190645 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(167) " "Verilog HDL assignment warning at ghost_top.v(167): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190646 "|display_top|ghost_top:ghost_top_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_top.v(172) " "Verilog HDL assignment warning at ghost_top.v(172): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190646 "|display_top|ghost_top:ghost_top_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_ghost_normal_rom ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit " "Elaborating entity \"MK9_ghost_normal_rom\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\"" {  } { { "../modified/ghost_top.v" "ghost_normal_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_normal_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/normal_ghost_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/normal_ghost_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190679 ""}  } { { "../modified/MK9_ghost_normal_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7e1 " "Found entity 1: altsyncram_m7e1" {  } { { "db/altsyncram_m7e1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m7e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7e1 ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\|altsyncram_m7e1:auto_generated " "Elaborating entity \"altsyncram_m7e1\" for hierarchy \"ghost_top:ghost_top_unit\|MK9_ghost_normal_rom:ghost_normal_unit\|altsyncram:altsyncram_component\|altsyncram_m7e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ghost_bottom ghost_bottom:ghost_bottom_unit " "Elaborating entity \"ghost_bottom\" for hierarchy \"ghost_bottom:ghost_bottom_unit\"" {  } { { "../modified/display_top.v" "ghost_bottom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190729 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(48) " "Verilog HDL assignment warning at ghost_bottom.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190730 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(57) " "Verilog HDL assignment warning at ghost_bottom.v(57): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190730 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(59) " "Verilog HDL assignment warning at ghost_bottom.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190730 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_bottom.v(80) " "Verilog HDL assignment warning at ghost_bottom.v(80): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190731 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(84) " "Verilog HDL assignment warning at ghost_bottom.v(84): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190731 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(98) " "Verilog HDL assignment warning at ghost_bottom.v(98): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190731 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(100) " "Verilog HDL assignment warning at ghost_bottom.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190731 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(110) " "Verilog HDL assignment warning at ghost_bottom.v(110): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190732 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ghost_bottom.v(112) " "Verilog HDL assignment warning at ghost_bottom.v(112): truncated value with size 32 to match size of target (10)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190732 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 ghost_bottom.v(137) " "Verilog HDL assignment warning at ghost_bottom.v(137): truncated value with size 32 to match size of target (26)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190733 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ghost_bottom.v(140) " "Verilog HDL assignment warning at ghost_bottom.v(140): truncated value with size 32 to match size of target (6)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190733 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ghost_bottom.v(149) " "Verilog HDL assignment warning at ghost_bottom.v(149): truncated value with size 32 to match size of target (4)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190734 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 ghost_bottom.v(151) " "Verilog HDL assignment warning at ghost_bottom.v(151): truncated value with size 10 to match size of target (5)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190734 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(166) " "Verilog HDL assignment warning at ghost_bottom.v(166): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190734 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ghost_bottom.v(171) " "Verilog HDL assignment warning at ghost_bottom.v(171): truncated value with size 32 to match size of target (1)" {  } { { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190734 "|display_top|ghost_bottom:ghost_bottom_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "platforms platforms:platforms_unit " "Elaborating entity \"platforms\" for hierarchy \"platforms:platforms_unit\"" {  } { { "../modified/display_top.v" "platforms_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(46) " "Verilog HDL assignment warning at platforms.v(46): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190770 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(47) " "Verilog HDL assignment warning at platforms.v(47): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190770 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(58) " "Verilog HDL assignment warning at platforms.v(58): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190771 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(59) " "Verilog HDL assignment warning at platforms.v(59): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190771 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(70) " "Verilog HDL assignment warning at platforms.v(70): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190772 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(71) " "Verilog HDL assignment warning at platforms.v(71): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190772 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(82) " "Verilog HDL assignment warning at platforms.v(82): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190773 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(83) " "Verilog HDL assignment warning at platforms.v(83): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190773 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(94) " "Verilog HDL assignment warning at platforms.v(94): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190774 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(95) " "Verilog HDL assignment warning at platforms.v(95): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190774 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(106) " "Verilog HDL assignment warning at platforms.v(106): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190775 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 platforms.v(107) " "Verilog HDL assignment warning at platforms.v(107): truncated value with size 32 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190775 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 platforms.v(118) " "Verilog HDL assignment warning at platforms.v(118): truncated value with size 32 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190776 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(119) " "Verilog HDL assignment warning at platforms.v(119): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190776 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(130) " "Verilog HDL assignment warning at platforms.v(130): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190777 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(131) " "Verilog HDL assignment warning at platforms.v(131): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190777 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(142) " "Verilog HDL assignment warning at platforms.v(142): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190778 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(143) " "Verilog HDL assignment warning at platforms.v(143): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190778 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 platforms.v(154) " "Verilog HDL assignment warning at platforms.v(154): truncated value with size 10 to match size of target (7)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190779 "|display_top|platforms:platforms_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 platforms.v(155) " "Verilog HDL assignment warning at platforms.v(155): truncated value with size 10 to match size of target (4)" {  } { { "../modified/platforms.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190780 "|display_top|platforms:platforms_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_walls_rom platforms:platforms_unit\|MK9_walls_rom:walls_unit " "Elaborating entity \"MK9_walls_rom\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\"" {  } { { "../modified/platforms.v" "walls_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_walls_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190821 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190822 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/walls_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/walls_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190823 ""}  } { { "../modified/MK9_walls_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgd1 " "Found entity 1: altsyncram_cgd1" {  } { { "db/altsyncram_cgd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_cgd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cgd1 platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\|altsyncram_cgd1:auto_generated " "Elaborating entity \"altsyncram_cgd1\" for hierarchy \"platforms:platforms_unit\|MK9_walls_rom:walls_unit\|altsyncram:altsyncram_component\|altsyncram_cgd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_blocks_rom platforms:platforms_unit\|MK9_blocks_rom:blocks_unit " "Elaborating entity \"MK9_blocks_rom\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\"" {  } { { "../modified/platforms.v" "blocks_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_blocks_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/blocks_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/blocks_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678190894 ""}  } { { "../modified/MK9_blocks_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678190894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6md1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6md1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6md1 " "Found entity 1: altsyncram_6md1" {  } { { "db/altsyncram_6md1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_6md1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678190941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678190941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6md1 platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\|altsyncram_6md1:auto_generated " "Elaborating entity \"altsyncram_6md1\" for hierarchy \"platforms:platforms_unit\|MK9_blocks_rom:blocks_unit\|altsyncram:altsyncram_component\|altsyncram_6md1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grounded grounded:grounded_unit " "Elaborating entity \"grounded\" for hierarchy \"grounded:grounded_unit\"" {  } { { "../modified/display_top.v" "grounded_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enemy_collision enemy_collision:enemy_collision_unit " "Elaborating entity \"enemy_collision\" for hierarchy \"enemy_collision:enemy_collision_unit\"" {  } { { "../modified/display_top.v" "enemy_collision_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eggs eggs:eggs_unit " "Elaborating entity \"eggs\" for hierarchy \"eggs:eggs_unit\"" {  } { { "../modified/display_top.v" "eggs_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190948 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 eggs.v(28) " "Verilog HDL assignment warning at eggs.v(28): truncated value with size 32 to match size of target (3)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 eggs.v(74) " "Verilog HDL assignment warning at eggs.v(74): truncated value with size 32 to match size of target (8)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(75) " "Verilog HDL assignment warning at eggs.v(75): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(76) " "Verilog HDL assignment warning at eggs.v(76): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 eggs.v(77) " "Verilog HDL assignment warning at eggs.v(77): truncated value with size 32 to match size of target (9)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(78) " "Verilog HDL assignment warning at eggs.v(78): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(79) " "Verilog HDL assignment warning at eggs.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 eggs.v(80) " "Verilog HDL assignment warning at eggs.v(80): truncated value with size 32 to match size of target (10)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eggs.v(195) " "Verilog HDL assignment warning at eggs.v(195): truncated value with size 32 to match size of target (7)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 eggs.v(212) " "Verilog HDL assignment warning at eggs.v(212): truncated value with size 32 to match size of target (14)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 eggs.v(229) " "Verilog HDL assignment warning at eggs.v(229): truncated value with size 10 to match size of target (4)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 7 eggs.v(231) " "Verilog HDL assignment warning at eggs.v(231): truncated value with size 10 to match size of target (7)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 eggs.v(240) " "Verilog HDL assignment warning at eggs.v(240): truncated value with size 32 to match size of target (1)" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678190989 "|display_top|eggs:eggs_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_eggs_rom eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit " "Elaborating entity \"MK9_eggs_rom\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\"" {  } { { "../modified/eggs.v" "eggs_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678190998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_eggs_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/eggs_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/eggs_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191006 ""}  } { { "../modified/MK9_eggs_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678191006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efd1 " "Found entity 1: altsyncram_efd1" {  } { { "db/altsyncram_efd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_efd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678191075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678191075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efd1 eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\|altsyncram_efd1:auto_generated " "Elaborating entity \"altsyncram_efd1\" for hierarchy \"eggs:eggs_unit\|MK9_eggs_rom:eggs_rom_unit\|altsyncram:altsyncram_component\|altsyncram_efd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:score_display_unit " "Elaborating entity \"score_display\" for hierarchy \"score_display:score_display_unit\"" {  } { { "../modified/display_top.v" "score_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191079 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 score_display.v(56) " "Verilog HDL assignment warning at score_display.v(56): truncated value with size 32 to match size of target (17)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191080 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(108) " "Verilog HDL assignment warning at score_display.v(108): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191081 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(109) " "Verilog HDL assignment warning at score_display.v(109): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191082 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(117) " "Verilog HDL assignment warning at score_display.v(117): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191082 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(118) " "Verilog HDL assignment warning at score_display.v(118): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191082 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(126) " "Verilog HDL assignment warning at score_display.v(126): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191083 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(127) " "Verilog HDL assignment warning at score_display.v(127): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191083 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 score_display.v(135) " "Verilog HDL assignment warning at score_display.v(135): truncated value with size 32 to match size of target (4)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191083 "|display_top|score_display:score_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 score_display.v(136) " "Verilog HDL assignment warning at score_display.v(136): truncated value with size 32 to match size of target (8)" {  } { { "../modified/score_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191083 "|display_top|score_display:score_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2bcd score_display:score_display_unit\|binary2bcd:bcd_unit " "Elaborating entity \"binary2bcd\" for hierarchy \"score_display:score_display_unit\|binary2bcd:bcd_unit\"" {  } { { "../modified/score_display.v" "bcd_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191095 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(85) " "Verilog HDL assignment warning at binary2bcd.v(85): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191096 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(95) " "Verilog HDL assignment warning at binary2bcd.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191096 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(96) " "Verilog HDL assignment warning at binary2bcd.v(96): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191096 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(97) " "Verilog HDL assignment warning at binary2bcd.v(97): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191096 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binary2bcd.v(98) " "Verilog HDL assignment warning at binary2bcd.v(98): truncated value with size 32 to match size of target (4)" {  } { { "../original/binary2bcd.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191096 "|display_top|score_display:score_display_unit|binary2bcd:bcd_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_numbers_rom score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit " "Elaborating entity \"MK9_numbers_rom\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\"" {  } { { "../modified/score_display.v" "numbers_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_numbers_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/numbers_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/numbers_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191113 ""}  } { { "../modified/MK9_numbers_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678191113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ood1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ood1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ood1 " "Found entity 1: altsyncram_ood1" {  } { { "db/altsyncram_ood1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_ood1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678191162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678191162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ood1 score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\|altsyncram_ood1:auto_generated " "Elaborating entity \"altsyncram_ood1\" for hierarchy \"score_display:score_display_unit\|MK9_numbers_rom:numbers_rom_unit\|altsyncram:altsyncram_component\|altsyncram_ood1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hearts_display hearts_display:hearts_display_unit " "Elaborating entity \"hearts_display\" for hierarchy \"hearts_display:hearts_display_unit\"" {  } { { "../modified/display_top.v" "hearts_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191165 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(32) " "Verilog HDL assignment warning at hearts_display.v(32): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(34) " "Verilog HDL assignment warning at hearts_display.v(34): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(36) " "Verilog HDL assignment warning at hearts_display.v(36): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(44) " "Verilog HDL assignment warning at hearts_display.v(44): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(46) " "Verilog HDL assignment warning at hearts_display.v(46): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(48) " "Verilog HDL assignment warning at hearts_display.v(48): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191167 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 hearts_display.v(57) " "Verilog HDL assignment warning at hearts_display.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191168 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 hearts_display.v(59) " "Verilog HDL assignment warning at hearts_display.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191168 "|display_top|hearts_display:hearts_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 hearts_display.v(61) " "Verilog HDL assignment warning at hearts_display.v(61): truncated value with size 10 to match size of target (5)" {  } { { "../modified/hearts_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191168 "|display_top|hearts_display:hearts_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_hearts_rom hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit " "Elaborating entity \"MK9_hearts_rom\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\"" {  } { { "../modified/hearts_display.v" "hearts_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_hearts_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/hearts_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/hearts_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191190 ""}  } { { "../modified/MK9_hearts_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678191190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjd1 " "Found entity 1: altsyncram_gjd1" {  } { { "db/altsyncram_gjd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_gjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678191239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678191239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjd1 hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\|altsyncram_gjd1:auto_generated " "Elaborating entity \"altsyncram_gjd1\" for hierarchy \"hearts_display:hearts_display_unit\|MK9_hearts_rom:hearts_rom_unit\|altsyncram:altsyncram_component\|altsyncram_gjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_state_machine game_state_machine:game_FSM " "Elaborating entity \"game_state_machine\" for hierarchy \"game_state_machine:game_FSM\"" {  } { { "../modified/display_top.v" "game_FSM" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191243 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 game_state_machine.v(69) " "Verilog HDL assignment warning at game_state_machine.v(69): truncated value with size 32 to match size of target (28)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191244 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_state_machine.v(90) " "Verilog HDL assignment warning at game_state_machine.v(90): truncated value with size 32 to match size of target (2)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191244 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_state_machine.v(96) " "Verilog HDL assignment warning at game_state_machine.v(96): truncated value with size 32 to match size of target (2)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191245 "|display_top|game_state_machine:game_FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 game_state_machine.v(106) " "Verilog HDL assignment warning at game_state_machine.v(106): truncated value with size 32 to match size of target (28)" {  } { { "../original/game_state_machine.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191245 "|display_top|game_state_machine:game_FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logo_display game_logo_display:game_logo_display_unit " "Elaborating entity \"game_logo_display\" for hierarchy \"game_logo_display:game_logo_display_unit\"" {  } { { "../modified/display_top.v" "game_logo_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game_logo_display.v(13) " "Verilog HDL assignment warning at game_logo_display.v(13): truncated value with size 32 to match size of target (4)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191246 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_logo_display.v(14) " "Verilog HDL assignment warning at game_logo_display.v(14): truncated value with size 32 to match size of target (8)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191246 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 game_logo_display.v(24) " "Verilog HDL assignment warning at game_logo_display.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../modified/game_logo_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191246 "|display_top|game_logo_display:game_logo_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_game_logo_small_2_rom game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit " "Elaborating entity \"MK9_game_logo_small_2_rom\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\"" {  } { { "../modified/game_logo_display.v" "game_logo_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/game_logo_rom_small_2.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/game_logo_rom_small_2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191267 ""}  } { { "../modified/MK9_game_logo_small_2_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678191267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oe1 " "Found entity 1: altsyncram_1oe1" {  } { { "db/altsyncram_1oe1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_1oe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678191314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678191314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oe1 game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\|altsyncram_1oe1:auto_generated " "Elaborating entity \"altsyncram_1oe1\" for hierarchy \"game_logo_display:game_logo_display_unit\|MK9_game_logo_small_2_rom:game_logo_rom_unit\|altsyncram:altsyncram_component\|altsyncram_1oe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_display gameover_display:gameover_display_unit " "Elaborating entity \"gameover_display\" for hierarchy \"gameover_display:gameover_display_unit\"" {  } { { "../modified/display_top.v" "gameover_display_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191319 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gameover_display.v(12) " "Verilog HDL assignment warning at gameover_display.v(12): truncated value with size 32 to match size of target (4)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191320 "|display_top|gameover_display:gameover_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 gameover_display.v(13) " "Verilog HDL assignment warning at gameover_display.v(13): truncated value with size 32 to match size of target (7)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191320 "|display_top|gameover_display:gameover_display_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 gameover_display.v(16) " "Verilog HDL assignment warning at gameover_display.v(16): truncated value with size 32 to match size of target (1)" {  } { { "../modified/gameover_display.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1547678191320 "|display_top|gameover_display:gameover_display_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MK9_gameover_rom gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit " "Elaborating entity \"MK9_gameover_rom\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\"" {  } { { "../modified/gameover_display.v" "gameover_rom_unit" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_gameover_rom.v" "altsyncram_component" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\"" {  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../rom_conversion/mif/gameover_rom.mif " "Parameter \"init_file\" = \"../rom_conversion/mif/gameover_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1547678191343 ""}  } { { "../modified/MK9_gameover_rom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1547678191343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usd1 " "Found entity 1: altsyncram_usd1" {  } { { "db/altsyncram_usd1.tdf" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_usd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547678191392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678191392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_usd1 gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\|altsyncram_usd1:auto_generated " "Elaborating entity \"altsyncram_usd1\" for hierarchy \"gameover_display:gameover_display_unit\|MK9_gameover_rom:gameover_rom_unit\|altsyncram:altsyncram_component\|altsyncram_usd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678191392 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1547678194938 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 44 -1 0 } } { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 69 -1 0 } } { "../modified/yoshi_sprite.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v" 49 -1 0 } } { "../modified/eggs.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v" 26 -1 0 } } { "../original/grounded.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v" 39 -1 0 } } { "../modified/ghost_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v" 43 -1 0 } } { "../modified/ghost_bottom.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1547678195012 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1547678195012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sseg\[7\] GND " "Pin \"sseg\[7\]\" is stuck at GND" {  } { { "../modified/display_top.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1547678198303 "|display_top|sseg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1547678198303 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547678198541 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1547678201909 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678202168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "YoshiGame.sdc " "Synopsys Design Constraints File file not found: 'YoshiGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Analysis & Synthesis" 0 -1 1547678202651 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1547678202652 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Analysis & Synthesis" 0 -1 1547678202667 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout " "Cell: ghost_bottom_unit\|Add0~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_bottom_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_bottom_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_bottom_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_bottom_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_bottom_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_bottom_unit\|LessThan2~1  from: datab  to: combout " "Cell: ghost_bottom_unit\|LessThan2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout " "Cell: ghost_crazy_unit\|Add0~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Add0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~11  from: datad  to: combout " "Cell: ghost_crazy_unit\|Equal0~11  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~12  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout " "Cell: ghost_crazy_unit\|Equal0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|Equal0~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|Equal0~8  from: dataa  to: combout " "Cell: ghost_crazy_unit\|Equal0~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~4  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~4  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~5  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~6  from: dataa  to: combout " "Cell: ghost_crazy_unit\|LessThan2~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_crazy_unit\|LessThan2~6  from: datab  to: combout " "Cell: ghost_crazy_unit\|LessThan2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout " "Cell: ghost_top_unit\|Equal0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout " "Cell: ghost_top_unit\|Equal0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout " "Cell: ghost_top_unit\|Equal0~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout " "Cell: ghost_top_unit\|LessThan2~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1547678202683 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Analysis & Synthesis" 0 -1 1547678202683 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678202703 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678202704 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1547678202706 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1547678202706 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 eggs:eggs_unit\|score_reg\[10\] " "   1.000 eggs:eggs_unit\|score_reg\[10\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   9.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  39.999 pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1547678202706 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678202706 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678202884 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1547678204103 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678204108 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 2955 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2955 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1547678205137 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678205144 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "top 24 " "Ignored 24 assignments for entity \"top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1547678205254 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1547678205254 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg " "Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678205435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547678205794 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547678205794 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3606 " "Implemented 3606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547678206152 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547678206152 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3441 " "Implemented 3441 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547678206152 ""} { "Info" "ICUT_CUT_TM_RAMS" "133 " "Implemented 133 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1547678206152 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1547678206152 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547678206152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1058 " "Peak virtual memory: 1058 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547678206187 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 16 23:36:46 2019 " "Processing ended: Wed Jan 16 23:36:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547678206187 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547678206187 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547678206187 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547678206187 ""}
