<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › mtrr › generic.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>generic.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This only handles 32bit MTRR on 32bit hosts. This is strictly wrong</span>
<span class="cm"> * because MTRRs can span up to 40 bits (36bits on most modern x86)</span>
<span class="cm"> */</span>
<span class="cp">#define DEBUG</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>

<span class="cp">#include &lt;asm/processor-flags.h&gt;</span>
<span class="cp">#include &lt;asm/cpufeature.h&gt;</span>
<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/mtrr.h&gt;</span>
<span class="cp">#include &lt;asm/msr.h&gt;</span>
<span class="cp">#include &lt;asm/pat.h&gt;</span>

<span class="cp">#include &quot;mtrr.h&quot;</span>

<span class="k">struct</span> <span class="n">fixed_range_block</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">base_msr</span><span class="p">;</span>		<span class="cm">/* start address of an MTRR block */</span>
	<span class="kt">int</span> <span class="n">ranges</span><span class="p">;</span>		<span class="cm">/* number of MTRRs in this block  */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">fixed_range_block</span> <span class="n">fixed_range_blocks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">MSR_MTRRfix64K_00000</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span> <span class="cm">/* one   64k MTRR  */</span>
	<span class="p">{</span> <span class="n">MSR_MTRRfix16K_80000</span><span class="p">,</span> <span class="mi">2</span> <span class="p">},</span> <span class="cm">/* two   16k MTRRs */</span>
	<span class="p">{</span> <span class="n">MSR_MTRRfix4K_C0000</span><span class="p">,</span>  <span class="mi">8</span> <span class="p">},</span> <span class="cm">/* eight  4k MTRRs */</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">smp_changes_mask</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">mtrr_state_set</span><span class="p">;</span>
<span class="n">u64</span> <span class="n">mtrr_tom2</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">mtrr_state_type</span> <span class="n">mtrr_state</span><span class="p">;</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * BIOS is expected to clear MtrrFixDramModEn bit, see for example</span>
<span class="cm"> * &quot;BIOS and Kernel Developer&#39;s Guide for the AMD Athlon 64 and AMD</span>
<span class="cm"> * Opteron Processors&quot; (26094 Rev. 3.30 February 2006), section</span>
<span class="cm"> * &quot;13.2.1.2 SYSCFG Register&quot;: &quot;The MtrrFixDramModEn bit should be set</span>
<span class="cm"> * to 1 during BIOS initalization of the fixed MTRRs, then cleared to</span>
<span class="cm"> * 0 for operation.&quot;</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">k8_check_syscfg_dram_mod_en</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span> <span class="o">==</span> <span class="n">X86_VENDOR_AMD</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	      <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">&gt;=</span> <span class="mh">0x0f</span><span class="p">)))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_K8_SYSCFG</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">K8_MTRRFIXRANGE_DRAM_MODIFY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="n">FW_WARN</span> <span class="s">&quot;MTRR: CPU %u: SYSCFG[MtrrFixDramModEn]&quot;</span>
		       <span class="s">&quot; not cleared by BIOS, clearing this bit</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">smp_processor_id</span><span class="p">());</span>
		<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">K8_MTRRFIXRANGE_DRAM_MODIFY</span><span class="p">;</span>
		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MSR_K8_SYSCFG</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Get the size of contiguous MTRR range */</span>
<span class="k">static</span> <span class="n">u64</span> <span class="nf">get_mtrr_size</span><span class="p">(</span><span class="n">u64</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">size</span><span class="p">;</span>

	<span class="n">mask</span> <span class="o">&gt;&gt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">mask</span> <span class="o">|=</span> <span class="n">size_or_mask</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">=</span> <span class="o">-</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">size</span> <span class="o">&lt;&lt;=</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">size</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Check and return the effective type for MTRR-MTRR type overlap.</span>
<span class="cm"> * Returns 1 if the effective type is UNCACHEABLE, else returns 0</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">check_type_overlap</span><span class="p">(</span><span class="n">u8</span> <span class="o">*</span><span class="n">prev</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">curr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">prev</span> <span class="o">==</span> <span class="n">MTRR_TYPE_UNCACHABLE</span> <span class="o">||</span> <span class="o">*</span><span class="n">curr</span> <span class="o">==</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">prev</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
		<span class="o">*</span><span class="n">curr</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">prev</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRBACK</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">curr</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRTHROUGH</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="o">*</span><span class="n">prev</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRTHROUGH</span> <span class="o">&amp;&amp;</span> <span class="o">*</span><span class="n">curr</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRBACK</span><span class="p">))</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">prev</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRTHROUGH</span><span class="p">;</span>
		<span class="o">*</span><span class="n">curr</span> <span class="o">=</span> <span class="n">MTRR_TYPE_WRTHROUGH</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">prev</span> <span class="o">!=</span> <span class="o">*</span><span class="n">curr</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">prev</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
		<span class="o">*</span><span class="n">curr</span> <span class="o">=</span> <span class="n">MTRR_TYPE_UNCACHABLE</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Error/Semi-error returns:</span>
<span class="cm"> * 0xFF - when MTRR is not enabled</span>
<span class="cm"> * *repeat == 1 implies [start:end] spanned across MTRR range and type returned</span>
<span class="cm"> *		corresponds only to [start:*partial_end].</span>
<span class="cm"> *		Caller has to lookup again for [*partial_end:end].</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u8</span> <span class="nf">__mtrr_type_lookup</span><span class="p">(</span><span class="n">u64</span> <span class="n">start</span><span class="p">,</span> <span class="n">u64</span> <span class="n">end</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">partial_end</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">repeat</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">prev_match</span><span class="p">,</span> <span class="n">curr_match</span><span class="p">;</span>

	<span class="o">*</span><span class="n">repeat</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mtrr_state_set</span><span class="p">)</span>
		<span class="k">return</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="k">return</span> <span class="mh">0xFF</span><span class="p">;</span>

	<span class="cm">/* Make end inclusive end, instead of exclusive */</span>
	<span class="n">end</span><span class="o">--</span><span class="p">;</span>

	<span class="cm">/* Look in fixed ranges. Just return the type as per start */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">have_fixed</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="mh">0x100000</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">idx</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="mh">0x80000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">idx</span> <span class="o">+=</span> <span class="p">(</span><span class="n">start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="mh">0xC0000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">idx</span> <span class="o">+=</span> <span class="p">((</span><span class="n">start</span> <span class="o">-</span> <span class="mh">0x80000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">14</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&lt;</span> <span class="mh">0x1000000</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">idx</span> <span class="o">=</span> <span class="mi">3</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>
			<span class="n">idx</span> <span class="o">+=</span> <span class="p">((</span><span class="n">start</span> <span class="o">-</span> <span class="mh">0xC0000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">[</span><span class="n">idx</span><span class="p">];</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Look in variable ranges</span>
<span class="cm">	 * Look of multiple ranges matching this address and pick type</span>
<span class="cm">	 * as per MTRR precedence</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="mi">2</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span><span class="p">;</span>

	<span class="n">prev_match</span> <span class="o">=</span> <span class="mh">0xFF</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_var_ranges</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">short</span> <span class="n">start_state</span><span class="p">,</span> <span class="n">end_state</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_lo</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">)))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">base</span> <span class="o">=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_hi</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">+</span>
		       <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_lo</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="p">(((</span><span class="n">u64</span><span class="p">)</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_hi</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)</span> <span class="o">+</span>
		       <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_lo</span> <span class="o">&amp;</span> <span class="n">PAGE_MASK</span><span class="p">);</span>

		<span class="n">start_state</span> <span class="o">=</span> <span class="p">((</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">));</span>
		<span class="n">end_state</span> <span class="o">=</span> <span class="p">((</span><span class="n">end</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">==</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">start_state</span> <span class="o">!=</span> <span class="n">end_state</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * We have start:end spanning across an MTRR.</span>
<span class="cm">			 * We split the region into</span>
<span class="cm">			 * either</span>
<span class="cm">			 * (start:mtrr_end) (mtrr_end:end)</span>
<span class="cm">			 * or</span>
<span class="cm">			 * (start:mtrr_start) (mtrr_start:end)</span>
<span class="cm">			 * depending on kind of overlap.</span>
<span class="cm">			 * Return the type for first region and a pointer to</span>
<span class="cm">			 * the start of second region so that caller will</span>
<span class="cm">			 * lookup again on the second region.</span>
<span class="cm">			 * Note: This way we handle multiple overlaps as well.</span>
<span class="cm">			 */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">start_state</span><span class="p">)</span>
				<span class="o">*</span><span class="n">partial_end</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">get_mtrr_size</span><span class="p">(</span><span class="n">mask</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="o">*</span><span class="n">partial_end</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">*</span><span class="n">partial_end</span> <span class="o">&lt;=</span> <span class="n">start</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
				<span class="o">*</span><span class="n">partial_end</span> <span class="o">=</span> <span class="n">start</span> <span class="o">+</span> <span class="n">PAGE_SIZE</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">end</span> <span class="o">=</span> <span class="o">*</span><span class="n">partial_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span> <span class="cm">/* end is inclusive */</span>
			<span class="o">*</span><span class="n">repeat</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">start</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="n">mask</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">curr_match</span> <span class="o">=</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_lo</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">prev_match</span> <span class="o">==</span> <span class="mh">0xFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">prev_match</span> <span class="o">=</span> <span class="n">curr_match</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">check_type_overlap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prev_match</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">curr_match</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">curr_match</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_tom2</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">start</span> <span class="o">&gt;=</span> <span class="p">(</span><span class="mi">1ULL</span><span class="o">&lt;&lt;</span><span class="mi">32</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">end</span> <span class="o">&lt;</span> <span class="n">mtrr_tom2</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">MTRR_TYPE_WRBACK</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">prev_match</span> <span class="o">!=</span> <span class="mh">0xFF</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">prev_match</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Returns the effective MTRR type for the region</span>
<span class="cm"> * Error return:</span>
<span class="cm"> * 0xFF - when MTRR is not enabled</span>
<span class="cm"> */</span>
<span class="n">u8</span> <span class="nf">mtrr_type_lookup</span><span class="p">(</span><span class="n">u64</span> <span class="n">start</span><span class="p">,</span> <span class="n">u64</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">type</span><span class="p">,</span> <span class="n">prev_type</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">repeat</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">partial_end</span><span class="p">;</span>

	<span class="n">type</span> <span class="o">=</span> <span class="n">__mtrr_type_lookup</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">partial_end</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">repeat</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Common path is with repeat = 0.</span>
<span class="cm">	 * However, we can have cases where [start:end] spans across some</span>
<span class="cm">	 * MTRR range. Do repeated lookups for that case here.</span>
<span class="cm">	 */</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">repeat</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">prev_type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
		<span class="n">start</span> <span class="o">=</span> <span class="n">partial_end</span><span class="p">;</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">__mtrr_type_lookup</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">end</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">partial_end</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">repeat</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">check_type_overlap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">prev_type</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">type</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">type</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">type</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Get the MSR pair relating to a var range */</span>
<span class="k">static</span> <span class="kt">void</span>
<span class="nf">get_mtrr_var_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mtrr_var_range</span> <span class="o">*</span><span class="n">vr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysBase_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_hi</span><span class="p">);</span>
	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_hi</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Fill the MSR pair relating to a var range */</span>
<span class="kt">void</span> <span class="nf">fill_mtrr_var_range</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span>
		<span class="n">u32</span> <span class="n">base_lo</span><span class="p">,</span> <span class="n">u32</span> <span class="n">base_hi</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask_lo</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask_hi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtrr_var_range</span> <span class="o">*</span><span class="n">vr</span><span class="p">;</span>

	<span class="n">vr</span> <span class="o">=</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">;</span>

	<span class="n">vr</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">base_lo</span> <span class="o">=</span> <span class="n">base_lo</span><span class="p">;</span>
	<span class="n">vr</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">base_hi</span> <span class="o">=</span> <span class="n">base_hi</span><span class="p">;</span>
	<span class="n">vr</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">mask_lo</span> <span class="o">=</span> <span class="n">mask_lo</span><span class="p">;</span>
	<span class="n">vr</span><span class="p">[</span><span class="n">index</span><span class="p">].</span><span class="n">mask_hi</span> <span class="o">=</span> <span class="n">mask_hi</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">get_fixed_ranges</span><span class="p">(</span><span class="n">mtrr_type</span> <span class="o">*</span><span class="n">frs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">frs</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">k8_check_syscfg_dram_mod_en</span><span class="p">();</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRfix64K_00000</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">p</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRfix16K_80000</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="mi">2</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">],</span> <span class="n">p</span><span class="p">[</span><span class="mi">3</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">]);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRfix4K_C0000</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span> <span class="n">p</span><span class="p">[</span><span class="mi">6</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">],</span> <span class="n">p</span><span class="p">[</span><span class="mi">7</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">]);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">mtrr_save_fixed_ranges</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_mtrr</span><span class="p">)</span>
		<span class="n">get_fixed_ranges</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="n">__initdata</span> <span class="n">last_fixed_start</span><span class="p">;</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="n">__initdata</span> <span class="n">last_fixed_end</span><span class="p">;</span>
<span class="k">static</span> <span class="n">mtrr_type</span> <span class="n">__initdata</span> <span class="n">last_fixed_type</span><span class="p">;</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">print_fixed_last</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">last_fixed_end</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;  %05X-%05X %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">last_fixed_start</span><span class="p">,</span>
		 <span class="n">last_fixed_end</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">mtrr_attrib_to_str</span><span class="p">(</span><span class="n">last_fixed_type</span><span class="p">));</span>

	<span class="n">last_fixed_end</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">update_fixed_last</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">end</span><span class="p">,</span>
				     <span class="n">mtrr_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">last_fixed_start</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">last_fixed_end</span> <span class="o">=</span> <span class="n">end</span><span class="p">;</span>
	<span class="n">last_fixed_type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span>
<span class="nf">print_fixed</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">step</span><span class="p">,</span> <span class="k">const</span> <span class="n">mtrr_type</span> <span class="o">*</span><span class="n">types</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">,</span> <span class="o">++</span><span class="n">types</span><span class="p">,</span> <span class="n">base</span> <span class="o">+=</span> <span class="n">step</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">last_fixed_end</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">update_fixed_last</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">step</span><span class="p">,</span> <span class="o">*</span><span class="n">types</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">last_fixed_end</span> <span class="o">==</span> <span class="n">base</span> <span class="o">&amp;&amp;</span> <span class="n">last_fixed_type</span> <span class="o">==</span> <span class="o">*</span><span class="n">types</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">last_fixed_end</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">step</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* new segments: gap or different type */</span>
		<span class="n">print_fixed_last</span><span class="p">();</span>
		<span class="n">update_fixed_last</span><span class="p">(</span><span class="n">base</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">step</span><span class="p">,</span> <span class="o">*</span><span class="n">types</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">prepare_set</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">post_set</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">print_mtrr_state</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">high_width</span><span class="p">;</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MTRR default type: %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">mtrr_attrib_to_str</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">have_fixed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MTRR fixed ranges %sabled:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="mi">1</span> <span class="o">?</span> <span class="s">&quot;en&quot;</span> <span class="o">:</span> <span class="s">&quot;dis&quot;</span><span class="p">);</span>
		<span class="n">print_fixed</span><span class="p">(</span><span class="mh">0x00000</span><span class="p">,</span> <span class="mh">0x10000</span><span class="p">,</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span> <span class="o">+</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">print_fixed</span><span class="p">(</span><span class="mh">0x80000</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mh">0x20000</span><span class="p">,</span> <span class="mh">0x04000</span><span class="p">,</span>
				    <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span>
			<span class="n">print_fixed</span><span class="p">(</span><span class="mh">0xC0000</span> <span class="o">+</span> <span class="n">i</span> <span class="o">*</span> <span class="mh">0x08000</span><span class="p">,</span> <span class="mh">0x01000</span><span class="p">,</span>
				    <span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span> <span class="o">+</span> <span class="p">(</span><span class="n">i</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>

		<span class="cm">/* tail */</span>
		<span class="n">print_fixed_last</span><span class="p">();</span>
	<span class="p">}</span>
	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;MTRR variable ranges %sabled:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&amp;</span> <span class="mi">2</span> <span class="o">?</span> <span class="s">&quot;en&quot;</span> <span class="o">:</span> <span class="s">&quot;dis&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">size_or_mask</span> <span class="o">&amp;</span> <span class="mh">0xffffffffUL</span><span class="p">)</span>
		<span class="n">high_width</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">size_or_mask</span> <span class="o">&amp;</span> <span class="mh">0xffffffffUL</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">high_width</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">size_or_mask</span><span class="o">&gt;&gt;</span><span class="mi">32</span><span class="p">)</span> <span class="o">+</span> <span class="mi">32</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">high_width</span> <span class="o">=</span> <span class="p">(</span><span class="n">high_width</span> <span class="o">-</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">3</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_var_ranges</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_lo</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">))</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;  %u base %0*X%05X000 mask %0*X%05X000 %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">i</span><span class="p">,</span>
				 <span class="n">high_width</span><span class="p">,</span>
				 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_hi</span><span class="p">,</span>
				 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_lo</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span>
				 <span class="n">high_width</span><span class="p">,</span>
				 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_hi</span><span class="p">,</span>
				 <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask_lo</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">,</span>
				 <span class="n">mtrr_attrib_to_str</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">base_lo</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">));</span>
		<span class="k">else</span>
			<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;  %u disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_tom2</span><span class="p">)</span>
		<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;TOM2: %016llx aka %lldM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">mtrr_tom2</span><span class="p">,</span> <span class="n">mtrr_tom2</span><span class="o">&gt;&gt;</span><span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Grab all of the MTRR state for this CPU into *state */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">get_mtrr_state</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">mtrr_var_range</span> <span class="o">*</span><span class="n">vrs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">lo</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">vrs</span> <span class="o">=</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRcap</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">dummy</span><span class="p">);</span>
	<span class="n">mtrr_state</span><span class="p">.</span><span class="n">have_fixed</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_var_ranges</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">get_mtrr_var_range</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vrs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">have_fixed</span><span class="p">)</span>
		<span class="n">get_fixed_ranges</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">);</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRdefType</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">dummy</span><span class="p">);</span>
	<span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xc00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">amd_special_default_mtrr</span><span class="p">())</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">;</span>

		<span class="cm">/* TOP_MEM2 */</span>
		<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_K8_TOP_MEM2</span><span class="p">,</span> <span class="n">low</span><span class="p">,</span> <span class="n">high</span><span class="p">);</span>
		<span class="n">mtrr_tom2</span> <span class="o">=</span> <span class="n">high</span><span class="p">;</span>
		<span class="n">mtrr_tom2</span> <span class="o">&lt;&lt;=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">mtrr_tom2</span> <span class="o">|=</span> <span class="n">low</span><span class="p">;</span>
		<span class="n">mtrr_tom2</span> <span class="o">&amp;=</span> <span class="mh">0xffffff800000ULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">print_mtrr_state</span><span class="p">();</span>

	<span class="n">mtrr_state_set</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* PAT setup for BP. We need to go through sync steps here */</span>
	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">prepare_set</span><span class="p">();</span>

	<span class="n">pat_init</span><span class="p">();</span>

	<span class="n">post_set</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Some BIOS&#39;s are messed up and don&#39;t set all MTRRs the same! */</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">mtrr_state_warn</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span> <span class="o">=</span> <span class="n">smp_changes_mask</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mask</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="n">MTRR_CHANGE_MASK_FIXED</span><span class="p">)</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: your CPUs had inconsistent fixed MTRR settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="n">MTRR_CHANGE_MASK_VARIABLE</span><span class="p">)</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: your CPUs had inconsistent variable MTRR settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="n">MTRR_CHANGE_MASK_DEFTYPE</span><span class="p">)</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: your CPUs had inconsistent MTRRdefType settings</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;mtrr: probably your BIOS does not setup all CPUs.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;mtrr: corrected configuration.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Doesn&#39;t attempt to pass an error out to MTRR users</span>
<span class="cm"> * because it&#39;s quite complicated in some cases and probably not</span>
<span class="cm"> * worth it because the best error handling is to ignore it.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">mtrr_wrmsr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">msr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">a</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">b</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wrmsr_safe</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
			<span class="s">&quot;MTRR: CPU %u: Writing MSR %x to %x:%x failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">smp_processor_id</span><span class="p">(),</span> <span class="n">msr</span><span class="p">,</span> <span class="n">a</span><span class="p">,</span> <span class="n">b</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * set_fixed_range - checks &amp; updates a fixed-range MTRR if it</span>
<span class="cm"> *		     differs from the value it should have</span>
<span class="cm"> * @msr: MSR address of the MTTR which should be checked and updated</span>
<span class="cm"> * @changed: pointer which indicates whether the MTRR needed to be changed</span>
<span class="cm"> * @msrwords: pointer to the MSR values which the MSR should have</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">set_fixed_range</span><span class="p">(</span><span class="kt">int</span> <span class="n">msr</span><span class="p">,</span> <span class="n">bool</span> <span class="o">*</span><span class="n">changed</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="n">msrwords</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">!=</span> <span class="n">msrwords</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span> <span class="n">hi</span> <span class="o">!=</span> <span class="n">msrwords</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">msr</span><span class="p">,</span> <span class="n">msrwords</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="n">msrwords</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
		<span class="o">*</span><span class="n">changed</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * generic_get_free_region - Get a free MTRR.</span>
<span class="cm"> * @base: The starting (base) address of the region.</span>
<span class="cm"> * @size: The size (in bytes) of the region.</span>
<span class="cm"> * @replace_reg: mtrr index to be replaced; set to invalid value if none.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns: The index of the region on success, else negative on error.</span>
<span class="cm"> */</span>
<span class="kt">int</span>
<span class="nf">generic_get_free_region</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">replace_reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lbase</span><span class="p">,</span> <span class="n">lsize</span><span class="p">;</span>
	<span class="n">mtrr_type</span> <span class="n">ltype</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">max</span><span class="p">;</span>

	<span class="n">max</span> <span class="o">=</span> <span class="n">num_var_ranges</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">replace_reg</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">replace_reg</span> <span class="o">&lt;</span> <span class="n">max</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">replace_reg</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">max</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mtrr_if</span><span class="o">-&gt;</span><span class="n">get</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lbase</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lsize</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ltype</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lsize</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">generic_get_mtrr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">base</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">size</span><span class="p">,</span> <span class="n">mtrr_type</span> <span class="o">*</span><span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask_lo</span><span class="p">,</span> <span class="n">mask_hi</span><span class="p">,</span> <span class="n">base_lo</span><span class="p">,</span> <span class="n">base_hi</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * get_mtrr doesn&#39;t need to update mtrr_state, also it could be called</span>
<span class="cm">	 * from any cpu, so try to print it out directly.</span>
<span class="cm">	 */</span>
	<span class="n">get_cpu</span><span class="p">();</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">reg</span><span class="p">),</span> <span class="n">mask_lo</span><span class="p">,</span> <span class="n">mask_hi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">mask_lo</span> <span class="o">&amp;</span> <span class="mh">0x800</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*  Invalid (i.e. free) range */</span>
		<span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="o">*</span><span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_put_cpu</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysBase_MSR</span><span class="p">(</span><span class="n">reg</span><span class="p">),</span> <span class="n">base_lo</span><span class="p">,</span> <span class="n">base_hi</span><span class="p">);</span>

	<span class="cm">/* Work out the shifted address mask: */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">mask_hi</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask_lo</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="n">mask_lo</span> <span class="o">=</span> <span class="n">size_or_mask</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* Expand tmp with high bits to all 1s: */</span>
	<span class="n">hi</span> <span class="o">=</span> <span class="n">fls</span><span class="p">(</span><span class="n">tmp</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hi</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="p">(</span><span class="n">hi</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">!=</span> <span class="n">mask_lo</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;mtrr: your BIOS has configured an incorrect mask, fixing it.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">add_taint</span><span class="p">(</span><span class="n">TAINT_FIRMWARE_WORKAROUND</span><span class="p">);</span>
			<span class="n">mask_lo</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * This works correctly if size is a power of two, i.e. a</span>
<span class="cm">	 * contiguous range:</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">size</span> <span class="o">=</span> <span class="o">-</span><span class="n">mask_lo</span><span class="p">;</span>
	<span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">base_hi</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">)</span> <span class="o">|</span> <span class="n">base_lo</span> <span class="o">&gt;&gt;</span> <span class="n">PAGE_SHIFT</span><span class="p">;</span>
	<span class="o">*</span><span class="n">type</span> <span class="o">=</span> <span class="n">base_lo</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

<span class="nl">out_put_cpu:</span>
	<span class="n">put_cpu</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * set_fixed_ranges - checks &amp; updates the fixed-range MTRRs if they</span>
<span class="cm"> *		      differ from the saved set</span>
<span class="cm"> * @frs: pointer to fixed-range MTRR values, saved by get_fixed_ranges()</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">set_fixed_ranges</span><span class="p">(</span><span class="n">mtrr_type</span> <span class="o">*</span><span class="n">frs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="o">*</span><span class="n">saved</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">frs</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">changed</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">block</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">range</span><span class="p">;</span>

	<span class="n">k8_check_syscfg_dram_mod_en</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">fixed_range_blocks</span><span class="p">[</span><span class="o">++</span><span class="n">block</span><span class="p">].</span><span class="n">ranges</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">range</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">range</span> <span class="o">&lt;</span> <span class="n">fixed_range_blocks</span><span class="p">[</span><span class="n">block</span><span class="p">].</span><span class="n">ranges</span><span class="p">;</span> <span class="n">range</span><span class="o">++</span><span class="p">)</span>
			<span class="n">set_fixed_range</span><span class="p">(</span><span class="n">fixed_range_blocks</span><span class="p">[</span><span class="n">block</span><span class="p">].</span><span class="n">base_msr</span> <span class="o">+</span> <span class="n">range</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">changed</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="o">*</span><span class="p">)</span><span class="n">saved</span><span class="o">++</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">changed</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Set the MSR pair relating to a var range.</span>
<span class="cm"> * Returns true if changes are made.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">bool</span> <span class="nf">set_mtrr_var_ranges</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">index</span><span class="p">,</span> <span class="k">struct</span> <span class="n">mtrr_var_range</span> <span class="o">*</span><span class="n">vr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">changed</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysBase_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_lo</span> <span class="o">&amp;</span> <span class="mh">0xfffff0ffUL</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfffff0ffUL</span><span class="p">)</span>
	    <span class="o">||</span> <span class="p">(</span><span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_hi</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">size_and_mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">)))</span> <span class="o">!=</span>
		<span class="p">(</span><span class="n">hi</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">size_and_mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">))))</span> <span class="p">{</span>

		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MTRRphysBase_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_hi</span><span class="p">);</span>
		<span class="n">changed</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">lo</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_lo</span> <span class="o">&amp;</span> <span class="mh">0xfffff800UL</span><span class="p">)</span> <span class="o">!=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfffff800UL</span><span class="p">)</span>
	    <span class="o">||</span> <span class="p">(</span><span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_hi</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">size_and_mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">)))</span> <span class="o">!=</span>
		<span class="p">(</span><span class="n">hi</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">size_and_mask</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">))))</span> <span class="p">{</span>
		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">index</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_hi</span><span class="p">);</span>
		<span class="n">changed</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">changed</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">deftype_lo</span><span class="p">,</span> <span class="n">deftype_hi</span><span class="p">;</span>

<span class="cm">/**</span>
<span class="cm"> * set_mtrr_state - Set the MTRR state for this CPU.</span>
<span class="cm"> *</span>
<span class="cm"> * NOTE: The CPU must already be in a safe state for MTRR changes.</span>
<span class="cm"> * RETURNS: 0 if no changes made, else a mask indicating what was changed.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">set_mtrr_state</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">change_mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_var_ranges</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">set_mtrr_var_ranges</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">i</span><span class="p">]))</span>
			<span class="n">change_mask</span> <span class="o">|=</span> <span class="n">MTRR_CHANGE_MASK_VARIABLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">have_fixed</span> <span class="o">&amp;&amp;</span> <span class="n">set_fixed_ranges</span><span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">fixed_ranges</span><span class="p">))</span>
		<span class="n">change_mask</span> <span class="o">|=</span> <span class="n">MTRR_CHANGE_MASK_FIXED</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set_mtrr_restore restores the old value of MTRRdefType,</span>
<span class="cm">	 * so to set it we fiddle with the saved value:</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">deftype_lo</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span>
	    <span class="o">||</span> <span class="p">((</span><span class="n">deftype_lo</span> <span class="o">&amp;</span> <span class="mh">0xc00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">!=</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>

		<span class="n">deftype_lo</span> <span class="o">=</span> <span class="p">(</span><span class="n">deftype_lo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xcff</span><span class="p">)</span> <span class="o">|</span> <span class="n">mtrr_state</span><span class="p">.</span><span class="n">def_type</span> <span class="o">|</span>
			     <span class="p">(</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">enabled</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span>
		<span class="n">change_mask</span> <span class="o">|=</span> <span class="n">MTRR_CHANGE_MASK_DEFTYPE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">change_mask</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cr4</span><span class="p">;</span>
<span class="k">static</span> <span class="n">DEFINE_RAW_SPINLOCK</span><span class="p">(</span><span class="n">set_atomicity_lock</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Since we are disabling the cache don&#39;t allow any interrupts,</span>
<span class="cm"> * they would run extremely slow and would only increase the pain.</span>
<span class="cm"> *</span>
<span class="cm"> * The caller must ensure that local interrupts are disabled and</span>
<span class="cm"> * are reenabled after post_set() has been called.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">prepare_set</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">__acquires</span><span class="p">(</span><span class="n">set_atomicity_lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">cr0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Note that this is not ideal</span>
<span class="cm">	 * since the cache is only flushed/disabled for this CPU while the</span>
<span class="cm">	 * MTRRs are changed, but changing this requires more invasive</span>
<span class="cm">	 * changes to the way the kernel boots</span>
<span class="cm">	 */</span>

	<span class="n">raw_spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">set_atomicity_lock</span><span class="p">);</span>

	<span class="cm">/* Enter the no-fill (CD=1, NW=0) cache mode and flush caches. */</span>
	<span class="n">cr0</span> <span class="o">=</span> <span class="n">read_cr0</span><span class="p">()</span> <span class="o">|</span> <span class="n">X86_CR0_CD</span><span class="p">;</span>
	<span class="n">write_cr0</span><span class="p">(</span><span class="n">cr0</span><span class="p">);</span>
	<span class="n">wbinvd</span><span class="p">();</span>

	<span class="cm">/* Save value of CR4 and clear Page Global Enable (bit 7) */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_pge</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cr4</span> <span class="o">=</span> <span class="n">read_cr4</span><span class="p">();</span>
		<span class="n">write_cr4</span><span class="p">(</span><span class="n">cr4</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">X86_CR4_PGE</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Flush all TLBs via a mov %cr3, %reg; mov %reg, %cr3 */</span>
	<span class="n">__flush_tlb</span><span class="p">();</span>

	<span class="cm">/* Save MTRR state */</span>
	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRdefType</span><span class="p">,</span> <span class="n">deftype_lo</span><span class="p">,</span> <span class="n">deftype_hi</span><span class="p">);</span>

	<span class="cm">/* Disable MTRRs, and set the default type to uncached */</span>
	<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MSR_MTRRdefType</span><span class="p">,</span> <span class="n">deftype_lo</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mh">0xcff</span><span class="p">,</span> <span class="n">deftype_hi</span><span class="p">);</span>
	<span class="n">wbinvd</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">post_set</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="n">__releases</span><span class="p">(</span><span class="n">set_atomicity_lock</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Flush TLBs (no need to flush caches - they are disabled) */</span>
	<span class="n">__flush_tlb</span><span class="p">();</span>

	<span class="cm">/* Intel (P6) standard MTRRs */</span>
	<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MSR_MTRRdefType</span><span class="p">,</span> <span class="n">deftype_lo</span><span class="p">,</span> <span class="n">deftype_hi</span><span class="p">);</span>

	<span class="cm">/* Enable caches */</span>
	<span class="n">write_cr0</span><span class="p">(</span><span class="n">read_cr0</span><span class="p">()</span> <span class="o">&amp;</span> <span class="mh">0xbfffffff</span><span class="p">);</span>

	<span class="cm">/* Restore value of CR4 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has_pge</span><span class="p">)</span>
		<span class="n">write_cr4</span><span class="p">(</span><span class="n">cr4</span><span class="p">);</span>
	<span class="n">raw_spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">set_atomicity_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">generic_set_all</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mask</span><span class="p">,</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">prepare_set</span><span class="p">();</span>

	<span class="cm">/* Actually set the state */</span>
	<span class="n">mask</span> <span class="o">=</span> <span class="n">set_mtrr_state</span><span class="p">();</span>

	<span class="cm">/* also set PAT */</span>
	<span class="n">pat_init</span><span class="p">();</span>

	<span class="n">post_set</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Use the atomic bitops to update the global mask */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">count</span> <span class="o">&lt;</span> <span class="k">sizeof</span> <span class="n">mask</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span> <span class="o">++</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mask</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span>
			<span class="n">set_bit</span><span class="p">(</span><span class="n">count</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">smp_changes_mask</span><span class="p">);</span>
		<span class="n">mask</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * generic_set_mtrr - set variable MTRR register on the local CPU.</span>
<span class="cm"> *</span>
<span class="cm"> * @reg: The register to set.</span>
<span class="cm"> * @base: The base address of the region.</span>
<span class="cm"> * @size: The size of the region. If this is 0 the region is disabled.</span>
<span class="cm"> * @type: The type of the region.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns nothing.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">generic_set_mtrr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span>
			     <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span> <span class="n">mtrr_type</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mtrr_var_range</span> <span class="o">*</span><span class="n">vr</span><span class="p">;</span>

	<span class="n">vr</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mtrr_state</span><span class="p">.</span><span class="n">var_ranges</span><span class="p">[</span><span class="n">reg</span><span class="p">];</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">prepare_set</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The invalid bit is kept in the mask, so we simply</span>
<span class="cm">		 * clear the relevant mask register to disable a range.</span>
<span class="cm">		 */</span>
		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">reg</span><span class="p">),</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">memset</span><span class="p">(</span><span class="n">vr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">mtrr_var_range</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_lo</span> <span class="o">=</span> <span class="n">base</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span> <span class="o">|</span> <span class="n">type</span><span class="p">;</span>
		<span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_hi</span> <span class="o">=</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="n">size_and_mask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>
		<span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_lo</span> <span class="o">=</span> <span class="o">-</span><span class="n">size</span> <span class="o">&lt;&lt;</span> <span class="n">PAGE_SHIFT</span> <span class="o">|</span> <span class="mh">0x800</span><span class="p">;</span>
		<span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_hi</span> <span class="o">=</span> <span class="p">(</span><span class="o">-</span><span class="n">size</span> <span class="o">&amp;</span> <span class="n">size_and_mask</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">);</span>

		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MTRRphysBase_MSR</span><span class="p">(</span><span class="n">reg</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">base_hi</span><span class="p">);</span>
		<span class="n">mtrr_wrmsr</span><span class="p">(</span><span class="n">MTRRphysMask_MSR</span><span class="p">(</span><span class="n">reg</span><span class="p">),</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_lo</span><span class="p">,</span> <span class="n">vr</span><span class="o">-&gt;</span><span class="n">mask_hi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">post_set</span><span class="p">();</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">generic_validate_add_page</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">base</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">lbase</span><span class="p">,</span> <span class="n">last</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For Intel PPro stepping &lt;= 7</span>
<span class="cm">	 * must be 4 MiB aligned and not touch 0x70000000 -&gt; 0x7003FFFF</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_cpu</span><span class="p">(</span><span class="n">INTEL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span> <span class="o">==</span> <span class="mi">6</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_model</span> <span class="o">==</span> <span class="mi">1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_mask</span> <span class="o">&lt;=</span> <span class="mi">7</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">base</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">22</span> <span class="o">-</span> <span class="n">PAGE_SHIFT</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: base(0x%lx000) is not 4 MiB aligned</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">size</span> <span class="o">&lt;</span> <span class="mh">0x70000</span> <span class="o">||</span> <span class="n">base</span> <span class="o">&gt;</span> <span class="mh">0x7003F</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRCOMB</span>
		     <span class="o">||</span> <span class="n">type</span> <span class="o">==</span> <span class="n">MTRR_TYPE_WRBACK</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: writable mtrr between 0x70000000 and 0x7003FFFF may hang the CPU.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * Check upper bits of base and last are equal and lower bits are 0</span>
<span class="cm">	 * for base and 1 for last</span>
<span class="cm">	 */</span>
	<span class="n">last</span> <span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="n">size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">lbase</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span> <span class="o">!</span><span class="p">(</span><span class="n">lbase</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">last</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
	     <span class="n">lbase</span> <span class="o">=</span> <span class="n">lbase</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">last</span> <span class="o">=</span> <span class="n">last</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lbase</span> <span class="o">!=</span> <span class="n">last</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_warning</span><span class="p">(</span><span class="s">&quot;mtrr: base(0x%lx000) is not aligned on a size(0x%lx000) boundary</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">generic_have_wrcomb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">config</span><span class="p">,</span> <span class="n">dummy</span><span class="p">;</span>
	<span class="n">rdmsr</span><span class="p">(</span><span class="n">MSR_MTRRcap</span><span class="p">,</span> <span class="n">config</span><span class="p">,</span> <span class="n">dummy</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">config</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">positive_have_wrcomb</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Generic structure...</span>
<span class="cm"> */</span>
<span class="k">const</span> <span class="k">struct</span> <span class="n">mtrr_ops</span> <span class="n">generic_mtrr_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">use_intel_if</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_all</span>		<span class="o">=</span> <span class="n">generic_set_all</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get</span>			<span class="o">=</span> <span class="n">generic_get_mtrr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_free_region</span>	<span class="o">=</span> <span class="n">generic_get_free_region</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set</span>			<span class="o">=</span> <span class="n">generic_set_mtrr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">validate_add_page</span>	<span class="o">=</span> <span class="n">generic_validate_add_page</span><span class="p">,</span>
	<span class="p">.</span><span class="n">have_wrcomb</span>		<span class="o">=</span> <span class="n">generic_have_wrcomb</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
