
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000220                       # Number of seconds simulated
sim_ticks                                   220288000                       # Number of ticks simulated
final_tick                                  220288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  74368                       # Simulator instruction rate (inst/s)
host_op_rate                                   135633                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36623794                       # Simulator tick rate (ticks/s)
host_mem_usage                                4902612                       # Number of bytes of host memory used
host_seconds                                     6.02                       # Real time elapsed on the host
sim_insts                                      447311                       # Number of instructions simulated
sim_ops                                        815816                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.dcache.prefetcher        36672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.icache.prefetcher       390144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::feature_extraction_datapath.cache.prefetcher         5696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             493120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.dcache.prefetcher          573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.icache.prefetcher         6096                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::feature_extraction_datapath.cache.prefetcher           89                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7705                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          244625218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           29343405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.dcache.prefetcher    166472981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.icache.prefetcher   1771063335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache      1162115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::feature_extraction_datapath.cache.prefetcher     25857060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2238524114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     244625218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        244625218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2614759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2614759                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2614759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         244625218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          29343405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.dcache.prefetcher    166472981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.icache.prefetcher   1771063335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache      1162115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::feature_extraction_datapath.cache.prefetcher     25857060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2241138873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7713                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7713                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 492992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  493632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     220283501                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7713                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     953                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    397.443633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.166429                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.959254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           58      4.70%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          226     18.33%     23.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          546     44.28%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      5.84%     73.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           84      6.81%     79.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           34      2.76%     82.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      3.97%     86.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.54%     88.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          145     11.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1233                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    280299951                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               424731201                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   38515000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     36364.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4996.76                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55102.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      2237.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2240.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.59                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.49                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6463                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      28526.74                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7347060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3889875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                39912600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             37297380                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               368160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        57404700                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4473600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              167903295                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            762.199008                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            137523089                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       120500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     11647775                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      75364411                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    125875314                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1499400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   789360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15079680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             16992270                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               555840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        75251970                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         6355680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              133734120                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            607.087631                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            181586683                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       511000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       7280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     16543267                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      30910317                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    165043416                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  155286                       # Number of BP lookups
system.cpu.branchPred.condPredicted            155286                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8160                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               143109                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    6617                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1837                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          143109                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              88267                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            54842                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         5488                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      135423                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       44253                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2238                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           108                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       60989                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.workload.numSyscalls                   182                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       220288000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           440577                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             100190                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         649513                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      155286                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94884                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        216127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16524                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           559                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           48                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     60876                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2439                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             325265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.690277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.321043                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   125331     38.53%     38.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6950      2.14%     40.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     7159      2.20%     42.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     6672      2.05%     44.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11183      3.44%     48.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    70207     21.58%     69.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6467      1.99%     71.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5903      1.81%     73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    85393     26.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               325265                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.352461                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.474233                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    91185                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 39882                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    177373                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  8563                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8262                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                1148263                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8262                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    97763                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   27094                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5982                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    179001                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  7163                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1109835                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   110                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5020                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   1282                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1262456                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2881257                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1491466                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            149423                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                933038                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   329418                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                406                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            411                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     17939                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               149821                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               53918                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3500                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2693                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1031773                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    953789                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4300                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          216612                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       316815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            474                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        325265                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.932344                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.510837                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              103088     31.69%     31.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               23094      7.10%     38.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               24151      7.43%     46.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23807      7.32%     53.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               21889      6.73%     60.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               83950     25.81%     86.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               22746      6.99%     93.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               13130      4.04%     97.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                9410      2.89%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          325265                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    7845     84.43%     84.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     84.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     84.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    64      0.69%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    564      6.07%     91.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   308      3.31%     94.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                13      0.14%     94.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              498      5.36%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4345      0.46%      0.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                725249     76.04%     76.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  547      0.06%     76.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1631      0.17%     76.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               35771      3.75%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130197     13.65%     94.12% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               43808      4.59%     98.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9254      0.97%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2987      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 953789                       # Type of FU issued
system.cpu.iq.rate                           2.164863                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        9292                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009742                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            2113027                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1161828                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       860714                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              133408                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              87266                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        64130                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 892233                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   66503                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             7250                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        29791                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16383                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            19                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8262                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   24964                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   828                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1032429                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1146                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                149821                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                53918                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                453                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     46                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   780                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             58                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2331                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7800                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10131                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                933578                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                135341                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20211                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       179586                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   121634                       # Number of branches executed
system.cpu.iew.exec_stores                      44245                       # Number of stores executed
system.cpu.iew.exec_rate                     2.118989                       # Inst execution rate
system.cpu.iew.wb_sent                         929964                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        924844                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    687021                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1039819                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.099165                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.660712                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          216553                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8220                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       292674                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.787456                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.739338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       102556     35.04%     35.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        32200     11.00%     46.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17815      6.09%     52.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        22369      7.64%     59.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9926      3.39%     63.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        69617     23.79%     86.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         4293      1.47%     88.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         3852      1.32%     89.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        30046     10.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       292674                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               447311                       # Number of instructions committed
system.cpu.commit.committedOps                 815816                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         157565                       # Number of memory references committed
system.cpu.commit.loads                        120030                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     113861                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      57886                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    767068                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 3649                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1832      0.22%      0.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           620769     76.09%     76.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             541      0.07%     76.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1617      0.20%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          33492      4.11%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          112618     13.80%     94.49% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          36185      4.44%     98.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         7412      0.91%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1350      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            815816                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 30046                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      1294984                       # The number of ROB reads
system.cpu.rob.rob_writes                     2097974                       # The number of ROB writes
system.cpu.timesIdled                             942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          115312                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      447311                       # Number of Instructions Simulated
system.cpu.committedOps                        815816                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.984946                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.984946                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.015285                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.015285                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1198040                       # number of integer regfile reads
system.cpu.int_regfile_writes                  702271                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    127212                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    58769                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    622743                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   294700                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  435977                       # number of misc regfile reads
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.num_hwpf_issued       912292                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfIdentified      1300563                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfBufferHit       384734                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           33                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          6109                       # number of prefetches not generated due to page crossing
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                58                       # number of replacements
system.cpu.dcache.tags.tagsinuse           557.086900                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              163139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               674                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            242.045994                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    81.507318                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.dcache.prefetcher   475.579582                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.079597                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.dcache.prefetcher     0.464433                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.544030                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          529                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           84                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.516602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.084961                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            327353                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           327353                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       125649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          125649                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        37486                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37486                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data        163135                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           163135                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       163135                       # number of overall hits
system.cpu.dcache.overall_hits::total          163135                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          150                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           150                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           49                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          199                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            199                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          199                       # number of overall misses
system.cpu.dcache.overall_misses::total           199                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11592000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4244000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4244000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     15836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15836000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     15836000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15836000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       125799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       125799                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        37535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        37535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       163334                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       163334                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       163334                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       163334                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001192                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001192                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001305                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001305                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001218                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001218                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001218                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001218                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        77280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        77280                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86612.244898                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86612.244898                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79577.889447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79577.889447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79577.889447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79577.889447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           51                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           51                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                35                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu.dcache.writebacks::total                 9                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           90                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data           92                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           60                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           60                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           47                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::cpu.dcache.prefetcher          582                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          582                       # number of HardPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          107                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          107                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.dcache.prefetcher          582                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          689                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5154000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::cpu.dcache.prefetcher     55070909                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     55070909                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9335500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9335500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.dcache.prefetcher     55070909                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     64406409                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000655                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004218                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        85900                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        85900                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88968.085106                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88968.085106                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::cpu.dcache.prefetcher 94623.554983                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 94623.554983                       # average HardPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 87247.663551                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87247.663551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 87247.663551                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.dcache.prefetcher 94623.554983                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 93478.097242                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.prefetcher.num_hwpf_issued       445187                       # number of hwpf issued
system.cpu.icache.prefetcher.pfIdentified       450217                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfBufferHit         4226                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull          307                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         36791                       # number of prefetches not generated due to page crossing
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              6424                       # number of replacements
system.cpu.icache.tags.tagsinuse           494.712404                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               59298                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.554241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    46.087753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.icache.prefetcher   448.624650                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.090015                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.icache.prefetcher     0.876220                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966235                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          456                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          133                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          309                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            128684                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           128684                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        59298                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           59298                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         59298                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            59298                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        59298                       # number of overall hits
system.cpu.icache.overall_hits::total           59298                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1578                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1578                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1578                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1578                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1578                       # number of overall misses
system.cpu.icache.overall_misses::total          1578                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    100999500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    100999500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    100999500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    100999500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    100999500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    100999500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        60876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        60876                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        60876                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        60876                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        60876                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        60876                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025922                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025922                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025922                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025922                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025922                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025922                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64004.752852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64004.752852                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64004.752852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64004.752852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64004.752852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64004.752852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches              3961                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          736                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          736                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          736                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          736                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          736                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::cpu.icache.prefetcher         6104                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total         6104                       # number of HardPFReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.icache.prefetcher         6104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6946                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73345000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::cpu.icache.prefetcher    525894808                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    525894808                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73345000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73345000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.icache.prefetcher    525894808                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    599239808                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.013831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013831                       # mshr miss rate for ReadReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.013831                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013831                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.013831                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.114101                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 87108.076010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87108.076010                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::cpu.icache.prefetcher 86155.768021                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 86155.768021                       # average HardPFReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 87108.076010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87108.076010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 87108.076010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.icache.prefetcher 86155.768021                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86271.207601                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.clk_domain.clock        10000                       # Clock period in ticks
system.feature_extraction_datapath.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache_queue_reads            0                       # Number of reads to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.cache_queue_writes            0                       # Number of writes to the feature_extraction_datapath.cache_queue
system.feature_extraction_datapath.total_dcache_loads          179                       # Total number of dcache loads
system.feature_extraction_datapath.total_dcache_stores          150                       # Total number of dcache stores.
system.feature_extraction_datapath.dcache_latency::samples          329                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::mean 15174.273556                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::gmean 12747.330702                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::stdev 12762.532477                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::0-4095            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::4096-8191            0      0.00%      0.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::8192-12287          261     79.33%     79.33% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::12288-16383            0      0.00%     79.33% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::16384-20479           14      4.26%     83.59% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::20480-24575            3      0.91%     84.50% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::24576-28671            0      0.00%     84.50% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::28672-32767           22      6.69%     91.19% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::32768-36863            3      0.91%     92.10% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::36864-40959           20      6.08%     98.18% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::40960-45055            2      0.61%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::45056-49151            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::49152-53247            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::53248-57343            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::57344-61439            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::61440-65535            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::65536-69631            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::69632-73727            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::73728-77823            0      0.00%     98.78% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::77824-81919            1      0.30%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::81920-86015            0      0.00%     99.09% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::86016-90111            1      0.30%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::90112-94207            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::94208-98303            0      0.00%     99.39% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::98304-102399            1      0.30%     99.70% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::102400-106495            0      0.00%     99.70% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::106496-110591            1      0.30%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::110592-114687            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::114688-118783            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::118784-122879            0      0.00%    100.00% # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_latency::total          329                       # Histogram of dcache total access latency
system.feature_extraction_datapath.dcache_queue_time::samples          329                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::mean 43890.577508                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::gmean 26040.617124                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::stdev 134898.562396                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::0-65535          323     98.18%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::65536-131071            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::131072-196607            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::196608-262143            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::262144-327679            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::327680-393215            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::393216-458751            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::458752-524287            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::524288-589823            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::589824-655359            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::655360-720895            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::720896-786431            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::786432-851967            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::851968-917503            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::917504-983039            0      0.00%     98.18% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::983040-1.04858e+06            6      1.82%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.04858e+06-1.11411e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.11411e+06-1.17965e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.17965e+06-1.24518e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.24518e+06-1.31072e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.31072e+06-1.37626e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.37626e+06-1.44179e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.44179e+06-1.50733e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.50733e+06-1.57286e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.57286e+06-1.6384e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.6384e+06-1.70394e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.70394e+06-1.76947e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.76947e+06-1.83501e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.83501e+06-1.90054e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::1.90054e+06-1.96608e+06            0      0.00%    100.00% # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.dcache_queue_time::total          329                       # Histogram of time dcache request spent in queue
system.feature_extraction_datapath.total_acp_loads            0                       # Total number of ACP loads
system.feature_extraction_datapath.total_acp_stores            0                       # Total number of ACP stores.
system.feature_extraction_datapath.acp_latency::samples            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::mean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::gmean          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::stdev          nan                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::0            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::1            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::2            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::3            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::4            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::5            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::6            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::7            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::8            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::9            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::10            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::11            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::12            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::13            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::14            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::15            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::16            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::17            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::18            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::19            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::20            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::21            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::22            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::23            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::24            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::25            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::26            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::27            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::28            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::29            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_latency::total            0                       # Histogram of ACP transaction total latency
system.feature_extraction_datapath.acp_queue_time::samples            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::mean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::gmean          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::stdev          nan                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::0            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::1            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::2            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::3            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::4            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::5            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::6            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::7            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::8            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::9            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::10            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::11            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::12            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::13            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::14            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::15            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::16            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::17            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::18            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::19            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::20            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::21            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::22            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::23            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::24            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::25            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::26            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::27            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::28            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::29            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.acp_queue_time::total            0                       # Histogram of time ACP request spent in queue
system.feature_extraction_datapath.dma_setup_cycles            0                       # Total number of cycles spent on setting up DMA transfers.
system.feature_extraction_datapath.sim_cycles         3067                       # Total accelerator cycles
system.feature_extraction_datapath.tlb.hits          329                       # TLB hits
system.feature_extraction_datapath.tlb.misses            6                       # TLB misses
system.feature_extraction_datapath.tlb.reads          335                       # TLB reads
system.feature_extraction_datapath.tlb.updates            5                       # TLB updates
system.feature_extraction_datapath.tlb.hitRate     0.982090                       # TLB hit rate
system.feature_extraction_datapath.cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.prefetcher.num_hwpf_issued         1349                       # number of hwpf issued
system.feature_extraction_datapath.cache.prefetcher.pfIdentified         2530                       # number of prefetch candidates identified
system.feature_extraction_datapath.cache.prefetcher.pfBufferHit         1154                       # number of redundant prefetches already in prefetch queue
system.feature_extraction_datapath.cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
system.feature_extraction_datapath.cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.feature_extraction_datapath.cache.prefetcher.pfSpanPage          110                       # number of prefetches not generated due to page crossing
system.feature_extraction_datapath.cache.tags.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.tags.replacements            0                       # number of replacements
system.feature_extraction_datapath.cache.tags.tagsinuse    90.640823                       # Cycle average of tags in use
system.feature_extraction_datapath.cache.tags.total_refs          300                       # Total number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.sampled_refs          122                       # Sample count of references to valid blocks.
system.feature_extraction_datapath.cache.tags.avg_refs     2.459016                       # Average number of references to valid blocks.
system.feature_extraction_datapath.cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache     5.272886                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_blocks::feature_extraction_datapath.cache.prefetcher    85.367937                       # Average occupied blocks per requestor
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache     0.010299                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::feature_extraction_datapath.cache.prefetcher     0.166734                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_percent::total     0.177033                       # Average percentage of cache occupancy
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1022          116                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_blocks::1024            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1022::2          116                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1022     0.226562                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.occ_task_id_percent::1024     0.011719                       # Percentage of cache occupancy per task id
system.feature_extraction_datapath.cache.tags.tag_accesses         1446                       # Number of tag accesses
system.feature_extraction_datapath.cache.tags.data_accesses         1446                       # Number of data accesses
system.feature_extraction_datapath.cache.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.feature_extraction_datapath.cache.ReadReq_hits::feature_extraction_datapath.cache          173                       # number of ReadReq hits
system.feature_extraction_datapath.cache.ReadReq_hits::total          173                       # number of ReadReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::feature_extraction_datapath.cache           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.WriteReq_hits::total           89                       # number of WriteReq hits
system.feature_extraction_datapath.cache.demand_hits::feature_extraction_datapath.cache          262                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.demand_hits::total          262                       # number of demand (read+write) hits
system.feature_extraction_datapath.cache.overall_hits::feature_extraction_datapath.cache          262                       # number of overall hits
system.feature_extraction_datapath.cache.overall_hits::total          262                       # number of overall hits
system.feature_extraction_datapath.cache.ReadReq_misses::feature_extraction_datapath.cache            6                       # number of ReadReq misses
system.feature_extraction_datapath.cache.ReadReq_misses::total            6                       # number of ReadReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::feature_extraction_datapath.cache           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.WriteReq_misses::total           62                       # number of WriteReq misses
system.feature_extraction_datapath.cache.demand_misses::feature_extraction_datapath.cache           68                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.demand_misses::total           68                       # number of demand (read+write) misses
system.feature_extraction_datapath.cache.overall_misses::feature_extraction_datapath.cache           68                       # number of overall misses
system.feature_extraction_datapath.cache.overall_misses::total           68                       # number of overall misses
system.feature_extraction_datapath.cache.ReadReq_miss_latency::feature_extraction_datapath.cache       460000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.ReadReq_miss_latency::total       460000                       # number of ReadReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::feature_extraction_datapath.cache      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.WriteReq_miss_latency::total      1932000                       # number of WriteReq miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::feature_extraction_datapath.cache      2392000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.demand_miss_latency::total      2392000                       # number of demand (read+write) miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::feature_extraction_datapath.cache      2392000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.overall_miss_latency::total      2392000                       # number of overall miss cycles
system.feature_extraction_datapath.cache.ReadReq_accesses::feature_extraction_datapath.cache          179                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.ReadReq_accesses::total          179                       # number of ReadReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::feature_extraction_datapath.cache          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.WriteReq_accesses::total          151                       # number of WriteReq accesses(hits+misses)
system.feature_extraction_datapath.cache.demand_accesses::feature_extraction_datapath.cache          330                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.demand_accesses::total          330                       # number of demand (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::feature_extraction_datapath.cache          330                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.overall_accesses::total          330                       # number of overall (read+write) accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::feature_extraction_datapath.cache     0.033520                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_miss_rate::total     0.033520                       # miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::feature_extraction_datapath.cache     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_miss_rate::total     0.410596                       # miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.demand_miss_rate::feature_extraction_datapath.cache     0.206061                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_miss_rate::total     0.206061                       # miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_miss_rate::feature_extraction_datapath.cache     0.206061                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_miss_rate::total     0.206061                       # miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::feature_extraction_datapath.cache 76666.666667                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_miss_latency::total 76666.666667                       # average ReadReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::feature_extraction_datapath.cache 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_miss_latency::total 31161.290323                       # average WriteReq miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::feature_extraction_datapath.cache 35176.470588                       # average overall miss latency
system.feature_extraction_datapath.cache.demand_avg_miss_latency::total 35176.470588                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::feature_extraction_datapath.cache 35176.470588                       # average overall miss latency
system.feature_extraction_datapath.cache.overall_avg_miss_latency::total 35176.470588                       # average overall miss latency
system.feature_extraction_datapath.cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.blocked::no_targets            0                       # number of cycles access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::feature_extraction_datapath.cache           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::feature_extraction_datapath.cache           51                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::feature_extraction_datapath.cache           51                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::feature_extraction_datapath.cache            6                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::feature_extraction_datapath.cache           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.WriteReq_mshr_misses::total           11                       # number of WriteReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::feature_extraction_datapath.cache.prefetcher          118                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.HardPFReq_mshr_misses::total          118                       # number of HardPFReq MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::feature_extraction_datapath.cache           17                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache           17                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::feature_extraction_datapath.cache.prefetcher          118                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.overall_mshr_misses::total          135                       # number of overall MSHR misses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::feature_extraction_datapath.cache       368000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_latency::total       368000                       # number of ReadReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::feature_extraction_datapath.cache       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_latency::total       231000                       # number of WriteReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      7196674                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_latency::total      7196674                       # number of HardPFReq MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::feature_extraction_datapath.cache       599000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.demand_mshr_miss_latency::total       599000                       # number of demand (read+write) MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache       599000                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher      7196674                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.overall_mshr_miss_latency::total      7795674                       # number of overall MSHR miss cycles
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::feature_extraction_datapath.cache     0.033520                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.ReadReq_mshr_miss_rate::total     0.033520                       # mshr miss rate for ReadReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::feature_extraction_datapath.cache     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.WriteReq_mshr_miss_rate::total     0.072848                       # mshr miss rate for WriteReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::feature_extraction_datapath.cache     0.051515                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.demand_mshr_miss_rate::total     0.051515                       # mshr miss rate for demand accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache     0.051515                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::feature_extraction_datapath.cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.overall_mshr_miss_rate::total     0.409091                       # mshr miss rate for overall accesses
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::feature_extraction_datapath.cache 61333.333333                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.ReadReq_avg_mshr_miss_latency::total 61333.333333                       # average ReadReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::feature_extraction_datapath.cache        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.WriteReq_avg_mshr_miss_latency::total        21000                       # average WriteReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 60988.762712                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.HardPFReq_avg_mshr_miss_latency::total 60988.762712                       # average HardPFReq mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::feature_extraction_datapath.cache 35235.294118                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.demand_avg_mshr_miss_latency::total 35235.294118                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache 35235.294118                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::feature_extraction_datapath.cache.prefetcher 60988.762712                       # average overall mshr miss latency
system.feature_extraction_datapath.cache.overall_avg_mshr_miss_latency::total 57745.733333                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         14252                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         6543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    220288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7698                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6473                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              10                       # Transaction distribution
system.membus.trans_dist::ReadExReq                45                       # Transaction distribution
system.membus.trans_dist::ReadExResp               45                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7712                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        20302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        20302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port          228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.feature_extraction_datapath.cache.mem_side::total          228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  21951                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       443648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        43712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        43712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::system.mem_ctrls.port         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.feature_extraction_datapath.cache.mem_side::total         5952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  493312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               54                       # Total snoops (count)
system.membus.snoopTraffic                       2816                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7770                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010811                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.103418                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7686     98.92%     98.92% # Request fanout histogram
system.membus.snoop_fanout::1                      84      1.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7770                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15945055                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35662122                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3511644                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer6.occupancy             651266                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
