# Verilog Projects Portfolio  

This repository contains my **Verilog RTL design and testbench practice projects**.  
Each project folder has:  
- RTL Design Code  
- Testbench  
- Truth Table & Explanation  
- Simulation Waveform  

## ðŸ“‚ Projects
1. [2:1 Multiplexer](01_mux2_1/)
2. [4:1 Multiplexer](02_mux4_1/) 
3. [D Latch](02_d_latch/)  
4. [T Latch](03_t_latch/)  
(More to be added daily...)
