# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\c_jheath\Documents\expresspcv\Amber-Marsohod2-master\hw\marsohod2\mARM.csv
# Generated on: Thu Aug 21 13:45:58 2014

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
altera_reserved_tck,Input,,,,PIN_H3,,,,,
altera_reserved_tdi,Input,,,,PIN_H4,,,,,
altera_reserved_tdo,Output,,,,PIN_J4,,,,,
altera_reserved_tms,Input,,,,PIN_J5,,,,,
brd_clk_p,Input,PIN_R8,3,B3_N0,PIN_R8,,,,,
brd_n_rst,Input,PIN_J15,5,B5_N0,PIN_J15,,,,,
i_uart0_rts,Input,,,,PIN_R11,,,,,
i_uart0_tx,Input,PIN_N16,5,B5_N0,PIN_P16,,,,,
led,Output,PIN_A15,7,B7_N0,PIN_A15,,,,,
o_uart0_cts,Output,,,,PIN_P14,,,,,
o_uart0_rx,Output,PIN_P16,5,B5_N0,PIN_N16,,,,,
sdr_addr[11],Unknown,PIN_N1,2,B2_N0,,,,,,
sdr_addr[10],Unknown,PIN_N2,2,B2_N0,,,,,,
sdr_addr[9],Unknown,PIN_P1,2,B2_N0,,,,,,
sdr_addr[8],Unknown,PIN_R1,2,B2_N0,,,,,,
sdr_addr[7],Unknown,PIN_T6,3,B3_N0,,,,,,
sdr_addr[6],Unknown,PIN_N8,3,B3_N0,,,,,,
sdr_addr[5],Unknown,PIN_T7,3,B3_N0,,,,,,
sdr_addr[4],Unknown,PIN_P8,3,B3_N0,,,,,,
sdr_addr[3],Unknown,PIN_M8,3,B3_N0,,,,,,
sdr_addr[2],Unknown,PIN_N6,3,B3_N0,,,,,,
sdr_addr[1],Unknown,PIN_N5,3,B3_N0,,,,,,
sdr_addr[0],Unknown,PIN_P2,2,B2_N0,,,,,,
sdr_ba[1],Unknown,PIN_M6,3,B3_N0,,,,,,
sdr_ba[0],Unknown,PIN_M7,3,B3_N0,,,,,,
sdr_cas_n,Unknown,PIN_L1,2,B2_N0,,,,,,
sdr_clk,Unknown,PIN_R4,3,B3_N0,,,,,,
sdr_dq[15],Unknown,PIN_K1,2,B2_N0,,,,,,
sdr_dq[14],Unknown,PIN_N3,3,B3_N0,,,,,,
sdr_dq[13],Unknown,PIN_P3,3,B3_N0,,,,,,
sdr_dq[12],Unknown,PIN_R5,3,B3_N0,,,,,,
sdr_dq[11],Unknown,PIN_R3,3,B3_N0,,,,,,
sdr_dq[10],Unknown,PIN_T3,3,B3_N0,,,,,,
sdr_dq[9],Unknown,PIN_T2,3,B3_N0,,,,,,
sdr_dq[8],Unknown,PIN_T4,3,B3_N0,,,,,,
sdr_dq[7],Unknown,PIN_R7,3,B3_N0,,,,,,
sdr_dq[6],Unknown,PIN_J1,2,B2_N0,,,,,,
sdr_dq[5],Unknown,PIN_J2,2,B2_N0,,,,,,
sdr_dq[4],Unknown,PIN_K2,2,B2_N0,,,,,,
sdr_dq[3],Unknown,PIN_K5,2,B2_N0,,,,,,
sdr_dq[2],Unknown,PIN_L8,3,B3_N0,,,,,,
sdr_dq[1],Unknown,PIN_G1,1,B1_N0,,,,,,
sdr_dq[0],Unknown,PIN_G2,1,B1_N0,,,,,,
sdr_dqm[1],Unknown,PIN_T5,3,B3_N0,,,,,,
sdr_dqm[0],Unknown,PIN_R6,3,B3_N0,,,,,,
sdr_ras_n,Unknown,PIN_L2,2,B2_N0,,,,,,
sdr_we_n,Unknown,PIN_C2,1,B1_N0,,,,,,
sdr_addr[12],Unknown,PIN_L4,2,B2_N0,,,,,,
led2,Unknown,PIN_A13,7,B7_N0,,,,,,
