# Pipelined-RISC-Processor
This repository contains the design and implementation of a **cycle-accurate, 5-stage pipelined RISC processor** written in VHDL. The processor follows a MIPS-style architecture and is built entirely at the RTL level using structural design principles.
