<def f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='986' ll='988' type='uint64_t llvm::MVT::getFixedSizeInBits() const'/>
<doc f='llvm/llvm/include/llvm/Support/MachineValueType.h' l='984'>/// Return the size of the specified fixed width value type in bits. The
    /// function will assert if the type is scalable.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='730' u='c' c='_ZN4llvm18TargetLoweringBase11initActionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1392' u='c' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5490' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7693' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='7704' u='c' c='_ZNK4llvm21AArch64TargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_123ARMIncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='339' u='c' c='_ZN12_GLOBAL__N_123ARMIncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='248' u='c' c='_ZN4llvm21HexagonTargetLowering21initializeHVXLoweringEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='350' u='c' c='_ZL16determineLocInfoN4llvm3MVTENS_3EVTERKNS_3ISD10ArgFlagsTyE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='137' u='c' c='_ZNK4llvm18MipsTargetLowering36getVectorTypeBreakdownForCallingConvERNS_11LLVMContextEjNS_3EVTERS3_RjRNS_3MVTE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='2591' u='c' c='_ZNK4llvm19NVPTXTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6337' u='c' c='_ZL6CC_AIXjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6337' u='c' c='_ZL6CC_AIXjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6659' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6952' u='c' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputArgE3866095'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4577' u='c' c='_ZL19MatchingStackOffsetN4llvm7SDValueEjNS_3ISD10ArgFlagsTyERNS_16MachineFrameInfoEPKNS_19MachineRegisterInfoEPKNS_12X86InstrInfoERKNS_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22943' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22944' u='c' c='_ZL11LowerVSETCCN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37050' u='c' c='_ZL20combineTargetShuffleN4llvm7SDValueERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='49581' u='c' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenDAGPatterns.cpp' l='2393' u='c' c='_ZN4llvm15TreePatternNode20ApplyTypeConstraintsERNS_11TreePatternEb'/>
<use f='llvm/llvm/utils/TableGen/IntrinsicEmitter.cpp' l='258' u='c' c='_ZL20EncodeFixedValueTypeN4llvm3MVT15SimpleValueTypeERSt6vectorIhSaIhEE'/>
