**VHDL Testbench Generator**

Designed to be executed from NP++

To do:
- align indentations for signals/ports

Some source file cases have not been tested yet:
- components lacking generics
- port types other than in, out, inout
- signals other than std_logic, std_logic_vector, unsigned, boolean
- multi entity source files
- multi compnent architectures
- packages
