// Seed: 2837396425
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
  assign module_1.type_11 = 0;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output tri id_2,
    input tri id_3,
    output tri1 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    output uwire id_8,
    output wor id_9,
    input supply1 id_10
    , id_26,
    input tri1 id_11,
    output tri1 id_12,
    output wor id_13,
    output uwire id_14,
    output tri0 id_15,
    output tri id_16,
    input tri id_17,
    input tri1 id_18,
    input tri1 id_19,
    output wire id_20,
    input wor id_21,
    output wor id_22,
    output supply0 id_23,
    output wand id_24
);
  wire id_27;
  assign id_26 = id_17 ? 1 : 1;
  wire id_28;
  wire id_29;
  wire id_30;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_26,
      id_28,
      id_26
  );
  assign id_8 = 1 + id_21;
  wor id_31, id_32, id_33, id_34 = id_32 * 1;
  tri1 id_35 = id_33;
endmodule
