\hypertarget{utils_2cmsis_2samd20_2include_2component_2gclk_8h_source}{}\doxysection{gclk.\+h}
\label{utils_2cmsis_2samd20_2include_2component_2gclk_8h_source}\index{src/ASF/sam0/utils/cmsis/samd20/include/component/gclk.h@{src/ASF/sam0/utils/cmsis/samd20/include/component/gclk.h}}
\mbox{\hyperlink{utils_2cmsis_2samd20_2include_2component_2gclk_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{33 \textcolor{comment}{/*}}
\DoxyCodeLine{34 \textcolor{comment}{ * Support and FAQ: visit <a href="{}https://www.microchip.com/support/"{}>Microchip Support</a>}}
\DoxyCodeLine{35 \textcolor{comment}{ */}}
\DoxyCodeLine{36 }
\DoxyCodeLine{37 \textcolor{preprocessor}{\#ifndef \_SAMD20\_GCLK\_COMPONENT\_}}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#define \_SAMD20\_GCLK\_COMPONENT\_}}
\DoxyCodeLine{39 }
\DoxyCodeLine{40 \textcolor{comment}{/* ========================================================================== */}}
\DoxyCodeLine{42 \textcolor{comment}{/* ========================================================================== */}}
\DoxyCodeLine{45 }
\DoxyCodeLine{46 \textcolor{preprocessor}{\#define GCLK\_U2102}}
\DoxyCodeLine{47 \textcolor{preprocessor}{\#define REV\_GCLK                    0x210}}
\DoxyCodeLine{48 }
\DoxyCodeLine{49 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ GCLK\_CTRL : (GCLK Offset: 0x0) (R/W  8) Control -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{50 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{51 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{52   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{53     uint8\_t  \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type_a970361308a8dfcd21c7a7ba330ef0e1e}{SWRST}}:1;          }
\DoxyCodeLine{54     uint8\_t  :7;               }
\DoxyCodeLine{55   \} bit;                       }
\DoxyCodeLine{56   uint8\_t \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type_acd255ccf511ce674ffd4e4f716247efc}{reg}};                 }
\DoxyCodeLine{57 \} \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{GCLK\_CTRL\_Type}};}
\DoxyCodeLine{58 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{59 }
\DoxyCodeLine{60 \textcolor{preprocessor}{\#define GCLK\_CTRL\_OFFSET            0x0          }}
\DoxyCodeLine{61 \textcolor{preprocessor}{\#define GCLK\_CTRL\_RESETVALUE        0x00ul       }}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#define GCLK\_CTRL\_SWRST\_Pos         0            }}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define GCLK\_CTRL\_SWRST             (0x1ul << GCLK\_CTRL\_SWRST\_Pos)}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define GCLK\_CTRL\_MASK              0x01ul       }}
\DoxyCodeLine{67 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ GCLK\_STATUS : (GCLK Offset: 0x1) (R/   8) Status -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{69 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{70   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{71     uint8\_t  :7;               }
\DoxyCodeLine{72     uint8\_t  \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type_a1a34a70542f46504c9e83f00c075202d}{SYNCBUSY}}:1;       }
\DoxyCodeLine{73   \} bit;                       }
\DoxyCodeLine{74   uint8\_t \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type_a7f8d996e46a988ab4bf5d1b55d9353de}{reg}};                 }
\DoxyCodeLine{75 \} \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{GCLK\_STATUS\_Type}};}
\DoxyCodeLine{76 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{77 }
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define GCLK\_STATUS\_OFFSET          0x1          }}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define GCLK\_STATUS\_RESETVALUE      0x00ul       }}
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define GCLK\_STATUS\_SYNCBUSY\_Pos    7            }}
\DoxyCodeLine{82 \textcolor{preprocessor}{\#define GCLK\_STATUS\_SYNCBUSY        (0x1ul << GCLK\_STATUS\_SYNCBUSY\_Pos)}}
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define GCLK\_STATUS\_MASK            0x80ul       }}
\DoxyCodeLine{85 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ GCLK\_CLKCTRL : (GCLK Offset: 0x2) (R/W 16) Generic Clock Control -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{86 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{87 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{88   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{89     uint16\_t \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type_a25d56b36ad6ebc92e178d1316daffdef}{ID}}:6;             }
\DoxyCodeLine{90     uint16\_t :2;               }
\DoxyCodeLine{91     uint16\_t \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type_a7cd47690130c0666134ae9aa4d71b99f}{GEN}}:4;            }
\DoxyCodeLine{92     uint16\_t :2;               }
\DoxyCodeLine{93     uint16\_t \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type_a7494877dcaa03b8d1ce564c51d57fa45}{CLKEN}}:1;          }
\DoxyCodeLine{94     uint16\_t \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type_ae123e277ba44a5c9e55fa89420127cee}{WRTLOCK}}:1;        }
\DoxyCodeLine{95   \} bit;                       }
\DoxyCodeLine{96   uint16\_t \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type_a887b64d0d26a5ecb8c562ac9664cec51}{reg}};                }
\DoxyCodeLine{97 \} \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{GCLK\_CLKCTRL\_Type}};}
\DoxyCodeLine{98 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{99 }
\DoxyCodeLine{100 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_OFFSET         0x2          }}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_RESETVALUE     0x0000ul     }}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_Pos         0            }}
\DoxyCodeLine{104 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_Msk         (0x3Ful << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{105 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID(value)      ((GCLK\_CLKCTRL\_ID\_Msk \& ((value) << GCLK\_CLKCTRL\_ID\_Pos)))}}
\DoxyCodeLine{106 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_DFLL48M\_Val     0x0ul  }}
\DoxyCodeLine{107 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_WDT\_Val         0x1ul  }}
\DoxyCodeLine{108 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_RTC\_Val         0x2ul  }}
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EIC\_Val         0x3ul  }}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_0\_Val 0x4ul  }}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_1\_Val 0x5ul  }}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_2\_Val 0x6ul  }}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_3\_Val 0x7ul  }}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_4\_Val 0x8ul  }}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_5\_Val 0x9ul  }}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_6\_Val 0xAul  }}
\DoxyCodeLine{117 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_7\_Val 0xBul  }}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOMX\_SLOW\_Val 0xCul  }}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM0\_CORE\_Val 0xDul  }}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM1\_CORE\_Val 0xEul  }}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM2\_CORE\_Val 0xFul  }}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM3\_CORE\_Val 0x10ul  }}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM4\_CORE\_Val 0x11ul  }}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_SERCOM5\_CORE\_Val 0x12ul  }}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_TC0\_TC1\_Val     0x13ul  }}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_TC2\_TC3\_Val     0x14ul  }}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_TC4\_TC5\_Val     0x15ul  }}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_TC6\_TC7\_Val     0x16ul  }}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_ADC\_Val         0x17ul  }}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_AC\_DIG\_Val      0x18ul  }}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_AC\_ANA\_Val      0x19ul  }}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_DAC\_Val         0x1Aul  }}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_ID\_PTC\_Val         0x1Bul  }}
\DoxyCodeLine{134 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_DFLL48M     (GCLK\_CLKCTRL\_ID\_DFLL48M\_Val   << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{135 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_WDT         (GCLK\_CLKCTRL\_ID\_WDT\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_RTC         (GCLK\_CLKCTRL\_ID\_RTC\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{137 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EIC         (GCLK\_CLKCTRL\_ID\_EIC\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{138 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_0 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_0\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{139 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_1 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_1\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{140 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_2 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_2\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{141 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_3 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_3\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{142 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_4 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_4\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_5 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_5\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_6 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_6\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_7 (GCLK\_CLKCTRL\_ID\_EVSYS\_CHANNEL\_7\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOMX\_SLOW (GCLK\_CLKCTRL\_ID\_SERCOMX\_SLOW\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{147 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM0\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM0\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{148 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM1\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM1\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{149 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM2\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM2\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{150 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM3\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM3\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{151 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM4\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM4\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{152 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_SERCOM5\_CORE (GCLK\_CLKCTRL\_ID\_SERCOM5\_CORE\_Val << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{153 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_TC0\_TC1     (GCLK\_CLKCTRL\_ID\_TC0\_TC1\_Val   << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{154 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_TC2\_TC3     (GCLK\_CLKCTRL\_ID\_TC2\_TC3\_Val   << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{155 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_TC4\_TC5     (GCLK\_CLKCTRL\_ID\_TC4\_TC5\_Val   << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{156 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_TC6\_TC7     (GCLK\_CLKCTRL\_ID\_TC6\_TC7\_Val   << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_ADC         (GCLK\_CLKCTRL\_ID\_ADC\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_AC\_DIG      (GCLK\_CLKCTRL\_ID\_AC\_DIG\_Val    << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_AC\_ANA      (GCLK\_CLKCTRL\_ID\_AC\_ANA\_Val    << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_DAC         (GCLK\_CLKCTRL\_ID\_DAC\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_ID\_PTC         (GCLK\_CLKCTRL\_ID\_PTC\_Val       << GCLK\_CLKCTRL\_ID\_Pos)}}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_Pos        8            }}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_Msk        (0xFul << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN(value)     ((GCLK\_CLKCTRL\_GEN\_Msk \& ((value) << GCLK\_CLKCTRL\_GEN\_Pos)))}}
\DoxyCodeLine{165 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK0\_Val      0x0ul  }}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK1\_Val      0x1ul  }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK2\_Val      0x2ul  }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK3\_Val      0x3ul  }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK4\_Val      0x4ul  }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK5\_Val      0x5ul  }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK6\_Val      0x6ul  }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define   GCLK\_CLKCTRL\_GEN\_GCLK7\_Val      0x7ul  }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK0      (GCLK\_CLKCTRL\_GEN\_GCLK0\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK1      (GCLK\_CLKCTRL\_GEN\_GCLK1\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK2      (GCLK\_CLKCTRL\_GEN\_GCLK2\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK3      (GCLK\_CLKCTRL\_GEN\_GCLK3\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK4      (GCLK\_CLKCTRL\_GEN\_GCLK4\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK5      (GCLK\_CLKCTRL\_GEN\_GCLK5\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK6      (GCLK\_CLKCTRL\_GEN\_GCLK6\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_GEN\_GCLK7      (GCLK\_CLKCTRL\_GEN\_GCLK7\_Val    << GCLK\_CLKCTRL\_GEN\_Pos)}}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_CLKEN\_Pos      14           }}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_CLKEN          (0x1ul << GCLK\_CLKCTRL\_CLKEN\_Pos)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_WRTLOCK\_Pos    15           }}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_WRTLOCK        (0x1ul << GCLK\_CLKCTRL\_WRTLOCK\_Pos)}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define GCLK\_CLKCTRL\_MASK           0xCF3Ful     }}
\DoxyCodeLine{187 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ GCLK\_GENCTRL : (GCLK Offset: 0x4) (R/W 32) Generic Clock Generator Control -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{189 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{190   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{191     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a7d1722f06adc919de88f97b804f1b858}{ID}}:4;             }
\DoxyCodeLine{192     uint32\_t :4;               }
\DoxyCodeLine{193     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_abea54c6dbd65d743abd94cb96e811ecd}{SRC}}:5;            }
\DoxyCodeLine{194     uint32\_t :3;               }
\DoxyCodeLine{195     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a78a083801d5776bdd03e8161f75b7901}{GENEN}}:1;          }
\DoxyCodeLine{196     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a4cc3e1807e181d5708882ef2f1d95377}{IDC}}:1;            }
\DoxyCodeLine{197     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a5abb899024db2aeb89d5b61b68e9f925}{OOV}}:1;            }
\DoxyCodeLine{198     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a6fd55e0d3633d0f587579b80c3a64931}{OE}}:1;             }
\DoxyCodeLine{199     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_ae9aa8d19be60496d708be9eba805d08e}{DIVSEL}}:1;         }
\DoxyCodeLine{200     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a12451b6b3f8bd0ef8b95fe867b2289d6}{RUNSTDBY}}:1;       }
\DoxyCodeLine{201     uint32\_t :10;              }
\DoxyCodeLine{202   \} bit;                       }
\DoxyCodeLine{203   uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type_a95549d54d3c09791b9a106d45e9062c7}{reg}};                }
\DoxyCodeLine{204 \} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{GCLK\_GENCTRL\_Type}};}
\DoxyCodeLine{205 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{206 }
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_OFFSET         0x4          }}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_RESETVALUE     0x00000000ul }}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_Pos         0            }}
\DoxyCodeLine{211 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_Msk         (0xFul << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID(value)      ((GCLK\_GENCTRL\_ID\_Msk \& ((value) << GCLK\_GENCTRL\_ID\_Pos)))}}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK0\_Val       0x0ul  }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK1\_Val       0x1ul  }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK2\_Val       0x2ul  }}
\DoxyCodeLine{216 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK3\_Val       0x3ul  }}
\DoxyCodeLine{217 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK4\_Val       0x4ul  }}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK5\_Val       0x5ul  }}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK6\_Val       0x6ul  }}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_ID\_GCLK7\_Val       0x7ul  }}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK0       (GCLK\_GENCTRL\_ID\_GCLK0\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{222 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK1       (GCLK\_GENCTRL\_ID\_GCLK1\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK2       (GCLK\_GENCTRL\_ID\_GCLK2\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{224 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK3       (GCLK\_GENCTRL\_ID\_GCLK3\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{225 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK4       (GCLK\_GENCTRL\_ID\_GCLK4\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK5       (GCLK\_GENCTRL\_ID\_GCLK5\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{227 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK6       (GCLK\_GENCTRL\_ID\_GCLK6\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{228 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_ID\_GCLK7       (GCLK\_GENCTRL\_ID\_GCLK7\_Val     << GCLK\_GENCTRL\_ID\_Pos)}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_Pos        8            }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_Msk        (0x1Ful << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC(value)     ((GCLK\_GENCTRL\_SRC\_Msk \& ((value) << GCLK\_GENCTRL\_SRC\_Pos)))}}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_XOSC\_Val       0x0ul  }}
\DoxyCodeLine{233 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_GCLKIN\_Val     0x1ul  }}
\DoxyCodeLine{234 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_GCLKGEN1\_Val   0x2ul  }}
\DoxyCodeLine{235 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_OSCULP32K\_Val  0x3ul  }}
\DoxyCodeLine{236 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_OSC32K\_Val     0x4ul  }}
\DoxyCodeLine{237 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_XOSC32K\_Val    0x5ul  }}
\DoxyCodeLine{238 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_OSC8M\_Val      0x6ul  }}
\DoxyCodeLine{239 \textcolor{preprocessor}{\#define   GCLK\_GENCTRL\_SRC\_DFLL48M\_Val    0x7ul  }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_XOSC       (GCLK\_GENCTRL\_SRC\_XOSC\_Val     << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_GCLKIN     (GCLK\_GENCTRL\_SRC\_GCLKIN\_Val   << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{242 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_GCLKGEN1   (GCLK\_GENCTRL\_SRC\_GCLKGEN1\_Val << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{243 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_OSCULP32K  (GCLK\_GENCTRL\_SRC\_OSCULP32K\_Val << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{244 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_OSC32K     (GCLK\_GENCTRL\_SRC\_OSC32K\_Val   << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{245 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_XOSC32K    (GCLK\_GENCTRL\_SRC\_XOSC32K\_Val  << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{246 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_OSC8M      (GCLK\_GENCTRL\_SRC\_OSC8M\_Val    << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{247 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_SRC\_DFLL48M    (GCLK\_GENCTRL\_SRC\_DFLL48M\_Val  << GCLK\_GENCTRL\_SRC\_Pos)}}
\DoxyCodeLine{248 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_GENEN\_Pos      16           }}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_GENEN          (0x1ul << GCLK\_GENCTRL\_GENEN\_Pos)}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_IDC\_Pos        17           }}
\DoxyCodeLine{251 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_IDC            (0x1ul << GCLK\_GENCTRL\_IDC\_Pos)}}
\DoxyCodeLine{252 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_OOV\_Pos        18           }}
\DoxyCodeLine{253 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_OOV            (0x1ul << GCLK\_GENCTRL\_OOV\_Pos)}}
\DoxyCodeLine{254 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_OE\_Pos         19           }}
\DoxyCodeLine{255 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_OE             (0x1ul << GCLK\_GENCTRL\_OE\_Pos)}}
\DoxyCodeLine{256 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_DIVSEL\_Pos     20           }}
\DoxyCodeLine{257 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_DIVSEL         (0x1ul << GCLK\_GENCTRL\_DIVSEL\_Pos)}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_RUNSTDBY\_Pos   21           }}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_RUNSTDBY       (0x1ul << GCLK\_GENCTRL\_RUNSTDBY\_Pos)}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define GCLK\_GENCTRL\_MASK           0x003F1F0Ful }}
\DoxyCodeLine{262 \textcolor{comment}{/* -\/-\/-\/-\/-\/-\/-\/-\/ GCLK\_GENDIV : (GCLK Offset: 0x8) (R/W 32) Generic Clock Generator Division -\/-\/-\/-\/-\/-\/-\/-\/ */}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{264 \textcolor{keyword}{typedef} \textcolor{keyword}{union }\{}
\DoxyCodeLine{265   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{266     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_acff5dc0f60c127a572fc9353542d30f4}{ID}}:4;             }
\DoxyCodeLine{267     uint32\_t :4;               }
\DoxyCodeLine{268     uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_aa752b3c2e6b797fe53798f57ebe3e49f}{DIV}}:16;           }
\DoxyCodeLine{269     uint32\_t :8;               }
\DoxyCodeLine{270   \} bit;                       }
\DoxyCodeLine{271   uint32\_t \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type_a4fa93f3eae70bdda58b44eb6879a571e}{reg}};                }
\DoxyCodeLine{272 \} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{GCLK\_GENDIV\_Type}};}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{274 }
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_OFFSET          0x8          }}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_RESETVALUE      0x00000000ul }}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_Pos          0            }}
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_Msk          (0xFul << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID(value)       ((GCLK\_GENDIV\_ID\_Msk \& ((value) << GCLK\_GENDIV\_ID\_Pos)))}}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK0\_Val        0x0ul  }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK1\_Val        0x1ul  }}
\DoxyCodeLine{283 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK2\_Val        0x2ul  }}
\DoxyCodeLine{284 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK3\_Val        0x3ul  }}
\DoxyCodeLine{285 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK4\_Val        0x4ul  }}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK5\_Val        0x5ul  }}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK6\_Val        0x6ul  }}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define   GCLK\_GENDIV\_ID\_GCLK7\_Val        0x7ul  }}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK0        (GCLK\_GENDIV\_ID\_GCLK0\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK1        (GCLK\_GENDIV\_ID\_GCLK1\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK2        (GCLK\_GENDIV\_ID\_GCLK2\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK3        (GCLK\_GENDIV\_ID\_GCLK3\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK4        (GCLK\_GENDIV\_ID\_GCLK4\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK5        (GCLK\_GENDIV\_ID\_GCLK5\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK6        (GCLK\_GENDIV\_ID\_GCLK6\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_ID\_GCLK7        (GCLK\_GENDIV\_ID\_GCLK7\_Val      << GCLK\_GENDIV\_ID\_Pos)}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_DIV\_Pos         8            }}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_DIV\_Msk         (0xFFFFul << GCLK\_GENDIV\_DIV\_Pos)}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_DIV(value)      ((GCLK\_GENDIV\_DIV\_Msk \& ((value) << GCLK\_GENDIV\_DIV\_Pos)))}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define GCLK\_GENDIV\_MASK            0x00FFFF0Ful }}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#if !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_))}}
\DoxyCodeLine{304 \textcolor{keyword}{typedef} \textcolor{keyword}{struct }\{}
\DoxyCodeLine{305   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_g_c_l_k___c_t_r_l___type}{GCLK\_CTRL\_Type}}            \mbox{\hyperlink{struct_gclk_aea7e55fe882ea5f062f456ba7a19494a}{CTRL}};        }
\DoxyCodeLine{306   \mbox{\hyperlink{core__cm0plus_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I}}  \mbox{\hyperlink{union_g_c_l_k___s_t_a_t_u_s___type}{GCLK\_STATUS\_Type}}          \mbox{\hyperlink{struct_gclk_ab1d4efbb00f9e0d70b4c9408823661b9}{STATUS}};      }
\DoxyCodeLine{307   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_g_c_l_k___c_l_k_c_t_r_l___type}{GCLK\_CLKCTRL\_Type}}         \mbox{\hyperlink{struct_gclk_a11c37bfc1e0afbd1e223ddcf680e83c3}{CLKCTRL}};     }
\DoxyCodeLine{308   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_c_t_r_l___type}{GCLK\_GENCTRL\_Type}}         \mbox{\hyperlink{struct_gclk_a75d3c3004e8e8cfd954c5511dea59628}{GENCTRL}};     }
\DoxyCodeLine{309   \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} \mbox{\hyperlink{union_g_c_l_k___g_e_n_d_i_v___type}{GCLK\_GENDIV\_Type}}          \mbox{\hyperlink{struct_gclk_a04bb17e3e75c7590a0f1a2a011f23475}{GENDIV}};      }
\DoxyCodeLine{310 \} \mbox{\hyperlink{struct_gclk}{Gclk}};}
\DoxyCodeLine{311 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* !(defined(\_\_ASSEMBLY\_\_) || defined(\_\_IAR\_SYSTEMS\_ASM\_\_)) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{312 }
\DoxyCodeLine{315 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_SAMD20\_GCLK\_COMPONENT\_ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
