# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.4 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  4:49 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Unknown identifier "Clock_period".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Cannot find object declaration.
# Error: COMP96_0085: TestBench/sixteen_bit_adder_TB.vhd : (57, 15): Time expression expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (58, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (58, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (59, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (59, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Unknown identifier "Clock_period".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Cannot find object declaration.
# Error: COMP96_0085: TestBench/sixteen_bit_adder_TB.vhd : (60, 15): Time expression expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (61, 24): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (61, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 18 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (60, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (60, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (61, 22): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (61, 13): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (63, 24): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (63, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 12 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (56, 5): Cannot find procedure "write" for these actuals.
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (57, 5): Cannot find procedure "write" for these actuals.
# Error: COMP96_0273: TestBench/sixteen_bit_adder_TB.vhd : (58, 5): Cannot find procedure "write" for these actuals.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Error: VLM_0009: TestBench/sixteen_bit_adder_TB.vhd : (69, 5): Architecture TB_ARCHITECTURE must be recompiled because entity alu.sixteen_bit_adder_tb has changed.
# Compile failure 4 Errors 3 Warnings  Analysis time :  0.1 [s]
# ULM: Warning: ULM_0021 Architecture `tb_architecture' of entity `alu.sixteen_bit_adder_tb' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/TestBench/sixteen_bit_adder_TB.vhd'.
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (63, 21): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (63, 12): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (64, 21): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (64, 12): String expected.
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Unknown identifier "to_hstring".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (65, 23): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (65, 12): String expected.
# Compile failure 12 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (52, 40): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (52, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 4 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0078: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Unknown identifier "to_string".
# Error: COMP96_0133: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Cannot find object declaration.
# Error: COMP96_0289: TestBench/sixteen_bit_adder_TB.vhd : (53, 40): Prefix of index must be an array.
# Error: COMP96_0086: TestBench/sixteen_bit_adder_TB.vhd : (53, 13): String expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Error: VLM_0009: TestBench/sixteen_bit_adder_TB.vhd : (61, 6): Architecture TB_ARCHITECTURE must be recompiled because entity alu.sixteen_bit_adder_tb has changed.
# Compile failure 5 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:03 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (50, 6): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (53, 3): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:05 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0019: TestBench/sixteen_bit_adder_TB.vhd : (38, 2): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/sixteen_bit_adder_TB.vhd : (38, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 2 Errors 5 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Error: COMP96_0019: TestBench/sixteen_bit_adder_TB.vhd : (38, 2): Keyword 'end' expected.
# Error: COMP96_0016: TestBench/sixteen_bit_adder_TB.vhd : (38, 9): Design unit declaration expected.
# Compile failure 2 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:08 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (20, 43): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:09 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0015: TestBench/sixteen_bit_adder_TB.vhd : (20, 43): ';' expected.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder sixteen_bit_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6189 kB (elbread=257 elab2=5793 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:20 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: COMP96_0100: TestBench/sixteen_bit_adder_TB.vhd : (34, 4): Actual parameter type in port map does not match the type of the formal port 'A'.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "Sum".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 3 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Error: COMP96_0078: 16-bit Adder.vhd : (24, 15): Unknown identifier "signed".
# Error: COMP96_0064: 16-bit Adder.vhd : (24, 15): Unknown type.
# Error: COMP96_0078: 16-bit Adder.vhd : (25, 15): Unknown identifier "signed".
# Error: COMP96_0064: 16-bit Adder.vhd : (25, 15): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (67, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_adder_TB.vhd : (30, 0): Types do not match for port "Sum".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 7 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 2 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Incorrect order of units detected.
# Automatic reorder and incremental recompilation of required units in progress.
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Error: COMP96_0019: 16-bit Subtractor.vhd : (72, 3): Keyword 'end' expected.
# Error: COMP96_0016: 16-bit Subtractor.vhd : (72, 4): Design unit declaration expected.
# Compile failure 2 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -reorder -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Top-level unit(s) detected:
# Configuration => TESTBENCH_FOR_full_adder
# Configuration => TESTBENCH_FOR_sixteen_bit_adder
# Entity => sixteen_bit_subtractor_TB
# Configuration => TESTBENCH_FOR_half_adder
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:25 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:26 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_adder_tb sixteen_bit_adder_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6213 kB (elbread=257 elab2=5816 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  5:36 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Error: COMP96_0100: 16-bit Subtractor.vhd : (70, 9): Actual parameter type in port map does not match the type of the formal port 'S'.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (38, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (38, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (38, 0): Types do not match for port "D".
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 6 Errors 4 Warnings  Analysis time :  0.3 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Error: COMP96_0078: 16-bit Subtractor.vhd : (69, 14): Unknown identifier "to_signed".
# Error: COMP96_0078: 16-bit Subtractor.vhd : (69, 24): Unknown identifier "to_integer".
# Error: COMP96_0133: 16-bit Subtractor.vhd : (69, 24): Cannot find object declaration.
# Compile failure 5 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (60, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (67, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0018: 16-bit Subtractor.vhd : (52, 5): Identifier expected.
# Error: COMP96_0018: 16-bit Subtractor.vhd : (70, 5): Identifier expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0018: 16-bit Subtractor.vhd : (52, 5): Identifier expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (59, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (59, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (63, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (63, 0): Types do not match for port "B".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (59, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (59, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Error: COMP96_0078: 16-bit Subtractor.vhd : (69, 9): Unknown identifier "Sum".
# Error: COMP96_0133: 16-bit Subtractor.vhd : (69, 9): Cannot find object declaration.
# Error: COMP96_0112: 16-bit Subtractor.vhd : (69, 9): "Sum" does not match the formal name.
# Compile failure 5 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (59, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "Sum".
# Compile failure 3 Errors 1 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (68, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (68, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Compile success 0 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (69, 0): Types do not match for port "B".
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (65, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (65, 0): Types do not match for port "B".
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Error: COMP96_0272: 16-bit Subtractor.vhd : (28, 15): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (28, 15): Unknown type.
# Error: COMP96_0272: 16-bit Subtractor.vhd : (29, 13): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (29, 13): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (66, 0): Types do not match for port "B".
# Compile failure 6 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (65, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (65, 0): Types do not match for port "B".
# Compile failure 2 Errors 0 Warnings  Analysis time :  15.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (65, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 2 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 2 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# Error: COMP96_0078: TestBench/sixteen_bit_subtractor_TB.vhd : (25, 16): Unknown identifier "SIGNED".
# Error: COMP96_0064: TestBench/sixteen_bit_subtractor_TB.vhd : (25, 16): Unknown type.
# Error: COMP96_0078: TestBench/sixteen_bit_subtractor_TB.vhd : (26, 14): Unknown identifier "SIGNED".
# Error: COMP96_0064: TestBench/sixteen_bit_subtractor_TB.vhd : (26, 14): Unknown type.
# Error: COMP96_0078: TestBench/sixteen_bit_subtractor_TB.vhd : (31, 22): Unknown identifier "SIGNED".
# Error: COMP96_0064: TestBench/sixteen_bit_subtractor_TB.vhd : (31, 22): Unknown type.
# Error: COMP96_0078: TestBench/sixteen_bit_subtractor_TB.vhd : (32, 16): Unknown identifier "SIGNED".
# Error: COMP96_0064: TestBench/sixteen_bit_subtractor_TB.vhd : (32, 16): Unknown type.
# Error: COMP96_0333: TestBench/sixteen_bit_subtractor_TB.vhd : (39, 11): Formal must be locally static name.
# Error: COMP96_0333: TestBench/sixteen_bit_subtractor_TB.vhd : (40, 11): Formal must be locally static name.
# Error: COMP96_0333: TestBench/sixteen_bit_subtractor_TB.vhd : (41, 11): Formal must be locally static name.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 11 Errors 5 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (68): Component /sixteen_bit_subtractor_TB/UUT/ADDER : sixteen_bit_adder not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__0/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__1/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__2/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__3/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__4/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__5/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__6/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__7/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__8/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__9/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__10/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__11/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__12/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__13/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__14/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__15/NOT_B_i : xor_gate not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5173 kB (elbread=256 elab2=4779 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:32 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (68): Component /sixteen_bit_subtractor_TB/UUT/ADDER : sixteen_bit_adder not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__0/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__1/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__2/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__3/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__4/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__5/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__6/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__7/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__8/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__9/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__10/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__11/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__12/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__13/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__14/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__15/NOT_B_i : xor_gate not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5173 kB (elbread=256 elab2=4779 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:32 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Subtractor.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# Compile success 0 Errors 2 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work alu -2002  $dsn/src/xor_gate.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/xor_gate.vhd
# Compile Entity "xor_gate"
# Compile Architecture "behavior" of Entity "xor_gate"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/xor_gate.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/xor_gate.vhd
# Compile Entity "xor_gate"
# Warning: COMP96_0994: xor_gate.vhd : (24, 1): Multiple entity "xor_gate" found in "c:/My_Designs/ece443_project1/ALU/src/xor_gate.vhd", "c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd".
# Compile Architecture "behavior" of Entity "xor_gate"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 6 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/xor_gate.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (61, 15): Unknown identifier "xor_gate".
# Error: COMP96_0134: 16-bit Subtractor.vhd : (61, 15): Cannot find component declaration.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/xor_gate.vhd
# Compile Entity "xor_gate"
# Warning: COMP96_0994: xor_gate.vhd : (24, 1): Multiple entity "xor_gate" found in "c:/My_Designs/ece443_project1/ALU/src/xor_gate.vhd", "c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd".
# Compile Architecture "behavior" of Entity "xor_gate"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 2 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (68, 0): Types do not match for port "A".
# Error: ELAB1_0021: 16-bit Subtractor.vhd : (68, 0): Types do not match for port "B".
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (40, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (40, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_subtractor_TB.vhd : (40, 0): Types do not match for port "D".
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 5 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (68): Component /sixteen_bit_subtractor_TB/UUT/ADDER : sixteen_bit_adder not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__0/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__1/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__2/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__3/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__4/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__5/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__6/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__7/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__8/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__9/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__10/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__11/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__12/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__13/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__14/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__15/NOT_B_i : xor_gate not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5173 kB (elbread=256 elab2=4779 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:38 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (68, 0): There is no default binding for component "sixteen_bit_adder". (Port "S" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 5 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (68): Component /sixteen_bit_subtractor_TB/UUT/ADDER : sixteen_bit_adder not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__0/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__1/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__2/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__3/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__4/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__5/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__6/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__7/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__8/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__9/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__10/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__11/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__12/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__13/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__14/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__15/NOT_B_i : xor_gate not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6196 kB (elbread=256 elab2=5802 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:40 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.2 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__0/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__1/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__2/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__3/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__4/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__5/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__6/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__7/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__8/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__9/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__10/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__11/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__12/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__13/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__14/NOT_B_i : xor_gate not bound.
# ELBREAD: Warning: ELBREAD_0037 16-bit Subtractor.vhd (61): Component /sixteen_bit_subtractor_TB/UUT/NOT_B__15/NOT_B_i : xor_gate not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6214 kB (elbread=257 elab2=5817 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:41 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6215 kB (elbread=257 elab2=5818 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:41 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (61, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 4 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "xor_gate"
# Warning: COMP96_0994: 16-bit Subtractor.vhd : (6, 1): Multiple entity "xor_gate" found in "c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd", "c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd".
# Compile Architecture "behavioral" of Entity "xor_gate"
# Compile Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (21, 15): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (21, 15): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (22, 13): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (22, 13): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (23, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (23, 18): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (47, 12): Unknown identifier "xor_gate".
# Error: COMP96_0134: 16-bit Subtractor.vhd : (47, 12): Cannot find component declaration.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 8 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "xor_gate"
# Warning: COMP96_0994: 16-bit Subtractor.vhd : (6, 1): Multiple entity "xor_gate" found in "c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd", "c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd".
# Compile Architecture "behavioral" of Entity "xor_gate"
# Compile Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (21, 15): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (21, 15): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (22, 13): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (22, 13): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (23, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (23, 18): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (47, 12): Unknown identifier "xor_gate".
# Error: COMP96_0134: 16-bit Subtractor.vhd : (47, 12): Cannot find component declaration.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 8 Errors 4 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Error: COMP96_0016: 16-bit Subtractor.vhd : (33, 1): Design unit declaration expected.
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_subtractor_TB sixteen_bit_subtractor_TB TB_architecture
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6215 kB (elbread=257 elab2=5818 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  7:54 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0143: 16-bit Subtractor.vhd : (74, 3): Object "B" cannot be written.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0143: 16-bit Subtractor.vhd : (74, 5): Object "B" cannot be written.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Error: COMP96_0078: 16-bit Subtractor.vhd : (4, 15): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (4, 15): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (5, 13): Unknown identifier "SIGNED".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (5, 13): Unknown type.
# Error: COMP96_0078: 16-bit Subtractor.vhd : (6, 18): Unknown identifier "std_logic".
# Error: COMP96_0064: 16-bit Subtractor.vhd : (6, 18): Unknown type.
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (26, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: COMP96_0118: 16-bit Subtractor.vhd : (34, 41): Keyword 'others' is not allowed in unconstrained array aggregate.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 7 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Warning: ELAB1_0026: 16-bit Subtractor.vhd : (49, 0): There is no default binding for component "xor_gate". (Port "y" is not on the entity).
# Error: COMP96_0118: 16-bit Subtractor.vhd : (57, 41): Keyword 'others' is not allowed in unconstrained array aggregate.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 4 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# Error: COMP96_0118: 16-bit Subtractor.vhd : (53, 41): Keyword 'others' is not allowed in unconstrained array aggregate.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 1 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "structural" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0078: 16-bit Multiplier.vhd : (20, 5): Unknown identifier "partial_product_0".
# Error: COMP96_0133: 16-bit Multiplier.vhd : (20, 5): Cannot find object declaration.
# Error: COMP96_0078: 16-bit Multiplier.vhd : (21, 5): Unknown identifier "partial_product_1".
# Error: COMP96_0133: 16-bit Multiplier.vhd : (21, 5): Cannot find object declaration.
# Error: COMP96_0078: 16-bit Multiplier.vhd : (28, 13): Unknown identifier "partial_product_0".
# Error: COMP96_0078: 16-bit Multiplier.vhd : (29, 13): Unknown identifier "partial_product_1".
# Error: COMP96_0367: 16-bit Multiplier.vhd : (27, 53): Improper array length (2). Expected length is 32.
# Error: COMP96_0133: 16-bit Multiplier.vhd : (28, 13): Cannot find object declaration.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (28, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0367: 16-bit Multiplier.vhd : (28, 36): Improper array length (2). Expected length is 32.
# Error: COMP96_0133: 16-bit Multiplier.vhd : (29, 13): Cannot find object declaration.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (29, 13): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 12 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "ClassicMult16"
# Compile Architecture "Behavioral" of Entity "ClassicMult16"
# Warning: ELAB1_0026: 16-bit Multiplier.vhd : (52, 0): There is no default binding for component "ClassicMultiplier". (No entity named "ClassicMultiplier" was found).
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "ClassicMult16"
# Compile Architecture "Behavioral" of Entity "ClassicMult16"
# Warning: ELAB1_0026: 16-bit Multiplier.vhd : (52, 0): There is no default binding for component "ClassicMultiplier". (No entity named "ClassicMultiplier" was found).
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "Multiplier"
# Compile Architecture "Behavioral" of Entity "Multiplier"
# Warning: DAGGEN_0001: 16-bit Multiplier.vhd : (18, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0111: 16-bit Multiplier.vhd : (14, 5): Labels do not match.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0078: 16-bit Multiplier.vhd : (28, 9): Unknown identifier "Result".
# Error: COMP96_0133: 16-bit Multiplier.vhd : (28, 9): Cannot find object declaration.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile failure 3 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Warning: DAGGEN_0001: 16-bit Multiplier.vhd : (18, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Warning: DAGGEN_0001: 16-bit Multiplier.vhd : (18, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 3 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:16 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:18 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 3 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:19 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0090: 16-bit Multiplier.vhd : (12, 32): Expected array type.
# Error: COMP96_0064: 16-bit Multiplier.vhd : (12, 22): Unknown type.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0090: 16-bit Multiplier.vhd : (19, 40): Expected array type.
# Error: COMP96_0064: 16-bit Multiplier.vhd : (19, 31): Unknown type.
# Error: COMP96_0289: 16-bit Multiplier.vhd : (24, 21): Prefix of index must be an array.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (28, 19): Undefined type of expression. Expected type 'SIGNED'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 25): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 16): Unknown type.
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 27): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 18): Unknown type.
# Error: COMP96_0333: TestBench/sixteen_bit_multiplier_TB.vhd : (35, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 11 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0090: 16-bit Multiplier.vhd : (12, 32): Expected array type.
# Error: COMP96_0064: 16-bit Multiplier.vhd : (12, 22): Unknown type.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 25): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 16): Unknown type.
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 27): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 18): Unknown type.
# Error: COMP96_0333: TestBench/sixteen_bit_multiplier_TB.vhd : (35, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 7 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 25): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (17, 16): Unknown type.
# Error: COMP96_0090: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 27): Expected array type.
# Error: COMP96_0064: TestBench/sixteen_bit_multiplier_TB.vhd : (24, 18): Unknown type.
# Error: COMP96_0333: TestBench/sixteen_bit_multiplier_TB.vhd : (35, 4): Formal must be locally static name.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 5 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: COMP96_0077: TestBench/sixteen_bit_multiplier_TB.vhd : (42, 8): Undefined type of expression. Expected type 'SIGNED'.
# Error: COMP96_0077: TestBench/sixteen_bit_multiplier_TB.vhd : (43, 8): Undefined type of expression. Expected type 'SIGNED'.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 2 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: COMP96_0077: TestBench/sixteen_bit_multiplier_TB.vhd : (42, 8): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Error: COMP96_0077: TestBench/sixteen_bit_multiplier_TB.vhd : (43, 8): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile failure 5 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile failure 6 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Multiplier.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:29 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier Behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:30 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sixteen_bit_multiplier,  Process: line__18.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0289: 16-bit Multiplier.vhd : (32, 35): Prefix of index must be an array.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (32, 35): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile failure 8 Errors 2 Warnings  Analysis time :  0.2 [s]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `alu.sixteen_bit_multiplier' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/16-bit Multiplier.vhd'.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0289: 16-bit Multiplier.vhd : (37, 47): Prefix of index must be an array.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (37, 47): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 2 Errors 2 Warnings  Analysis time :  0.2 [s]
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `alu.sixteen_bit_multiplier' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/16-bit Multiplier.vhd'.
asim -O5 +access +r +m+sixteen_bit_multiplier sixteen_bit_multiplier behavioral
# ELBREAD: Elaboration process.
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `alu.sixteen_bit_multiplier' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/16-bit Multiplier.vhd'.
# ELBREAD: Error: Architecture 'behavioral' of entity 'sixteen_bit_multiplier' not found in library 'alu'.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
# ULM: Warning: ULM_0021 Architecture `behavioral' of entity `alu.sixteen_bit_multiplier' is not up-to-date. Please recompile file `c:\My_Designs\ece443_project1\ALU/src/16-bit Multiplier.vhd'.
# Error: VSIM: cannot select specified top-level
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0289: 16-bit Multiplier.vhd : (40, 51): Prefix of index must be an array.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (40, 51): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 2 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0015: 16-bit Multiplier.vhd : (41, 48): ';' expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (41, 48): Keyword 'end' expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (48, 25): Keyword 'if' expected.
# Error: COMP96_0015: 16-bit Multiplier.vhd : (48, 25): ';' expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (48, 29): Keyword 'end' expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (51, 21): Keyword 'loop' expected.
# Error: COMP96_0036: 16-bit Multiplier.vhd : (51, 23): Boolean expression expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (53, 13): Keyword 'process' expected.
# Error: COMP96_0019: 16-bit Multiplier.vhd : (56, 9): Keyword 'end' expected.
# Error: COMP96_0016: 16-bit Multiplier.vhd : (56, 13): Design unit declaration expected.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 10 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier_tb sixteen_bit_multiplier_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:34 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sixteen_bit_multiplier_tb/UUT,  Process: line__18.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier_tb sixteen_bit_multiplier_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5150 kB (elbread=256 elab2=4756 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:35 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sixteen_bit_multiplier_tb/UUT,  Process: line__18.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0272: 16-bit Multiplier.vhd : (13, 19): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (13, 19): Unknown type.
# Error: COMP96_0272: 16-bit Multiplier.vhd : (14, 22): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (14, 22): Unknown type.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 4 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0272: 16-bit Multiplier.vhd : (13, 19): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (13, 19): Unknown type.
# Error: COMP96_0272: 16-bit Multiplier.vhd : (14, 22): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (14, 22): Unknown type.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 4 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "A".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "B".
# Error: ELAB1_0021: ../src/TestBench/sixteen_bit_multiplier_TB.vhd : (31, 0): Types do not match for port "Result".
# Compile failure 6 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
asim -O5 +access +r +m+sixteen_bit_multiplier_tb sixteen_bit_multiplier_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Multiplier.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5172 kB (elbread=256 elab2=4778 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:37 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sixteen_bit_multiplier_tb sixteen_bit_multiplier_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
acom -O3 -e 100 -work alu -2002  "$dsn/src/16-bit Multiplier.vhd" $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5172 kB (elbread=256 elab2=4778 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\ece443_project1\ALU\src\wave.asdb
#  8:38 PM, Tuesday, October 24, 2023
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0753: 16-bit Multiplier.vhd : (22, 52): Cannot find the "*" operator with operands denoted with the "[STD_ULOGIC, STD_ULOGIC]" signature.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (22, 31): Undefined type of expression. Expected type 'SIGNED'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 2 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Error: COMP96_0272: 16-bit Multiplier.vhd : (12, 19): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (12, 19): Unknown type.
# Error: COMP96_0272: 16-bit Multiplier.vhd : (13, 22): Ambiguous reference to type "SIGNED".
# Error: COMP96_0064: 16-bit Multiplier.vhd : (13, 22): Unknown type.
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# Error: COMP96_0753: 16-bit Multiplier.vhd : (24, 52): Cannot find the "*" operator with operands denoted with the "[STD_ULOGIC, STD_ULOGIC]" signature.
# Error: COMP96_0077: 16-bit Multiplier.vhd : (24, 31): Undefined type of expression. Expected type 'SIGNED'.
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile failure 6 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
# Compile Entity "half_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "half_adder_tb"
# Compile Configuration "TESTBENCH_FOR_half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/full_adder_TB.vhd
# Compile Entity "full_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "full_adder_tb"
# Compile Configuration "TESTBENCH_FOR_full_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_subtractor_TB.vhd
# Compile Entity "sixteen_bit_subtractor_TB"
# Compile Architecture "TB_architecture" of Entity "sixteen_bit_subtractor_TB"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_adder_TB.vhd
# Compile Entity "sixteen_bit_adder_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_adder_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Compile Entity "sixteen_bit_multiplier_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "sixteen_bit_multiplier_tb"
# Compile Configuration "TESTBENCH_FOR_sixteen_bit_multiplier"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd" "$dsn/src/Full Adder.vhd" "$dsn/src/16-bit Adder.vhd" "$dsn/src/16-bit Subtractor.vhd" "$dsn/src/16-bit Multiplexer.vhd" "$dsn/src/16-bit Multiplier.vhd" $dsn/src/ALU.vhd $dsn/src/TestBench/half_adder_TB.vhd $dsn/src/TestBench/full_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_subtractor_TB.vhd $dsn/src/TestBench/sixteen_bit_adder_TB.vhd $dsn/src/TestBench/sixteen_bit_multiplier_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: c:/My_Designs/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_adder"
# Compile Architecture "structural" of Entity "half_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Adder.vhd
# Compile Entity "sixteen_bit_adder"
# Compile Architecture "structural" of Entity "sixteen_bit_adder"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Subtractor.vhd
# Compile Entity "sixteen_bit_subtractor"
# Compile Architecture "structural" of Entity "sixteen_bit_subtractor"
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplexer.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/16-bit Multiplier.vhd
# Compile Entity "sixteen_bit_multiplier"
# Compile Architecture "Behavioral" of Entity "sixteen_bit_multiplier"
# File: c:/My_Designs/ece443_project1/ALU/src/ALU.vhd
# Warning: COMP96_0003: Source file "c:/My_Designs/ece443_project1/ALU/src/ALU.vhd" is empty.
# File: c:/My_Designs/ece443_project1/ALU/src/TestBench/half_adder_TB.vhd
