{
  "module_name": "imx334.c",
  "hash_id": "e74c5c908905debf60524c7044aac777484c38bd00a19f04ae35b475707156a1",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/imx334.c",
  "human_readable_source": "\n \n#include <asm/unaligned.h>\n\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-fwnode.h>\n#include <media/v4l2-subdev.h>\n\n \n#define IMX334_REG_MODE_SELECT\t0x3000\n#define IMX334_MODE_STANDBY\t0x01\n#define IMX334_MODE_STREAMING\t0x00\n\n \n#define IMX334_REG_LPFR\t\t0x3030\n\n \n#define IMX334_REG_ID\t\t0x3044\n#define IMX334_ID\t\t0x1e\n\n \n#define IMX334_REG_SHUTTER\t0x3058\n#define IMX334_EXPOSURE_MIN\t1\n#define IMX334_EXPOSURE_OFFSET\t5\n#define IMX334_EXPOSURE_STEP\t1\n#define IMX334_EXPOSURE_DEFAULT\t0x0648\n\n \n#define IMX334_REG_AGAIN\t0x30e8\n#define IMX334_AGAIN_MIN\t0\n#define IMX334_AGAIN_MAX\t240\n#define IMX334_AGAIN_STEP\t1\n#define IMX334_AGAIN_DEFAULT\t0\n\n \n#define IMX334_REG_HOLD\t\t0x3001\n\n \n#define IMX334_INCLK_RATE\t24000000\n\n \n#define IMX334_LINK_FREQ_891M\t891000000\n#define IMX334_LINK_FREQ_445M\t445500000\n#define IMX334_NUM_DATA_LANES\t4\n\n#define IMX334_REG_MIN\t\t0x00\n#define IMX334_REG_MAX\t\t0xfffff\n\n \nstruct imx334_reg {\n\tu16 address;\n\tu8 val;\n};\n\n \nstruct imx334_reg_list {\n\tu32 num_of_regs;\n\tconst struct imx334_reg *regs;\n};\n\n \nstruct imx334_mode {\n\tu32 width;\n\tu32 height;\n\tu32 hblank;\n\tu32 vblank;\n\tu32 vblank_min;\n\tu32 vblank_max;\n\tu64 pclk;\n\tu32 link_freq_idx;\n\tstruct imx334_reg_list reg_list;\n};\n\n \nstruct imx334 {\n\tstruct device *dev;\n\tstruct i2c_client *client;\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct gpio_desc *reset_gpio;\n\tstruct clk *inclk;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\tstruct v4l2_ctrl *link_freq_ctrl;\n\tstruct v4l2_ctrl *pclk_ctrl;\n\tstruct v4l2_ctrl *hblank_ctrl;\n\tstruct v4l2_ctrl *vblank_ctrl;\n\tstruct {\n\t\tstruct v4l2_ctrl *exp_ctrl;\n\t\tstruct v4l2_ctrl *again_ctrl;\n\t};\n\tu32 vblank;\n\tconst struct imx334_mode *cur_mode;\n\tstruct mutex mutex;\n\tunsigned long menu_skip_mask;\n\tu32 cur_code;\n\tbool streaming;\n};\n\nstatic const s64 link_freq[] = {\n\tIMX334_LINK_FREQ_891M,\n\tIMX334_LINK_FREQ_445M,\n};\n\n \nstatic const struct imx334_reg mode_1920x1080_regs[] = {\n\t{0x3000, 0x01},\n\t{0x3018, 0x04},\n\t{0x3030, 0xca},\n\t{0x3031, 0x08},\n\t{0x3032, 0x00},\n\t{0x3034, 0x4c},\n\t{0x3035, 0x04},\n\t{0x302c, 0xf0},\n\t{0x302d, 0x03},\n\t{0x302e, 0x80},\n\t{0x302f, 0x07},\n\t{0x3074, 0xcc},\n\t{0x3075, 0x02},\n\t{0x308e, 0xcd},\n\t{0x308f, 0x02},\n\t{0x3076, 0x38},\n\t{0x3077, 0x04},\n\t{0x3090, 0x38},\n\t{0x3091, 0x04},\n\t{0x3308, 0x38},\n\t{0x3309, 0x04},\n\t{0x30C6, 0x00},\n\t{0x30c7, 0x00},\n\t{0x30ce, 0x00},\n\t{0x30cf, 0x00},\n\t{0x30d8, 0x18},\n\t{0x30d9, 0x0a},\n\t{0x304c, 0x00},\n\t{0x304e, 0x00},\n\t{0x304f, 0x00},\n\t{0x3050, 0x00},\n\t{0x30b6, 0x00},\n\t{0x30b7, 0x00},\n\t{0x3116, 0x08},\n\t{0x3117, 0x00},\n\t{0x31a0, 0x20},\n\t{0x31a1, 0x0f},\n\t{0x300c, 0x3b},\n\t{0x300d, 0x29},\n\t{0x314c, 0x29},\n\t{0x314d, 0x01},\n\t{0x315a, 0x06},\n\t{0x3168, 0xa0},\n\t{0x316a, 0x7e},\n\t{0x319e, 0x02},\n\t{0x3199, 0x00},\n\t{0x319d, 0x00},\n\t{0x31dd, 0x03},\n\t{0x3300, 0x00},\n\t{0x341c, 0xff},\n\t{0x341d, 0x01},\n\t{0x3a01, 0x03},\n\t{0x3a18, 0x7f},\n\t{0x3a19, 0x00},\n\t{0x3a1a, 0x37},\n\t{0x3a1b, 0x00},\n\t{0x3a1c, 0x37},\n\t{0x3a1d, 0x00},\n\t{0x3a1e, 0xf7},\n\t{0x3a1f, 0x00},\n\t{0x3a20, 0x3f},\n\t{0x3a21, 0x00},\n\t{0x3a20, 0x6f},\n\t{0x3a21, 0x00},\n\t{0x3a20, 0x3f},\n\t{0x3a21, 0x00},\n\t{0x3a20, 0x5f},\n\t{0x3a21, 0x00},\n\t{0x3a20, 0x2f},\n\t{0x3a21, 0x00},\n\t{0x3078, 0x02},\n\t{0x3079, 0x00},\n\t{0x307a, 0x00},\n\t{0x307b, 0x00},\n\t{0x3080, 0x02},\n\t{0x3081, 0x00},\n\t{0x3082, 0x00},\n\t{0x3083, 0x00},\n\t{0x3088, 0x02},\n\t{0x3094, 0x00},\n\t{0x3095, 0x00},\n\t{0x3096, 0x00},\n\t{0x309b, 0x02},\n\t{0x309c, 0x00},\n\t{0x309d, 0x00},\n\t{0x309e, 0x00},\n\t{0x30a4, 0x00},\n\t{0x30a5, 0x00},\n\t{0x3288, 0x21},\n\t{0x328a, 0x02},\n\t{0x3414, 0x05},\n\t{0x3416, 0x18},\n\t{0x35Ac, 0x0e},\n\t{0x3648, 0x01},\n\t{0x364a, 0x04},\n\t{0x364c, 0x04},\n\t{0x3678, 0x01},\n\t{0x367c, 0x31},\n\t{0x367e, 0x31},\n\t{0x3708, 0x02},\n\t{0x3714, 0x01},\n\t{0x3715, 0x02},\n\t{0x3716, 0x02},\n\t{0x3717, 0x02},\n\t{0x371c, 0x3d},\n\t{0x371d, 0x3f},\n\t{0x372c, 0x00},\n\t{0x372d, 0x00},\n\t{0x372e, 0x46},\n\t{0x372f, 0x00},\n\t{0x3730, 0x89},\n\t{0x3731, 0x00},\n\t{0x3732, 0x08},\n\t{0x3733, 0x01},\n\t{0x3734, 0xfe},\n\t{0x3735, 0x05},\n\t{0x375d, 0x00},\n\t{0x375e, 0x00},\n\t{0x375f, 0x61},\n\t{0x3760, 0x06},\n\t{0x3768, 0x1b},\n\t{0x3769, 0x1b},\n\t{0x376a, 0x1a},\n\t{0x376b, 0x19},\n\t{0x376c, 0x18},\n\t{0x376d, 0x14},\n\t{0x376e, 0x0f},\n\t{0x3776, 0x00},\n\t{0x3777, 0x00},\n\t{0x3778, 0x46},\n\t{0x3779, 0x00},\n\t{0x377a, 0x08},\n\t{0x377b, 0x01},\n\t{0x377c, 0x45},\n\t{0x377d, 0x01},\n\t{0x377e, 0x23},\n\t{0x377f, 0x02},\n\t{0x3780, 0xd9},\n\t{0x3781, 0x03},\n\t{0x3782, 0xf5},\n\t{0x3783, 0x06},\n\t{0x3784, 0xa5},\n\t{0x3788, 0x0f},\n\t{0x378a, 0xd9},\n\t{0x378b, 0x03},\n\t{0x378c, 0xeb},\n\t{0x378d, 0x05},\n\t{0x378e, 0x87},\n\t{0x378f, 0x06},\n\t{0x3790, 0xf5},\n\t{0x3792, 0x43},\n\t{0x3794, 0x7a},\n\t{0x3796, 0xa1},\n\t{0x37b0, 0x37},\n\t{0x3e04, 0x0e},\n\t{0x30e8, 0x50},\n\t{0x30e9, 0x00},\n\t{0x3e04, 0x0e},\n\t{0x3002, 0x00},\n};\n\n \nstatic const struct imx334_reg mode_3840x2160_regs[] = {\n\t{0x3000, 0x01},\n\t{0x3002, 0x00},\n\t{0x3018, 0x04},\n\t{0x37b0, 0x36},\n\t{0x304c, 0x00},\n\t{0x300c, 0x3b},\n\t{0x300d, 0x2a},\n\t{0x3034, 0x26},\n\t{0x3035, 0x02},\n\t{0x314c, 0x29},\n\t{0x314d, 0x01},\n\t{0x315a, 0x02},\n\t{0x3168, 0xa0},\n\t{0x316a, 0x7e},\n\t{0x3288, 0x21},\n\t{0x328a, 0x02},\n\t{0x302c, 0x3c},\n\t{0x302d, 0x00},\n\t{0x302e, 0x00},\n\t{0x302f, 0x0f},\n\t{0x3076, 0x70},\n\t{0x3077, 0x08},\n\t{0x3090, 0x70},\n\t{0x3091, 0x08},\n\t{0x30d8, 0x20},\n\t{0x30d9, 0x12},\n\t{0x3308, 0x70},\n\t{0x3309, 0x08},\n\t{0x3414, 0x05},\n\t{0x3416, 0x18},\n\t{0x35ac, 0x0e},\n\t{0x3648, 0x01},\n\t{0x364a, 0x04},\n\t{0x364c, 0x04},\n\t{0x3678, 0x01},\n\t{0x367c, 0x31},\n\t{0x367e, 0x31},\n\t{0x3708, 0x02},\n\t{0x3714, 0x01},\n\t{0x3715, 0x02},\n\t{0x3716, 0x02},\n\t{0x3717, 0x02},\n\t{0x371c, 0x3d},\n\t{0x371d, 0x3f},\n\t{0x372c, 0x00},\n\t{0x372d, 0x00},\n\t{0x372e, 0x46},\n\t{0x372f, 0x00},\n\t{0x3730, 0x89},\n\t{0x3731, 0x00},\n\t{0x3732, 0x08},\n\t{0x3733, 0x01},\n\t{0x3734, 0xfe},\n\t{0x3735, 0x05},\n\t{0x375d, 0x00},\n\t{0x375e, 0x00},\n\t{0x375f, 0x61},\n\t{0x3760, 0x06},\n\t{0x3768, 0x1b},\n\t{0x3769, 0x1b},\n\t{0x376a, 0x1a},\n\t{0x376b, 0x19},\n\t{0x376c, 0x18},\n\t{0x376d, 0x14},\n\t{0x376e, 0x0f},\n\t{0x3776, 0x00},\n\t{0x3777, 0x00},\n\t{0x3778, 0x46},\n\t{0x3779, 0x00},\n\t{0x377a, 0x08},\n\t{0x377b, 0x01},\n\t{0x377c, 0x45},\n\t{0x377d, 0x01},\n\t{0x377e, 0x23},\n\t{0x377f, 0x02},\n\t{0x3780, 0xd9},\n\t{0x3781, 0x03},\n\t{0x3782, 0xf5},\n\t{0x3783, 0x06},\n\t{0x3784, 0xa5},\n\t{0x3788, 0x0f},\n\t{0x378a, 0xd9},\n\t{0x378b, 0x03},\n\t{0x378c, 0xeb},\n\t{0x378d, 0x05},\n\t{0x378e, 0x87},\n\t{0x378f, 0x06},\n\t{0x3790, 0xf5},\n\t{0x3792, 0x43},\n\t{0x3794, 0x7a},\n\t{0x3796, 0xa1},\n\t{0x3e04, 0x0e},\n\t{0x319e, 0x00},\n\t{0x3a00, 0x01},\n\t{0x3a18, 0xbf},\n\t{0x3a19, 0x00},\n\t{0x3a1a, 0x67},\n\t{0x3a1b, 0x00},\n\t{0x3a1c, 0x6f},\n\t{0x3a1d, 0x00},\n\t{0x3a1e, 0xd7},\n\t{0x3a1f, 0x01},\n\t{0x3a20, 0x6f},\n\t{0x3a21, 0x00},\n\t{0x3a22, 0xcf},\n\t{0x3a23, 0x00},\n\t{0x3a24, 0x6f},\n\t{0x3a25, 0x00},\n\t{0x3a26, 0xb7},\n\t{0x3a27, 0x00},\n\t{0x3a28, 0x5f},\n\t{0x3a29, 0x00},\n};\n\nstatic const struct imx334_reg raw10_framefmt_regs[] = {\n\t{0x3050, 0x00},\n\t{0x319d, 0x00},\n\t{0x341c, 0xff},\n\t{0x341d, 0x01},\n};\n\nstatic const struct imx334_reg raw12_framefmt_regs[] = {\n\t{0x3050, 0x01},\n\t{0x319d, 0x01},\n\t{0x341c, 0x47},\n\t{0x341d, 0x00},\n};\n\nstatic const u32 imx334_mbus_codes[] = {\n\tMEDIA_BUS_FMT_SRGGB12_1X12,\n\tMEDIA_BUS_FMT_SRGGB10_1X10,\n};\n\n \nstatic const struct imx334_mode supported_modes[] = {\n\t{\n\t\t.width = 3840,\n\t\t.height = 2160,\n\t\t.hblank = 560,\n\t\t.vblank = 2340,\n\t\t.vblank_min = 90,\n\t\t.vblank_max = 132840,\n\t\t.pclk = 594000000,\n\t\t.link_freq_idx = 0,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_3840x2160_regs),\n\t\t\t.regs = mode_3840x2160_regs,\n\t\t},\n\t}, {\n\t\t.width = 1920,\n\t\t.height = 1080,\n\t\t.hblank = 2480,\n\t\t.vblank = 1170,\n\t\t.vblank_min = 45,\n\t\t.vblank_max = 132840,\n\t\t.pclk = 297000000,\n\t\t.link_freq_idx = 1,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1920x1080_regs),\n\t\t\t.regs = mode_1920x1080_regs,\n\t\t},\n\t},\n};\n\n \nstatic inline struct imx334 *to_imx334(struct v4l2_subdev *subdev)\n{\n\treturn container_of(subdev, struct imx334, sd);\n}\n\n \nstatic int imx334_read_reg(struct imx334 *imx334, u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx334->sd);\n\tstruct i2c_msg msgs[2] = {0};\n\tu8 addr_buf[2] = {0};\n\tu8 data_buf[4] = {0};\n\tint ret;\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = ARRAY_SIZE(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = data_buf;\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_le32(data_buf);\n\n\treturn 0;\n}\n\n \nstatic int imx334_write_reg(struct imx334 *imx334, u16 reg, u32 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx334->sd);\n\tu8 buf[6] = {0};\n\n\tif (WARN_ON(len > 4))\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_le32(val, buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int imx334_write_regs(struct imx334 *imx334,\n\t\t\t     const struct imx334_reg *regs, u32 len)\n{\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = imx334_write_reg(imx334, regs[i].address, 1, regs[i].val);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx334_update_controls(struct imx334 *imx334,\n\t\t\t\t  const struct imx334_mode *mode)\n{\n\tint ret;\n\n\tret = __v4l2_ctrl_s_ctrl(imx334->link_freq_ctrl, mode->link_freq_idx);\n\tif (ret)\n\t\treturn ret;\n\n\tret = __v4l2_ctrl_modify_range(imx334->pclk_ctrl, mode->pclk,\n\t\t\t\t       mode->pclk, 1, mode->pclk);\n\tif (ret)\n\t\treturn ret;\n\n\tret = __v4l2_ctrl_modify_range(imx334->hblank_ctrl, mode->hblank,\n\t\t\t\t       mode->hblank, 1, mode->hblank);\n\tif (ret)\n\t\treturn ret;\n\n\tret =  __v4l2_ctrl_modify_range(imx334->vblank_ctrl, mode->vblank_min,\n\t\t\t\t\tmode->vblank_max, 1, mode->vblank);\n\tif (ret)\n\t\treturn ret;\n\n\treturn __v4l2_ctrl_s_ctrl(imx334->vblank_ctrl, mode->vblank);\n}\n\n \nstatic int imx334_update_exp_gain(struct imx334 *imx334, u32 exposure, u32 gain)\n{\n\tu32 lpfr, shutter;\n\tint ret;\n\n\tlpfr = imx334->vblank + imx334->cur_mode->height;\n\tshutter = lpfr - exposure;\n\n\tdev_dbg(imx334->dev, \"Set long exp %u analog gain %u sh0 %u lpfr %u\",\n\t\texposure, gain, shutter, lpfr);\n\n\tret = imx334_write_reg(imx334, IMX334_REG_HOLD, 1, 1);\n\tif (ret)\n\t\treturn ret;\n\n\tret = imx334_write_reg(imx334, IMX334_REG_LPFR, 3, lpfr);\n\tif (ret)\n\t\tgoto error_release_group_hold;\n\n\tret = imx334_write_reg(imx334, IMX334_REG_SHUTTER, 3, shutter);\n\tif (ret)\n\t\tgoto error_release_group_hold;\n\n\tret = imx334_write_reg(imx334, IMX334_REG_AGAIN, 1, gain);\n\nerror_release_group_hold:\n\timx334_write_reg(imx334, IMX334_REG_HOLD, 1, 0);\n\n\treturn ret;\n}\n\n \nstatic int imx334_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct imx334 *imx334 =\n\t\tcontainer_of(ctrl->handler, struct imx334, ctrl_handler);\n\tu32 analog_gain;\n\tu32 exposure;\n\tint ret;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\timx334->vblank = imx334->vblank_ctrl->val;\n\n\t\tdev_dbg(imx334->dev, \"Received vblank %u, new lpfr %u\",\n\t\t\timx334->vblank,\n\t\t\timx334->vblank + imx334->cur_mode->height);\n\n\t\tret = __v4l2_ctrl_modify_range(imx334->exp_ctrl,\n\t\t\t\t\t       IMX334_EXPOSURE_MIN,\n\t\t\t\t\t       imx334->vblank +\n\t\t\t\t\t       imx334->cur_mode->height -\n\t\t\t\t\t       IMX334_EXPOSURE_OFFSET,\n\t\t\t\t\t       1, IMX334_EXPOSURE_DEFAULT);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\n\t\t \n\t\tif (!pm_runtime_get_if_in_use(imx334->dev))\n\t\t\treturn 0;\n\n\t\texposure = ctrl->val;\n\t\tanalog_gain = imx334->again_ctrl->val;\n\n\t\tdev_dbg(imx334->dev, \"Received exp %u analog gain %u\",\n\t\t\texposure, analog_gain);\n\n\t\tret = imx334_update_exp_gain(imx334, exposure, analog_gain);\n\n\t\tpm_runtime_put(imx334->dev);\n\n\t\tbreak;\n\tcase V4L2_CID_PIXEL_RATE:\n\tcase V4L2_CID_LINK_FREQ:\n\tcase V4L2_CID_HBLANK:\n\t\tret = 0;\n\t\tbreak;\n\tdefault:\n\t\tdev_err(imx334->dev, \"Invalid control %d\", ctrl->id);\n\t\tret = -EINVAL;\n\t}\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_ctrl_ops imx334_ctrl_ops = {\n\t.s_ctrl = imx334_set_ctrl,\n};\n\nstatic int imx334_get_format_code(struct imx334 *imx334, u32 code)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(imx334_mbus_codes); i++) {\n\t\tif (imx334_mbus_codes[i] == code)\n\t\t\treturn imx334_mbus_codes[i];\n\t}\n\n\treturn imx334_mbus_codes[0];\n}\n\n \nstatic int imx334_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tif (code->index >= ARRAY_SIZE(imx334_mbus_codes))\n\t\treturn -EINVAL;\n\n\tcode->code = imx334_mbus_codes[code->index];\n\n\treturn 0;\n}\n\n \nstatic int imx334_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fsize)\n{\n\tstruct imx334 *imx334 = to_imx334(sd);\n\tu32 code;\n\n\tif (fsize->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tcode = imx334_get_format_code(imx334, fsize->code);\n\n\tif (fsize->code != code)\n\t\treturn -EINVAL;\n\n\tfsize->min_width = supported_modes[fsize->index].width;\n\tfsize->max_width = fsize->min_width;\n\tfsize->min_height = supported_modes[fsize->index].height;\n\tfsize->max_height = fsize->min_height;\n\n\treturn 0;\n}\n\n \nstatic void imx334_fill_pad_format(struct imx334 *imx334,\n\t\t\t\t   const struct imx334_mode *mode,\n\t\t\t\t   struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.field = V4L2_FIELD_NONE;\n\tfmt->format.colorspace = V4L2_COLORSPACE_RAW;\n\tfmt->format.ycbcr_enc = V4L2_YCBCR_ENC_DEFAULT;\n\tfmt->format.quantization = V4L2_QUANTIZATION_DEFAULT;\n\tfmt->format.xfer_func = V4L2_XFER_FUNC_NONE;\n}\n\n \nstatic int imx334_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx334 *imx334 = to_imx334(sd);\n\n\tmutex_lock(&imx334->mutex);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\tfmt->format.code = imx334->cur_code;\n\t\timx334_fill_pad_format(imx334, imx334->cur_mode, fmt);\n\t}\n\n\tmutex_unlock(&imx334->mutex);\n\n\treturn 0;\n}\n\n \nstatic int imx334_set_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx334 *imx334 = to_imx334(sd);\n\tconst struct imx334_mode *mode;\n\tint ret = 0;\n\n\tmutex_lock(&imx334->mutex);\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width, fmt->format.height);\n\n\timx334_fill_pad_format(imx334, mode, fmt);\n\tfmt->format.code = imx334_get_format_code(imx334, fmt->format.code);\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tstruct v4l2_mbus_framefmt *framefmt;\n\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else if (imx334->cur_mode != mode || imx334->cur_code != fmt->format.code) {\n\t\timx334->cur_code = fmt->format.code;\n\t\tret = imx334_update_controls(imx334, mode);\n\t\tif (!ret)\n\t\t\timx334->cur_mode = mode;\n\t}\n\n\tmutex_unlock(&imx334->mutex);\n\n\treturn ret;\n}\n\n \nstatic int imx334_init_pad_cfg(struct v4l2_subdev *sd,\n\t\t\t       struct v4l2_subdev_state *sd_state)\n{\n\tstruct imx334 *imx334 = to_imx334(sd);\n\tstruct v4l2_subdev_format fmt = { 0 };\n\n\tfmt.which = sd_state ? V4L2_SUBDEV_FORMAT_TRY : V4L2_SUBDEV_FORMAT_ACTIVE;\n\n\tmutex_lock(&imx334->mutex);\n\n\timx334_fill_pad_format(imx334, imx334->cur_mode, &fmt);\n\n\t__v4l2_ctrl_modify_range(imx334->link_freq_ctrl, 0,\n\t\t\t\t __fls(imx334->menu_skip_mask),\n\t\t\t\t ~(imx334->menu_skip_mask),\n\t\t\t\t __ffs(imx334->menu_skip_mask));\n\n\tmutex_unlock(&imx334->mutex);\n\n\treturn imx334_set_pad_format(sd, sd_state, &fmt);\n}\n\nstatic int imx334_set_framefmt(struct imx334 *imx334)\n{\n\tswitch (imx334->cur_code) {\n\tcase MEDIA_BUS_FMT_SRGGB10_1X10:\n\t\treturn imx334_write_regs(imx334, raw10_framefmt_regs,\n\t\t\t\t\t ARRAY_SIZE(raw10_framefmt_regs));\n\n\tcase MEDIA_BUS_FMT_SRGGB12_1X12:\n\t\treturn imx334_write_regs(imx334, raw12_framefmt_regs,\n\t\t\t\t\t ARRAY_SIZE(raw12_framefmt_regs));\n\t}\n\n\treturn -EINVAL;\n}\n\n \nstatic int imx334_start_streaming(struct imx334 *imx334)\n{\n\tconst struct imx334_reg_list *reg_list;\n\tint ret;\n\n\t \n\treg_list = &imx334->cur_mode->reg_list;\n\tret = imx334_write_regs(imx334, reg_list->regs,\n\t\t\t\treg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"fail to write initial registers\");\n\t\treturn ret;\n\t}\n\n\tret = imx334_set_framefmt(imx334);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"%s failed to set frame format: %d\\n\",\n\t\t\t__func__, ret);\n\t\treturn ret;\n\t}\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(imx334->sd.ctrl_handler);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"fail to setup handler\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = imx334_write_reg(imx334, IMX334_REG_MODE_SELECT,\n\t\t\t       1, IMX334_MODE_STREAMING);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"fail to start streaming\");\n\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx334_stop_streaming(struct imx334 *imx334)\n{\n\treturn imx334_write_reg(imx334, IMX334_REG_MODE_SELECT,\n\t\t\t\t1, IMX334_MODE_STANDBY);\n}\n\n \nstatic int imx334_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct imx334 *imx334 = to_imx334(sd);\n\tint ret;\n\n\tmutex_lock(&imx334->mutex);\n\n\tif (imx334->streaming == enable) {\n\t\tmutex_unlock(&imx334->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(imx334->dev);\n\t\tif (ret < 0)\n\t\t\tgoto error_unlock;\n\n\t\tret = imx334_start_streaming(imx334);\n\t\tif (ret)\n\t\t\tgoto error_power_off;\n\t} else {\n\t\timx334_stop_streaming(imx334);\n\t\tpm_runtime_put(imx334->dev);\n\t}\n\n\timx334->streaming = enable;\n\n\tmutex_unlock(&imx334->mutex);\n\n\treturn 0;\n\nerror_power_off:\n\tpm_runtime_put(imx334->dev);\nerror_unlock:\n\tmutex_unlock(&imx334->mutex);\n\n\treturn ret;\n}\n\n \nstatic int imx334_detect(struct imx334 *imx334)\n{\n\tint ret;\n\tu32 val;\n\n\tret = imx334_read_reg(imx334, IMX334_REG_ID, 2, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != IMX334_ID) {\n\t\tdev_err(imx334->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tIMX334_ID, val);\n\t\treturn -ENXIO;\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx334_parse_hw_config(struct imx334 *imx334)\n{\n\tstruct fwnode_handle *fwnode = dev_fwnode(imx334->dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tunsigned long rate;\n\tunsigned int i, j;\n\tint ret;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\t \n\timx334->reset_gpio = devm_gpiod_get_optional(imx334->dev, \"reset\",\n\t\t\t\t\t\t     GPIOD_OUT_LOW);\n\tif (IS_ERR(imx334->reset_gpio)) {\n\t\tdev_err(imx334->dev, \"failed to get reset gpio %ld\",\n\t\t\tPTR_ERR(imx334->reset_gpio));\n\t\treturn PTR_ERR(imx334->reset_gpio);\n\t}\n\n\t \n\timx334->inclk = devm_clk_get(imx334->dev, NULL);\n\tif (IS_ERR(imx334->inclk)) {\n\t\tdev_err(imx334->dev, \"could not get inclk\");\n\t\treturn PTR_ERR(imx334->inclk);\n\t}\n\n\trate = clk_get_rate(imx334->inclk);\n\tif (rate != IMX334_INCLK_RATE) {\n\t\tdev_err(imx334->dev, \"inclk frequency mismatch\");\n\t\treturn -EINVAL;\n\t}\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != IMX334_NUM_DATA_LANES) {\n\t\tdev_err(imx334->dev,\n\t\t\t\"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(imx334->dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto done_endpoint_free;\n\t}\n\n\tfor (i = 0; i < bus_cfg.nr_of_link_frequencies; i++) {\n\t\tfor (j = 0; j < ARRAY_SIZE(link_freq); j++) {\n\t\t\tif (bus_cfg.link_frequencies[i] == link_freq[j]) {\n\t\t\t\tset_bit(j, &imx334->menu_skip_mask);\n\t\t\t\tbreak;\n\t\t\t}\n\t\t}\n\n\t\tif (j == ARRAY_SIZE(link_freq)) {\n\t\t\tret = dev_err_probe(imx334->dev, -EINVAL,\n\t\t\t\t\t    \"no supported link freq found\\n\");\n\t\t\tgoto done_endpoint_free;\n\t\t}\n\t}\n\ndone_endpoint_free:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\n \nstatic const struct v4l2_subdev_video_ops imx334_video_ops = {\n\t.s_stream = imx334_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops imx334_pad_ops = {\n\t.init_cfg = imx334_init_pad_cfg,\n\t.enum_mbus_code = imx334_enum_mbus_code,\n\t.enum_frame_size = imx334_enum_frame_size,\n\t.get_fmt = imx334_get_pad_format,\n\t.set_fmt = imx334_set_pad_format,\n};\n\nstatic const struct v4l2_subdev_ops imx334_subdev_ops = {\n\t.video = &imx334_video_ops,\n\t.pad = &imx334_pad_ops,\n};\n\n \nstatic int imx334_power_on(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx334 *imx334 = to_imx334(sd);\n\tint ret;\n\n\tgpiod_set_value_cansleep(imx334->reset_gpio, 1);\n\n\tret = clk_prepare_enable(imx334->inclk);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"fail to enable inclk\");\n\t\tgoto error_reset;\n\t}\n\n\tusleep_range(18000, 20000);\n\n\treturn 0;\n\nerror_reset:\n\tgpiod_set_value_cansleep(imx334->reset_gpio, 0);\n\n\treturn ret;\n}\n\n \nstatic int imx334_power_off(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx334 *imx334 = to_imx334(sd);\n\n\tgpiod_set_value_cansleep(imx334->reset_gpio, 0);\n\n\tclk_disable_unprepare(imx334->inclk);\n\n\treturn 0;\n}\n\n \nstatic int imx334_init_controls(struct imx334 *imx334)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr = &imx334->ctrl_handler;\n\tconst struct imx334_mode *mode = imx334->cur_mode;\n\tu32 lpfr;\n\tint ret;\n\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 6);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tctrl_hdlr->lock = &imx334->mutex;\n\n\t \n\tlpfr = mode->vblank + mode->height;\n\timx334->exp_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t     &imx334_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     IMX334_EXPOSURE_MIN,\n\t\t\t\t\t     lpfr - IMX334_EXPOSURE_OFFSET,\n\t\t\t\t\t     IMX334_EXPOSURE_STEP,\n\t\t\t\t\t     IMX334_EXPOSURE_DEFAULT);\n\n\timx334->again_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t       &imx334_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_ANALOGUE_GAIN,\n\t\t\t\t\t       IMX334_AGAIN_MIN,\n\t\t\t\t\t       IMX334_AGAIN_MAX,\n\t\t\t\t\t       IMX334_AGAIN_STEP,\n\t\t\t\t\t       IMX334_AGAIN_DEFAULT);\n\n\tv4l2_ctrl_cluster(2, &imx334->exp_ctrl);\n\n\timx334->vblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&imx334_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_VBLANK,\n\t\t\t\t\t\tmode->vblank_min,\n\t\t\t\t\t\tmode->vblank_max,\n\t\t\t\t\t\t1, mode->vblank);\n\n\t \n\timx334->pclk_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t      &imx334_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_PIXEL_RATE,\n\t\t\t\t\t      mode->pclk, mode->pclk,\n\t\t\t\t\t      1, mode->pclk);\n\n\timx334->link_freq_ctrl = v4l2_ctrl_new_int_menu(ctrl_hdlr,\n\t\t\t\t\t\t\t&imx334_ctrl_ops,\n\t\t\t\t\t\t\tV4L2_CID_LINK_FREQ,\n\t\t\t\t\t\t\t__fls(imx334->menu_skip_mask),\n\t\t\t\t\t\t\t__ffs(imx334->menu_skip_mask),\n\t\t\t\t\t\t\tlink_freq);\n\n\tif (imx334->link_freq_ctrl)\n\t\timx334->link_freq_ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\timx334->hblank_ctrl = v4l2_ctrl_new_std(ctrl_hdlr,\n\t\t\t\t\t\t&imx334_ctrl_ops,\n\t\t\t\t\t\tV4L2_CID_HBLANK,\n\t\t\t\t\t\tIMX334_REG_MIN,\n\t\t\t\t\t\tIMX334_REG_MAX,\n\t\t\t\t\t\t1, mode->hblank);\n\tif (imx334->hblank_ctrl)\n\t\timx334->hblank_ctrl->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tif (ctrl_hdlr->error) {\n\t\tdev_err(imx334->dev, \"control init failed: %d\",\n\t\t\tctrl_hdlr->error);\n\t\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\t\treturn ctrl_hdlr->error;\n\t}\n\n\timx334->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\n \nstatic int imx334_probe(struct i2c_client *client)\n{\n\tstruct imx334 *imx334;\n\tint ret;\n\n\timx334 = devm_kzalloc(&client->dev, sizeof(*imx334), GFP_KERNEL);\n\tif (!imx334)\n\t\treturn -ENOMEM;\n\n\timx334->dev = &client->dev;\n\n\t \n\tv4l2_i2c_subdev_init(&imx334->sd, client, &imx334_subdev_ops);\n\n\tret = imx334_parse_hw_config(imx334);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"HW configuration is not supported\");\n\t\treturn ret;\n\t}\n\n\tmutex_init(&imx334->mutex);\n\n\tret = imx334_power_on(imx334->dev);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"failed to power-on the sensor\");\n\t\tgoto error_mutex_destroy;\n\t}\n\n\t \n\tret = imx334_detect(imx334);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"failed to find sensor: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\timx334->cur_mode = &supported_modes[__ffs(imx334->menu_skip_mask)];\n\timx334->cur_code = imx334_mbus_codes[0];\n\timx334->vblank = imx334->cur_mode->vblank;\n\n\tret = imx334_init_controls(imx334);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"failed to init controls: %d\", ret);\n\t\tgoto error_power_off;\n\t}\n\n\t \n\timx334->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\timx334->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\timx334->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&imx334->sd.entity, 1, &imx334->pad);\n\tif (ret) {\n\t\tdev_err(imx334->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&imx334->sd);\n\tif (ret < 0) {\n\t\tdev_err(imx334->dev,\n\t\t\t\"failed to register async subdev: %d\", ret);\n\t\tgoto error_media_entity;\n\t}\n\n\tpm_runtime_set_active(imx334->dev);\n\tpm_runtime_enable(imx334->dev);\n\tpm_runtime_idle(imx334->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&imx334->sd.entity);\nerror_handler_free:\n\tv4l2_ctrl_handler_free(imx334->sd.ctrl_handler);\nerror_power_off:\n\timx334_power_off(imx334->dev);\nerror_mutex_destroy:\n\tmutex_destroy(&imx334->mutex);\n\n\treturn ret;\n}\n\n \nstatic void imx334_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct imx334 *imx334 = to_imx334(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\n\tpm_runtime_disable(&client->dev);\n\tpm_runtime_suspended(&client->dev);\n\n\tmutex_destroy(&imx334->mutex);\n}\n\nstatic const struct dev_pm_ops imx334_pm_ops = {\n\tSET_RUNTIME_PM_OPS(imx334_power_off, imx334_power_on, NULL)\n};\n\nstatic const struct of_device_id imx334_of_match[] = {\n\t{ .compatible = \"sony,imx334\" },\n\t{ }\n};\n\nMODULE_DEVICE_TABLE(of, imx334_of_match);\n\nstatic struct i2c_driver imx334_driver = {\n\t.probe = imx334_probe,\n\t.remove = imx334_remove,\n\t.driver = {\n\t\t.name = \"imx334\",\n\t\t.pm = &imx334_pm_ops,\n\t\t.of_match_table = imx334_of_match,\n\t},\n};\n\nmodule_i2c_driver(imx334_driver);\n\nMODULE_DESCRIPTION(\"Sony imx334 sensor driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}