{
 "Device" : "GW1NZ-1",
 "Files" : [
  {
   "Path" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/ADC_receiver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/src/gowin_rpll_27_to_84.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [
  "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card"
 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/GuilhermeY/Github/GowinFPGA/GowinProjects/adc_card/impl/temp/rtl_parser.result",
 "Top" : "adc_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_2008"
}