<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>motor_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">30</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>motor_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>748f1a3d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>motor_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>748f1a3d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e5b3ab5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>ddr_data_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid_1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr_rst_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ddr_data_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_valid_2</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>read_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_rst_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_out_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_dir_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_en_1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_out_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_dir_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pul_en_2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ddr_motor_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motor_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pul_generate.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motor_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b380bbe6</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ddr_motor_ctrl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motor_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pul_generate.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/motor_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/data/motor_ctrl.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/data/motor_ctrl.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/src/motor_ctrl.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/src/motor_ctrl.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/motor_ctrl_v1_0/src/motor_ctrl_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/motor_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">motor_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>motor_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>23</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-12-26T12:10:53Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42088a46_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b24d7db_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd4e7b0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dcdbea_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65fc990a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a5a45b4_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27d16989_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dc3033_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2e3fd8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@261de9c5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f6b15f6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b015e1b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e5e6ff_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4d78ee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6304521d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1260b72a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a62b0b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee63ea8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc4a823_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@337a8c6b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c634eb2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae0e507_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec31b5f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@356bfeaf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fec35_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69af4017_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36791101_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5713fff2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4e2128_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc92609_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e143e9d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e36f99_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522b6c0f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@365c2352_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ea457e7_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@530f6b29_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4387955a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a991bcf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7924ade6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7680d854_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db11205_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3173d7a2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d83ecaa_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326c6ee8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39539c32_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4404ce58_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b8192f6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e7632ca_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e95b1ec_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7abe1837_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738831c7_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a44525e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426b8e5d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d614315_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f433f74_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fde45e2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b2286c5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a85f672_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9b0a666_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b733c26_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bb84341_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@503e42ac_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763d7cb5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac7537b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7885af09_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563d20a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b519a83_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cd10ef_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b9354d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@de7978e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226e400e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c8c8629_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b20741_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ed9205f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ddc5fc_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6353e6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27df3b24_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da9bbac_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe36685_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a0f4f0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4756e9a6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31635c4d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126b6ae9_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@185a4def_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45bb9f53_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a398be_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755c7fcf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6319ebdf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670624d2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7276f743_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5912ce6f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5ff096_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329a5b7a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208aae6d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6fb78f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e227e28_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c4fb891_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541c84fb_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a16476d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eb76198_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457cd2ee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19e81011_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f5351c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6996a4f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4405ee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3792fc33_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b834ba2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cd5639e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a76e1c3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b020e92_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cce604e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e51209e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79bed013_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f9bd0be_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf26f5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5aa11f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd2994b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d713147_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b8d87e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11e23d6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ba3eee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b873b1f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27249cdd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@418867ac_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cd29d56_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f040216_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d8c440_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb7d48b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b617382_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@abdda49_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@312530ad_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c5f45c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bec7ff7_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c64ba51_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1042c8ec_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50cf130a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d73b40_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c4a3f5a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@276f0920_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b41c78_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101d103c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391aec95_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3869a6d3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64f1a20e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55c5ab8a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c601b9b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45931753_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d6b464_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e670fc2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347ba414_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e77d8d5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ddf0365_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57def38b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28a67cee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423aa018_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee5b8a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42172b83_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b02f74_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739307dc_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f18cae7_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7f4874_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d29a7c0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc750fa_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@397faf5e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@764e05c5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d375104_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d914a8b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b3b956_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d978b31_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21c822d6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@186b8a27_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643d0b6b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ac83eb_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b0ac37_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5e9ce_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbad97e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5403d564_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477e5661_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c3c56d6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b24cc3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b97653e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1616967e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f2df8c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@746327ac_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b13546_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a5314d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d4175a5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aa03a48_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ca6e4cf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31dd5c02_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a057569_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b036ec_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5faae24a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381e12c4_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9bd2c3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b45bea1_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c77ce0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec68521_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c1e4f9_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0316c8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8208087_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74522b67_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7db76bb6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45335dce_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca71c41_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@361ccecb_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8821fef_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4982323e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29dd92c5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac06057_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426b7598_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fc5e4d4_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38182c47_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77735dce_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc2feef_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f0f940_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28956005_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed2d786_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e27bb6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf4ead3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197d1f93_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ada490e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@242cd950_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188b9f4a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148023d0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164680d6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466c72a5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1af05a01_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1125f3ea_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63024c28_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42efc429_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68006fc2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26a04e5a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1897eba_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d30c419_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b2aa1d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b7bc46_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@622f770d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706ac558_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec8abd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9d05f0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2f27c9_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61978c47_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c31a9dc_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16085d45_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@477e6d9e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9c23d2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8d8780_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c0a486a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d2e0d3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d99c9f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1070fd27_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e09ef4b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7939d283_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188a85b5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f96b79_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4bf2d7_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b01a1c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a9c79e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18f4ec1f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a7f2022_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c936873_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c134ee_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70257a23_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48a64e8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5908d74c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bff07f0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6ed74a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21feb7db_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a19e531_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d28b635_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f5379b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bf2016d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ed9e4b8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdd03fd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8433a12_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a6146f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eca5f0b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45ba4db2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e47c9d8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f77b33b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0133b9_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebaaf9f_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d6f155c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42085475_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33016ff8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18171827_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fb516de_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@460da254_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b91a0f2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b334_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0c1141_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395ccbad_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7def031d_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de7931e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f4280d4_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9e7e86_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7283b939_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@287b35a6_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a0e2b8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29eca1_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7361792e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f24cb1_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aae4d25_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177edae0_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ead169_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6be2b738_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b3c2b4_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b78324_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9d4865_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c790cf_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ab254e_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4ac989_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11ee70e2_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272cbb65_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4d0cbd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aadaac5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4994d622_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e9b81ce_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483a7422_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfd3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76b985ec_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bce18e3_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d72c22_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f43dfcd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1bd5d8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2da24de8_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc40812_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf3ad84_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19757017_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77393ac5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6799e37_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6096c2dd_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534af62a_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60507e14_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ef678c_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ac0606_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161dae5_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4df88b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2495f76b_ARCHIVE_LOCATION">e:/ZYNQ/ZYNQProject/ip_repo/motor_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1811074a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0dfa3796"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9eb65e2d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="a0a6f17f"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="bc70b10a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
