è„šæœ¬å¯åŠ¨äºŽ 2017å¹´06æœˆ01æ—¥ æ˜ŸæœŸå›› 22æ—¶28åˆ†17ç§’
[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake make IPDIR=~/connectalip build.kc705                                    m  mmake IPDIR=~/connectalip build.kc705                              bitgen[1m [0m[0m      uild[1m [0m[0m .kc705[?1l>
]2;make build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/../jni/topEnum.h
fatal: Needed a single revision
/bin/sh: 1: printf: 0x: not completely converted
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01_start/kc705/Makefile)
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv.new, /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv)
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h.new, /home/yhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

^Cmake[1]: *** [prebuild] ä¸­æ–­
make: *** [gen.kc705] ä¸­æ–­

[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake build[1m [0m[0m [?1l>
]2;make build]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
p4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser:1,table:1 /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4_14include /home/yhs/clickp4/src/clickp4.p4
Invoking preprocessor 
cpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4include /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-16 program /usr/local/share/p4c/p4include/v1model.p4
Parsing P4-14 program /home/yhs/clickp4/src/clickp4.p4
Converting to P4-16
Converter_0_DoConstantFolding
Converter_1_CheckHeaderTypes
Converter_2_TypeCheck
Converter_3_DiscoverStructure
Converter_4_ComputeCallGraph
Converter_5_Rewriter
Converter_6_FixExtracts
FrontEnd_0_PrettyPrint
FrontEnd_1_ValidateParsedProgram
FrontEnd_2_CreateBuiltins
FrontEnd_3_ResolveReferences
FrontEnd_4_ConstantFolding
FrontEnd_5_InstantiateDirectCalls
FrontEnd_6_ResolveReferences
FrontEnd_7_TypeInference
FrontEnd_8_BindTypeVariables
FrontEnd_9_ClearTypeMap
FrontEnd_10_TableKeyNames
FrontEnd_11_ConstantFolding
FrontEnd_12_StrengthReduction
FrontEnd_13_UselessCasts
FrontEnd_14_SimplifyControlFlow
FrontEnd_15_FrontEndDump
FrontEnd_16_RemoveAllUnusedDeclarations
FrontEnd_17_SimplifyParsers
FrontEnd_18_ResetHeaders
FrontEnd_19_UniqueNames
FrontEnd_20_MoveDeclarations
FrontEnd_21_MoveInitializers
FrontEnd_22_SideEffectOrdering
FrontEnd_23_SetHeaders
FrontEnd_24_SimplifyControlFlow
FrontEnd_25_MoveDeclarations
FrontEnd_26_SimplifyDefUse
FrontEnd_27_UniqueParameters
FrontEnd_28_SimplifyControlFlow
FrontEnd_29_SpecializeAll
FrontEnd_30_RemoveParserControlFlow
FrontEnd_31_FrontEndLast
MidEnd_0_RemoveReturns
MidEnd_1_MoveConstructors
MidEnd_2_RemoveAllUnusedDeclarations
MidEnd_3_ClearTypeMap
MidEnd_4_Evaluator
Writing program to ./clickp4-MidEnd_4_Evaluator.p4
MidEnd_5_Inline
MidEnd_6_InlineActions
MidEnd_7_LocalizeAllActions
MidEnd_8_UniqueNames
MidEnd_9_UniqueParameters
MidEnd_10_SimplifyControlFlow
MidEnd_11_RemoveActionParameters
MidEnd_12_SimplifyKey
MidEnd_13_ConstantFolding
MidEnd_14_StrengthReduction
MidEnd_15_SimplifySelectCases
MidEnd_16_ExpandLookahead
MidEnd_17_SimplifyParsers
MidEnd_18_StrengthReduction
MidEnd_19_EliminateTuples
MidEnd_20_CopyStructures
MidEnd_21_NestedStructs
MidEnd_22_SimplifySelectList
MidEnd_23_Predication
MidEnd_24_ConstantFolding
MidEnd_25_LocalCopyPropagation
MidEnd_26_ConstantFolding
MidEnd_27_MoveDeclarations
MidEnd_28_SimplifyControlFlow
MidEnd_29_CompileTimeOperations
MidEnd_30_TableHit
MidEnd_31_MoveActionsToTables
MidEnd_32_TypeChecking
MidEnd_33_SimplifyControlFlow
MidEnd_34_RemoveLeftSlices
MidEnd_35_TypeChecking
MidEnd_36_ConstantFolding
MidEnd_37_TypeChecking
MidEnd_38_SimplifyControlFlow
MidEnd_39_RemoveAllUnusedDeclarations
MidEnd_40_Evaluator
Writing program to ./clickp4-MidEnd_40_Evaluator.p4
MidEnd_41_VisitFunctor
action _act_set_chain_0
action _act_set_bitmap_0
action NoAction_1
action list pipeline_start_tbl_pipeline_start_0/pipeline_start_tbl_pipeline_start 3 2
key size32
key size32
key size8
[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=mmake IPDIR=~/connectalip build.kc705[?1l>
]2;make IPDIR=~/connectalip build.kc705]1;makegrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild 
touch kc705/Makefile.autotop
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv', '--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndication:host']
options.proxy: ['Main:MainIndication,MemServerIndication:host']
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/Top.bsv
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/IfcNames.bsv
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/../jni/topEnum.h
fatal: Needed a single revision
/bin/sh: 1: printf: 0x: not completely converted
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)']
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.11.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1', 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8']
fpga_vendor xilinx
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01_start/kc705/Makefile)
os.unlink(/home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv.new)
os.unlink(/home/yhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h.new)
building ... kc705 PCIe gen1
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl

****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace
no xci file pcie_7x_0.xci
no vivado version recorded
no core version recorded
generate_ip 1
BEFORE generate_ip
create_ip -name pcie_7x -version 3.2 -vendor xilinx.com -library ip -module_name pcie_7x_0 -dir /home/yhs/clickp4_fpga/01_start/~/connectalip/kc705
Elapsed time 0 seconds
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - true 
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 20 - false 
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - true 
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - false 
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - false 
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
WARNING: [Vivado 12-3672] The is_managed property should only be queried on the file object representing this IP. Use the get_files command to access file objects.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_0'...
AFTER generate_ip
RUNNING: synth_ip
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
Command: synth_design -top pcie_7x_0 -part xc7k325tffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.418 ; gain = 270.273 ; free physical = 1832 ; free virtual = 20486
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0.v:57]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie2_top' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
	Parameter c_component_name bound to: pcie_7x_0 - type: string 
	Parameter dev_port_type bound to: 0000 - type: string 
	Parameter c_dev_port_type bound to: 0 - type: string 
	Parameter c_header_type bound to: 00 - type: string 
	Parameter c_upstream_facing bound to: TRUE - type: string 
	Parameter max_lnk_wdt bound to: 001000 - type: string 
	Parameter max_lnk_spd bound to: 1 - type: string 
	Parameter c_gen1 bound to: 1'b0 
	Parameter c_int_width bound to: 64 - type: integer 
	Parameter pci_exp_int_freq bound to: 3 - type: integer 
	Parameter c_pcie_fast_config bound to: 0 - type: integer 
	Parameter bar_0 bound to: FFFFC004 - type: string 
	Parameter bar_1 bound to: FFFFFFFF - type: string 
	Parameter bar_2 bound to: FFF00004 - type: string 
	Parameter bar_3 bound to: FFFFFFFF - type: string 
	Parameter bar_4 bound to: 00000000 - type: string 
	Parameter bar_5 bound to: 00000000 - type: string 
	Parameter xrom_bar bound to: 00000000 - type: string 
	Parameter cost_table bound to: 1 - type: integer 
	Parameter ven_id bound to: 1be7 - type: string 
	Parameter dev_id bound to: c100 - type: string 
	Parameter rev_id bound to: 00 - type: string 
	Parameter subsys_ven_id bound to: 1be7 - type: string 
	Parameter subsys_id bound to: a705 - type: string 
	Parameter class_code bound to: 058000 - type: string 
	Parameter cardbus_cis_ptr bound to: 00000000 - type: string 
	Parameter cap_ver bound to: 2 - type: string 
	Parameter c_pcie_cap_slot_implemented bound to: FALSE - type: string 
	Parameter mps bound to: 010 - type: string 
	Parameter cmps bound to: 2 - type: string 
	Parameter ext_tag_fld_sup bound to: FALSE - type: string 
	Parameter c_dev_control_ext_tag_default bound to: FALSE - type: string 
	Parameter phantm_func_sup bound to: 00 - type: string 
	Parameter c_phantom_functions bound to: 0 - type: string 
	Parameter ep_l0s_accpt_lat bound to: 000 - type: string 
	Parameter c_ep_l0s_accpt_lat bound to: 0 - type: string 
	Parameter ep_l1_accpt_lat bound to: 111 - type: string 
	Parameter c_ep_l1_accpt_lat bound to: 7 - type: string 
	Parameter c_cpl_timeout_disable_sup bound to: FALSE - type: string 
	Parameter c_cpl_timeout_range bound to: 0010 - type: string 
	Parameter c_cpl_timeout_ranges_sup bound to: 2 - type: string 
	Parameter c_buf_opt_bma bound to: FALSE - type: string 
	Parameter c_perf_level_high bound to: TRUE - type: string 
	Parameter c_tx_last_tlp bound to: 29 - type: string 
	Parameter c_rx_ram_limit bound to: 7FF - type: string 
	Parameter c_fc_ph bound to: 4 - type: string 
	Parameter c_fc_pd bound to: 64 - type: string 
	Parameter c_fc_nph bound to: 4 - type: string 
	Parameter c_fc_npd bound to: 8 - type: string 
	Parameter c_fc_cplh bound to: 72 - type: string 
	Parameter c_fc_cpld bound to: 850 - type: string 
	Parameter c_cpl_inf bound to: TRUE - type: string 
	Parameter c_cpl_infinite bound to: TRUE - type: string 
	Parameter c_surprise_dn_err_cap bound to: FALSE - type: string 
	Parameter c_dll_lnk_actv_cap bound to: FALSE - type: string 
	Parameter c_lnk_bndwdt_notif bound to: FALSE - type: string 
	Parameter c_external_clocking bound to: TRUE - type: string 
	Parameter c_trgt_lnk_spd bound to: 0 - type: string 
	Parameter c_hw_auton_spd_disable bound to: FALSE - type: string 
	Parameter c_de_emph bound to: FALSE - type: string 
	Parameter slot_clk bound to: TRUE - type: string 
	Parameter c_rcb bound to: 0 - type: string 
	Parameter c_root_cap_crs bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_butn bound to: FALSE - type: string 
	Parameter c_slot_cap_attn_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_ind bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string 
	Parameter c_slot_cap_hotplug_cap bound to: FALSE - type: string 
	Parameter c_slot_cap_mrl bound to: FALSE - type: string 
	Parameter c_slot_cap_elec_interlock bound to: FALSE - type: string 
	Parameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string 
	Parameter c_slot_cap_pwr_limit_value bound to: 0 - type: string 
	Parameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string 
	Parameter c_slot_cap_physical_slot_num bound to: 0 - type: string 
	Parameter intx bound to: FALSE - type: string 
	Parameter int_pin bound to: 0 - type: string 
	Parameter c_msi_cap_on bound to: FALSE - type: string 
	Parameter c_pm_cap_next_ptr bound to: 60 - type: string 
	Parameter c_msi_64b_addr bound to: TRUE - type: string 
	Parameter c_msi bound to: 0 - type: string 
	Parameter c_msi_mult_msg_extn bound to: 0 - type: string 
	Parameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string 
	Parameter c_msix_cap_on bound to: TRUE - type: string 
	Parameter c_msix_next_ptr bound to: 00 - type: string 
	Parameter c_pcie_cap_next_ptr bound to: 9C - type: string 
	Parameter c_msix_table_size bound to: 00F - type: string 
	Parameter c_msix_table_offset bound to: 200 - type: string 
	Parameter c_msix_table_bir bound to: 0 - type: string 
	Parameter c_msix_pba_offset bound to: 1f0 - type: string 
	Parameter c_msix_pba_bir bound to: 0 - type: string 
	Parameter dsi bound to: 0 - type: string 
	Parameter c_dsi_bool bound to: FALSE - type: string 
	Parameter d1_sup bound to: 0 - type: string 
	Parameter c_d1_support bound to: FALSE - type: string 
	Parameter d2_sup bound to: 0 - type: string 
	Parameter c_d2_support bound to: FALSE - type: string 
	Parameter pme_sup bound to: 0F - type: string 
	Parameter c_pme_support bound to: 0F - type: string 
	Parameter no_soft_rst bound to: TRUE - type: string 
	Parameter pwr_con_d0_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_con_d1_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_con_d2_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_con_d3_state bound to: 00 - type: string 
	Parameter con_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter pwr_dis_d0_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d0_state bound to: 0 - type: string 
	Parameter pwr_dis_d1_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d1_state bound to: 0 - type: string 
	Parameter pwr_dis_d2_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d2_state bound to: 0 - type: string 
	Parameter pwr_dis_d3_state bound to: 00 - type: string 
	Parameter dis_scl_fctr_d3_state bound to: 0 - type: string 
	Parameter c_dsn_cap_enabled bound to: TRUE - type: string 
	Parameter c_dsn_base_ptr bound to: 100 - type: string 
	Parameter c_vc_cap_enabled bound to: FALSE - type: string 
	Parameter c_vc_base_ptr bound to: 000 - type: string 
	Parameter c_vc_cap_reject_snoop bound to: FALSE - type: string 
	Parameter c_vsec_cap_enabled bound to: FALSE - type: string 
	Parameter c_vsec_base_ptr bound to: 000 - type: string 
	Parameter c_vsec_next_ptr bound to: 000 - type: string 
	Parameter c_dsn_next_ptr bound to: 000 - type: string 
	Parameter c_vc_next_ptr bound to: 000 - type: string 
	Parameter c_pci_cfg_space_addr bound to: 3F - type: string 
	Parameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string 
	Parameter c_last_cfg_dw bound to: 10C - type: string 
	Parameter c_enable_msg_route bound to: 00000000000 - type: string 
	Parameter bram_lat bound to: 0 - type: string 
	Parameter c_rx_raddr_lat bound to: 0 - type: string 
	Parameter c_rx_rdata_lat bound to: 2 - type: string 
	Parameter c_rx_write_lat bound to: 0 - type: string 
	Parameter c_tx_raddr_lat bound to: 0 - type: string 
	Parameter c_tx_rdata_lat bound to: 2 - type: string 
	Parameter c_tx_write_lat bound to: 0 - type: string 
	Parameter c_ll_ack_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_ack_timeout_function bound to: 0 - type: string 
	Parameter c_ll_ack_timeout bound to: 0000 - type: string 
	Parameter c_ll_replay_timeout_enable bound to: FALSE - type: string 
	Parameter c_ll_replay_timeout_func bound to: 1 - type: string 
	Parameter c_ll_replay_timeout bound to: 0000 - type: string 
	Parameter c_dis_lane_reverse bound to: TRUE - type: string 
	Parameter c_upconfig_capable bound to: TRUE - type: string 
	Parameter c_disable_scrambling bound to: FALSE - type: string 
	Parameter c_disable_tx_aspm_l0s bound to: TRUE - type: string 
	Parameter c_rev_gt_order bound to: FALSE - type: string 
	Parameter c_pcie_dbg_ports bound to: TRUE - type: string 
	Parameter pci_exp_ref_freq bound to: 0 - type: string 
	Parameter c_xlnx_ref_board bound to: NONE - type: string 
	Parameter c_pcie_blk_locn bound to: 0 - type: string 
	Parameter c_ur_atomic bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string 
	Parameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string 
	Parameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string 
	Parameter c_link_cap_aspm_optionality bound to: TRUE - type: string 
	Parameter c_aer_cap_on bound to: FALSE - type: string 
	Parameter c_aer_base_ptr bound to: 000 - type: string 
	Parameter c_aer_cap_nextptr bound to: 000 - type: string 
	Parameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string 
	Parameter c_aer_cap_multiheader bound to: FALSE - type: string 
	Parameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string 
	Parameter c_rbar_cap_on bound to: FALSE - type: string 
	Parameter c_rbar_base_ptr bound to: 000 - type: string 
	Parameter c_rbar_cap_nextptr bound to: 000 - type: string 
	Parameter c_rbar_num bound to: 0 - type: string 
	Parameter c_rbar_cap_sup0 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index0 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup1 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index1 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup2 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index2 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup3 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index3 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup4 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index4 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string 
	Parameter c_rbar_cap_sup5 bound to: 00001 - type: string 
	Parameter c_rbar_cap_index5 bound to: 0 - type: string 
	Parameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string 
	Parameter c_recrc_check bound to: 0 - type: string 
	Parameter c_recrc_check_trim bound to: FALSE - type: string 
	Parameter c_disable_rx_poisoned_resp bound to: FALSE - type: string 
	Parameter c_trn_np_fc bound to: TRUE - type: string 
	Parameter c_ur_inv_req bound to: TRUE - type: string 
	Parameter c_ur_prs_response bound to: TRUE - type: string 
	Parameter c_silicon_rev bound to: 2 - type: string 
	Parameter c_aer_cap_optional_err_support bound to: 000000 - type: string 
	Parameter PIPE_SIM bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter ERR_REPORTING_IF bound to: TRUE - type: string 
	Parameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:64]
	Parameter CFG_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_DEV_ID bound to: 16'b1100000100000000 
	Parameter CFG_REV_ID bound to: 8'b00000000 
	Parameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 
	Parameter CFG_SUBSYS_ID bound to: 16'b1010011100000101 
	Parameter EXT_PIPE_SIM bound to: FALSE - type: string 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string 
	Parameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PL_INTERFACE bound to: TRUE - type: string 
	Parameter CFG_MGMT_IF bound to: TRUE - type: string 
	Parameter CFG_CTL_IF bound to: TRUE - type: string 
	Parameter CFG_STATUS_IF bound to: TRUE - type: string 
	Parameter RCV_MSG_IF bound to: TRUE - type: string 
	Parameter CFG_FC_IF bound to: TRUE - type: string 
	Parameter EXT_PIPE_INTERFACE bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:988]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_top' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (1#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter IN_PACKET bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:252]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (2#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx' (3#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_FAMILY bound to: X7 - type: string 
	Parameter C_ROOT_PORT bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter TBUF_AV_MIN bound to: 1 - type: integer 
	Parameter TBUF_AV_GAP bound to: 2 - type: integer 
	Parameter TBUF_GAP_TIME bound to: 1 - type: integer 
	Parameter TCFG_LATENCY_TIME bound to: 2'b10 
	Parameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer 
	Parameter LINKSTATE_L0 bound to: 3'b000 
	Parameter LINKSTATE_PPM_L1 bound to: 3'b001 
	Parameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 
	Parameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 
	Parameter PM_ENTER_L1 bound to: 8'b00100000 
	Parameter POWERSTATE_D0 bound to: 2'b00 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter THROTTLE bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:571]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (4#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_PM_PRIORITY bound to: FALSE - type: string 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (5#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline.v:71]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx' (6#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_top' (7#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_7x' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
	Parameter REM_WIDTH bound to: 1 - type: integer 
	Parameter KEEP_WIDTH bound to: 8 - type: integer 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter TLM_TX_OVERHEAD bound to: 24 - type: integer 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter MPS_BYTES bound to: 512 - type: integer 
	Parameter BYTES_TX bound to: 16080 - type: integer 
	Parameter ROWS_TX bound to: 1 - type: integer 
	Parameter COLS_TX bound to: 4 - type: integer 
	Parameter ROWS_RX bound to: 1 - type: integer 
	Parameter COLS_RX bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter NUM_BRAMS bound to: 4 - type: integer 
	Parameter RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter IMPL_TARGET bound to: HARD - type: string 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 7'b0010010 
	Parameter ADDR_MSB bound to: 10 - type: integer 
	Parameter ADDR_LO_BITS bound to: 4 - type: integer 
	Parameter D_MSB bound to: 15 - type: integer 
	Parameter DP_LSB bound to: 16 - type: integer 
	Parameter DP_MSB bound to: 17 - type: integer 
	Parameter DPW bound to: 2 - type: integer 
	Parameter WRITE_MODE bound to: NO_CHANGE - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter WE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
	Parameter BRAM_SIZE bound to: 36Kb - type: string 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter READ_WIDTH_A bound to: 7'b0010010 
	Parameter READ_WIDTH_B bound to: 7'b0010010 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 7'b0010010 
	Parameter WRITE_WIDTH_B bound to: 7'b0010010 
	Parameter WRITEA_P bound to: TRUE - type: string 
	Parameter WRITEB_P bound to: TRUE - type: string 
	Parameter READA_P bound to: TRUE - type: string 
	Parameter READB_P bound to: TRUE - type: string 
	Parameter valid_width_a bound to: TRUE - type: string 
	Parameter valid_width_b bound to: TRUE - type: string 
	Parameter rd_width_a bound to: 18 - type: integer 
	Parameter rd_width_b bound to: 18 - type: integer 
	Parameter wr_width_a bound to: 18 - type: integer 
	Parameter wr_width_b bound to: 18 - type: integer 
	Parameter DIA_WIDTH bound to: 16 - type: integer 
	Parameter DIB_WIDTH bound to: 16 - type: integer 
	Parameter DOA_WIDTH bound to: 16 - type: integer 
	Parameter DOB_WIDTH bound to: 16 - type: integer 
	Parameter DIPA_WIDTH bound to: 2 - type: integer 
	Parameter DIPB_WIDTH bound to: 2 - type: integer 
	Parameter DOPA_WIDTH bound to: 2 - type: integer 
	Parameter DOPB_WIDTH bound to: 2 - type: integer 
	Parameter WEA_WIDTH bound to: 2 - type: integer 
	Parameter WEB_WIDTH bound to: 2 - type: integer 
	Parameter least_width_A bound to: 16 - type: integer 
	Parameter least_width_B bound to: 16 - type: integer 
	Parameter RDA_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter RDB_BYTE_WIDTH bound to: 2 - type: integer 
	Parameter WRA_WIDTHP bound to: 2 - type: integer 
	Parameter WRB_WIDTHP bound to: 2 - type: integer 
	Parameter RDA_WIDTHP bound to: 2 - type: integer 
	Parameter RDB_WIDTHP bound to: 2 - type: integer 
	Parameter ADDRA_WIDTH bound to: 11 - type: integer 
	Parameter ADDRB_WIDTH bound to: 11 - type: integer 
	Parameter MAX_ADDRA_SIZE bound to: 16 - type: integer 
	Parameter MAX_ADDRB_SIZE bound to: 16 - type: integer 
	Parameter MAX_DIA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DIPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DIPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOA_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOB_SIZE bound to: 32 - type: integer 
	Parameter MAX_DOPA_SIZE bound to: 4 - type: integer 
	Parameter MAX_DOPB_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEA_SIZE bound to: 4 - type: integer 
	Parameter MAX_WEB_SIZE bound to: 4 - type: integer 
	Parameter fin_rd_widtha bound to: 18 - type: integer 
	Parameter fin_rd_widthb bound to: 18 - type: integer 
	Parameter fin_wr_widtha bound to: 18 - type: integer 
	Parameter fin_wr_widthb bound to: 18 - type: integer 
	Parameter INIT_SRVAL_WIDTH_SIZE bound to: 36 - type: integer 
	Parameter inita_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter initb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvala_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter srvalb_tmp bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter sim_device_pm bound to: 7SERIES - type: string 
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 18 - type: integer 
	Parameter READ_WIDTH_B bound to: 18 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: RSTREG - type: string 
	Parameter RSTREG_PRIORITY_B bound to: RSTREG - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RAMB36E1' (8#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:42097]
INFO: [Synth 8-256] done synthesizing module 'BRAM_TDP_MACRO' (9#1) [/opt/Xilinx/Vivado/2015.4/data/verilog/src/unimacro/BRAM_TDP_MACRO.v:30]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_7x' (10#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_brams_7x' (11#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_bram_top_7x' (12#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72]
INFO: [Synth 8-638] synthesizing module 'PCIE_2_1' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:27981]
	Parameter AER_BASE_PTR bound to: 12'b000000000000 
	Parameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string 
	Parameter AER_CAP_ID bound to: 16'b0000000000000001 
	Parameter AER_CAP_MULTIHEADER bound to: FALSE - type: string 
	Parameter AER_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter AER_CAP_ON bound to: FALSE - type: string 
	Parameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 
	Parameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string 
	Parameter AER_CAP_VERSION bound to: 4'b0001 
	Parameter ALLOW_X8_GEN2 bound to: FALSE - type: string 
	Parameter BAR0 bound to: -16380 - type: integer 
	Parameter BAR1 bound to: -1 - type: integer 
	Parameter BAR2 bound to: -1048572 - type: integer 
	Parameter BAR3 bound to: -1 - type: integer 
	Parameter BAR4 bound to: 0 - type: integer 
	Parameter BAR5 bound to: 0 - type: integer 
	Parameter CAPABILITIES_PTR bound to: 8'b01000000 
	Parameter CARDBUS_CIS_POINTER bound to: 0 - type: integer 
	Parameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer 
	Parameter CLASS_CODE bound to: 24'b000001011000000000000000 
	Parameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string 
	Parameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 
	Parameter CRM_MODULE_RSTS bound to: 7'b0000000 
	Parameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 
	Parameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string 
	Parameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string 
	Parameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer 
	Parameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer 
	Parameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string 
	Parameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer 
	Parameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer 
	Parameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string 
	Parameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer 
	Parameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer 
	Parameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string 
	Parameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string 
	Parameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string 
	Parameter DISABLE_BAR_FILTERING bound to: FALSE - type: string 
	Parameter DISABLE_ERR_MSG bound to: FALSE - type: string 
	Parameter DISABLE_ID_CHECK bound to: FALSE - type: string 
	Parameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string 
	Parameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_PPM_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string 
	Parameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string 
	Parameter DISABLE_SCRAMBLING bound to: FALSE - type: string 
	Parameter DNSTREAM_LINK_NUM bound to: 8'b00000000 
	Parameter DSN_BASE_PTR bound to: 12'b000100000000 
	Parameter DSN_CAP_ID bound to: 16'b0000000000000011 
	Parameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter DSN_CAP_ON bound to: TRUE - type: string 
	Parameter DSN_CAP_VERSION bound to: 4'b0001 
	Parameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 
	Parameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string 
	Parameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string 
	Parameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string 
	Parameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string 
	Parameter EXPANSION_ROM bound to: 0 - type: integer 
	Parameter EXT_CFG_CAP_PTR bound to: 6'b111111 
	Parameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 
	Parameter HEADER_TYPE bound to: 8'b00000000 
	Parameter INFER_EI bound to: 5'b00000 
	Parameter INTERRUPT_PIN bound to: 8'b00000000 
	Parameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string 
	Parameter IS_SWITCH bound to: FALSE - type: string 
	Parameter LAST_CONFIG_DWORD bound to: 10'b1111111111 
	Parameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string 
	Parameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer 
	Parameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string 
	Parameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer 
	Parameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer 
	Parameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: string 
	Parameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter LINK_CAP_RSVD_23 bound to: 0 - type: integer 
	Parameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string 
	Parameter LINK_CONTROL_RCB bound to: 0 - type: integer 
	Parameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string 
	Parameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string 
	Parameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 
	Parameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string 
	Parameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 
	Parameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer 
	Parameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 
	Parameter MPS_FORCE bound to: FALSE - type: string 
	Parameter MSIX_BASE_PTR bound to: 8'b10011100 
	Parameter MSIX_CAP_ID bound to: 8'b00010001 
	Parameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 
	Parameter MSIX_CAP_ON bound to: TRUE - type: string 
	Parameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 
	Parameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer 
	Parameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 
	Parameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 
	Parameter MSI_BASE_PTR bound to: 8'b01001000 
	Parameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string 
	Parameter MSI_CAP_ID bound to: 8'b00000101 
	Parameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer 
	Parameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer 
	Parameter MSI_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter MSI_CAP_ON bound to: FALSE - type: string 
	Parameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string 
	Parameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer 
	Parameter N_FTS_GEN1 bound to: 255 - type: integer 
	Parameter N_FTS_GEN2 bound to: 255 - type: integer 
	Parameter PCIE_BASE_PTR bound to: 8'b01100000 
	Parameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 
	Parameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 
	Parameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 
	Parameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 
	Parameter PCIE_CAP_ON bound to: TRUE - type: string 
	Parameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer 
	Parameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string 
	Parameter PCIE_REVISION bound to: 2 - type: integer 
	Parameter PL_AUTO_CONFIG bound to: 0 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 
	Parameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string 
	Parameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer 
	Parameter PM_ASPM_FASTEXIT bound to: FALSE - type: string 
	Parameter PM_BASE_PTR bound to: 8'b01000000 
	Parameter PM_CAP_AUXCURRENT bound to: 0 - type: integer 
	Parameter PM_CAP_D1SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_D2SUPPORT bound to: FALSE - type: string 
	Parameter PM_CAP_DSI bound to: FALSE - type: string 
	Parameter PM_CAP_ID bound to: 8'b00000001 
	Parameter PM_CAP_NEXTPTR bound to: 8'b01100000 
	Parameter PM_CAP_ON bound to: TRUE - type: string 
	Parameter PM_CAP_PMESUPPORT bound to: 5'b01111 
	Parameter PM_CAP_PME_CLOCK bound to: FALSE - type: string 
	Parameter PM_CAP_RSVD_04 bound to: 0 - type: integer 
	Parameter PM_CAP_VERSION bound to: 3 - type: integer 
	Parameter PM_CSR_B2B3 bound to: FALSE - type: string 
	Parameter PM_CSR_BPCCEN bound to: FALSE - type: string 
	Parameter PM_CSR_NOSOFTRST bound to: TRUE - type: string 
	Parameter PM_DATA0 bound to: 8'b00000000 
	Parameter PM_DATA1 bound to: 8'b00000000 
	Parameter PM_DATA2 bound to: 8'b00000000 
	Parameter PM_DATA3 bound to: 8'b00000000 
	Parameter PM_DATA4 bound to: 8'b00000000 
	Parameter PM_DATA5 bound to: 8'b00000000 
	Parameter PM_DATA6 bound to: 8'b00000000 
	Parameter PM_DATA7 bound to: 8'b00000000 
	Parameter PM_DATA_SCALE0 bound to: 2'b00 
	Parameter PM_DATA_SCALE1 bound to: 2'b00 
	Parameter PM_DATA_SCALE2 bound to: 2'b00 
	Parameter PM_DATA_SCALE3 bound to: 2'b00 
	Parameter PM_DATA_SCALE4 bound to: 2'b00 
	Parameter PM_DATA_SCALE5 bound to: 2'b00 
	Parameter PM_DATA_SCALE6 bound to: 2'b00 
	Parameter PM_DATA_SCALE7 bound to: 2'b00 
	Parameter PM_MF bound to: FALSE - type: string 
	Parameter RBAR_BASE_PTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 
	Parameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 
	Parameter RBAR_CAP_ID bound to: 16'b0000000000010101 
	Parameter RBAR_CAP_INDEX0 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX1 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX2 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX3 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX4 bound to: 3'b000 
	Parameter RBAR_CAP_INDEX5 bound to: 3'b000 
	Parameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter RBAR_CAP_ON bound to: FALSE - type: string 
	Parameter RBAR_CAP_SUP0 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP1 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP2 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP3 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP4 bound to: 1 - type: integer 
	Parameter RBAR_CAP_SUP5 bound to: 1 - type: integer 
	Parameter RBAR_CAP_VERSION bound to: 4'b0001 
	Parameter RBAR_NUM bound to: 3'b000 
	Parameter RECRC_CHK bound to: 0 - type: integer 
	Parameter RECRC_CHK_TRIM bound to: FALSE - type: string 
	Parameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string 
	Parameter RP_AUTO_SPD bound to: 2'b01 
	Parameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 
	Parameter SELECT_DLL_IF bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 1.0 - type: string 
	Parameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string 
	Parameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string 
	Parameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string 
	Parameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 
	Parameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer 
	Parameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 
	Parameter SPARE_BIT0 bound to: 1 - type: integer 
	Parameter SPARE_BIT1 bound to: 0 - type: integer 
	Parameter SPARE_BIT2 bound to: 0 - type: integer 
	Parameter SPARE_BIT3 bound to: 0 - type: integer 
	Parameter SPARE_BIT4 bound to: 0 - type: integer 
	Parameter SPARE_BIT5 bound to: 0 - type: integer 
	Parameter SPARE_BIT6 bound to: 0 - type: integer 
	Parameter SPARE_BIT7 bound to: 0 - type: integer 
	Parameter SPARE_BIT8 bound to: 0 - type: integer 
	Parameter SPARE_BYTE0 bound to: 8'b00000000 
	Parameter SPARE_BYTE1 bound to: 8'b00000000 
	Parameter SPARE_BYTE2 bound to: 8'b00000000 
	Parameter SPARE_BYTE3 bound to: 8'b00000000 
	Parameter SPARE_WORD0 bound to: 0 - type: integer 
	Parameter SPARE_WORD1 bound to: 0 - type: integer 
	Parameter SPARE_WORD2 bound to: 0 - type: integer 
	Parameter SPARE_WORD3 bound to: 0 - type: integer 
	Parameter SSL_MESSAGE_AUTO bound to: FALSE - type: string 
	Parameter TECRC_EP_INV bound to: FALSE - type: string 
	Parameter TL_RBYPASS bound to: FALSE - type: string 
	Parameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TL_TFC_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string 
	Parameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer 
	Parameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer 
	Parameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer 
	Parameter TRN_DW bound to: FALSE - type: string 
	Parameter TRN_NP_FC bound to: TRUE - type: string 
	Parameter UPCONFIG_CAPABLE bound to: TRUE - type: string 
	Parameter UPSTREAM_FACING bound to: TRUE - type: string 
	Parameter UR_ATOMIC bound to: FALSE - type: string 
	Parameter UR_CFG1 bound to: TRUE - type: string 
	Parameter UR_INV_REQ bound to: TRUE - type: string 
	Parameter UR_PRS_RESPONSE bound to: TRUE - type: string 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter USE_RID_PINS bound to: FALSE - type: string 
	Parameter VC0_CPL_INFINITE bound to: TRUE - type: string 
	Parameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 
	Parameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer 
	Parameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer 
	Parameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer 
	Parameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer 
	Parameter VC0_TX_LASTPACKET bound to: 29 - type: integer 
	Parameter VC_BASE_PTR bound to: 12'b000000000000 
	Parameter VC_CAP_ID bound to: 16'b0000000000000010 
	Parameter VC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VC_CAP_ON bound to: FALSE - type: string 
	Parameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string 
	Parameter VC_CAP_VERSION bound to: 4'b0001 
	Parameter VSEC_BASE_PTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 
	Parameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 
	Parameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 
	Parameter VSEC_CAP_ID bound to: 16'b0000000000001011 
	Parameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string 
	Parameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 
	Parameter VSEC_CAP_ON bound to: FALSE - type: string 
	Parameter VSEC_CAP_VERSION bound to: 4'b0001 
INFO: [Synth 8-256] done synthesizing module 'PCIE_2_1' (13#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:27981]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_7x' (14#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_lane' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_lane' (15#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_lane.v:63]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_pipe_misc' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
	Parameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_misc' (16#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_misc.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_pipe_pipeline' (17#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_pipe_pipeline.v:63]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie_top' (18#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_top' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
	Parameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer 
	Parameter REF_CLK_FREQ bound to: 0 - type: integer 
	Parameter USER_CLK2_DIV2 bound to: FALSE - type: string 
	Parameter USER_CLK_FREQ bound to: 3 - type: integer 
	Parameter PL_FAST_TRAIN bound to: FALSE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter USERCLK2_FREQ bound to: 3 - type: integer 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_OOBCLK_MODE_ENABLE bound to: 1 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
	Parameter CLK_COR_MIN_LAT bound to: 28 - type: integer 
	Parameter TCQ bound to: 1 - type: integer 
	Parameter EIOS_DET_IDL bound to: 5'b00001 
	Parameter EIOS_DET_NO_STR0 bound to: 5'b00010 
	Parameter EIOS_DET_STR0 bound to: 5'b00100 
	Parameter EIOS_DET_STR1 bound to: 5'b01000 
	Parameter EIOS_DET_DONE bound to: 5'b10000 
	Parameter EIOS_COM bound to: 8'b10111100 
	Parameter EIOS_IDL bound to: 8'b01111100 
	Parameter FTSOS_COM bound to: 8'b10111100 
	Parameter FTSOS_FTS bound to: 8'b00111100 
	Parameter USER_RXVLD_IDL bound to: 4'b0001 
	Parameter USER_RXVLD_EI bound to: 4'b0010 
	Parameter USER_RXVLD_EI_DB0 bound to: 4'b0100 
	Parameter USER_RXVLD_EI_DB1 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:190]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_rx_valid_filter_7x' (19#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_rx_valid_filter_7x.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_wrapper' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_EXT_CLK bound to: TRUE - type: string 
	Parameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string 
	Parameter EXT_CH_GT_DRP bound to: FALSE - type: string 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_USERCLK1_FREQ bound to: 4 - type: integer 
	Parameter PCIE_USERCLK2_FREQ bound to: 4 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter PCIE_JTAG_MODE bound to: 0 - type: integer 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter TXEQ_FS bound to: 6'b101000 
	Parameter TXEQ_LF bound to: 6'b001111 
	Parameter GC_XSDB_SLAVE_TYPE bound to: 16'b0000000001000110 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:407]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:408]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_reset' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter CFG_WAIT_MAX bound to: 6'b111111 
	Parameter BYPASS_RXCDRLOCK bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 5'b00000 
	Parameter FSM_CFG_WAIT bound to: 5'b00001 
	Parameter FSM_CPLLRESET bound to: 5'b00010 
	Parameter FSM_DRP_X16_START bound to: 5'b00011 
	Parameter FSM_DRP_X16_DONE bound to: 5'b00100 
	Parameter FSM_CPLLLOCK bound to: 5'b00101 
	Parameter FSM_DRP bound to: 5'b00110 
	Parameter FSM_GTRESET bound to: 5'b00111 
	Parameter FSM_RXPMARESETDONE_1 bound to: 5'b01000 
	Parameter FSM_RXPMARESETDONE_2 bound to: 5'b01001 
	Parameter FSM_DRP_X20_START bound to: 5'b01010 
	Parameter FSM_DRP_X20_DONE bound to: 5'b01011 
	Parameter FSM_MMCM_LOCK bound to: 5'b01100 
	Parameter FSM_RESETDONE bound to: 5'b01101 
	Parameter FSM_CPLL_PD bound to: 5'b01110 
	Parameter FSM_TXSYNC_START bound to: 5'b01111 
	Parameter FSM_TXSYNC_DONE bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:123]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:150]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_reset' (20#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_reset.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_reset' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter BYPASS_COARSE_OVRD bound to: 1 - type: integer 
	Parameter FSM_IDLE bound to: 1 - type: integer 
	Parameter FSM_WAIT_LOCK bound to: 2 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_START_NOM bound to: 4 - type: integer 
	Parameter FSM_DRP_DONE_NOM bound to: 5 - type: integer 
	Parameter FSM_QPLLLOCK bound to: 6 - type: integer 
	Parameter FSM_DRP_START_OPT bound to: 7 - type: integer 
	Parameter FSM_DRP_DONE_OPT bound to: 8 - type: integer 
	Parameter FSM_QPLL_RESET bound to: 9 - type: integer 
	Parameter FSM_QPLLLOCK2 bound to: 10 - type: integer 
	Parameter FSM_QPLL_PDRESET bound to: 11 - type: integer 
	Parameter FSM_QPLL_PD bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:101]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:102]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:103]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:104]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:105]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:106]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:115]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_reset' (21#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_reset.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_rate' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:67]
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_POWER_SAVING bound to: TRUE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter TXDATA_WAIT_MAX bound to: 4'b1111 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_PLL_PU bound to: 1 - type: integer 
	Parameter FSM_PLL_PURESET bound to: 2 - type: integer 
	Parameter FSM_PLL_LOCK bound to: 3 - type: integer 
	Parameter FSM_DRP_X16_GEN3_START bound to: 4 - type: integer 
	Parameter FSM_DRP_X16_GEN3_DONE bound to: 5 - type: integer 
	Parameter FSM_PMARESET_HOLD bound to: 6 - type: integer 
	Parameter FSM_PLL_SEL bound to: 7 - type: integer 
	Parameter FSM_MMCM_LOCK bound to: 8 - type: integer 
	Parameter FSM_DRP_START bound to: 9 - type: integer 
	Parameter FSM_DRP_DONE bound to: 10 - type: integer 
	Parameter FSM_PMARESET_RELEASE bound to: 11 - type: integer 
	Parameter FSM_PMARESET_DONE bound to: 12 - type: integer 
	Parameter FSM_TXDATA_WAIT bound to: 13 - type: integer 
	Parameter FSM_PCLK_SEL bound to: 14 - type: integer 
	Parameter FSM_DRP_X16_START bound to: 15 - type: integer 
	Parameter FSM_DRP_X16_DONE bound to: 16 - type: integer 
	Parameter FSM_RATE_SEL bound to: 17 - type: integer 
	Parameter FSM_RXPMARESETDONE bound to: 18 - type: integer 
	Parameter FSM_DRP_X20_START bound to: 19 - type: integer 
	Parameter FSM_DRP_X20_DONE bound to: 20 - type: integer 
	Parameter FSM_RATE_DONE bound to: 21 - type: integer 
	Parameter FSM_RESETOVRD_START bound to: 22 - type: integer 
	Parameter FSM_RESETOVRD_DONE bound to: 23 - type: integer 
	Parameter FSM_PLL_PDRESET bound to: 24 - type: integer 
	Parameter FSM_PLL_PD bound to: 25 - type: integer 
	Parameter FSM_TXSYNC_START bound to: 26 - type: integer 
	Parameter FSM_TXSYNC_DONE bound to: 27 - type: integer 
	Parameter FSM_DONE bound to: 28 - type: integer 
	Parameter FSM_RXSYNC_START bound to: 29 - type: integer 
	Parameter FSM_RXSYNC_DONE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:137]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:138]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:146]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:147]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:148]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:149]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:150]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:156]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:157]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:158]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:159]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_rate' (22#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_drp' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:66]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_AUX_CDR_GEN3_EN bound to: TRUE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b01 
	Parameter INDEX_MAX bound to: 5'b10101 
	Parameter ADDR_PCS_RSVD_ATTR bound to: 9'b001101111 
	Parameter ADDR_TXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_RXOUT_DIV bound to: 9'b010001000 
	Parameter ADDR_TX_DATA_WIDTH bound to: 9'b001101011 
	Parameter ADDR_TX_INT_DATAWIDTH bound to: 9'b001101011 
	Parameter ADDR_RX_DATA_WIDTH bound to: 9'b000010001 
	Parameter ADDR_RX_INT_DATAWIDTH bound to: 9'b000010001 
	Parameter ADDR_TXBUF_EN bound to: 9'b000011100 
	Parameter ADDR_RXBUF_EN bound to: 9'b010011101 
	Parameter ADDR_TX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_RX_XCLK_SEL bound to: 9'b001011001 
	Parameter ADDR_CLK_CORRECT_USE bound to: 9'b001000100 
	Parameter ADDR_TX_DRIVE_MODE bound to: 9'b000011001 
	Parameter ADDR_RXCDR_EIDLE bound to: 9'b010100111 
	Parameter ADDR_RX_DFE_LPM_EIDLE bound to: 9'b000011110 
	Parameter ADDR_PMA_RSV_A bound to: 9'b010011001 
	Parameter ADDR_PMA_RSV_B bound to: 9'b010011010 
	Parameter ADDR_RXCDR_CFG_A bound to: 9'b010101000 
	Parameter ADDR_RXCDR_CFG_B bound to: 9'b010101001 
	Parameter ADDR_RXCDR_CFG_C bound to: 9'b010101010 
	Parameter ADDR_RXCDR_CFG_D bound to: 9'b010101011 
	Parameter ADDR_RXCDR_CFG_E bound to: 9'b010101100 
	Parameter ADDR_RXCDR_CFG_F bound to: 9'b010101101 
	Parameter MASK_PCS_RSVD_ATTR bound to: 16'b1111111111111001 
	Parameter MASK_TXOUT_DIV bound to: 16'b1111111110001111 
	Parameter MASK_RXOUT_DIV bound to: 16'b1111111111111000 
	Parameter MASK_TX_DATA_WIDTH bound to: 16'b1111111111111000 
	Parameter MASK_TX_INT_DATAWIDTH bound to: 16'b1111111111101111 
	Parameter MASK_RX_DATA_WIDTH bound to: 16'b1100011111111111 
	Parameter MASK_X16X20_RX_DATA_WIDTH bound to: 16'b1111011111111111 
	Parameter MASK_RX_INT_DATAWIDTH bound to: 16'b1011111111111111 
	Parameter MASK_TXBUF_EN bound to: 16'b1011111111111111 
	Parameter MASK_RXBUF_EN bound to: 16'b1111111111111101 
	Parameter MASK_TX_XCLK_SEL bound to: 16'b1111111101111111 
	Parameter MASK_RX_XCLK_SEL bound to: 16'b1111111110111111 
	Parameter MASK_CLK_CORRECT_USE bound to: 16'b1011111111111111 
	Parameter MASK_TX_DRIVE_MODE bound to: 16'b1111111111100000 
	Parameter MASK_RXCDR_EIDLE bound to: 16'b1111011111111111 
	Parameter MASK_RX_DFE_LPM_EIDLE bound to: 16'b1011111111111111 
	Parameter MASK_PMA_RSV_A bound to: 16'b0000000000000000 
	Parameter MASK_PMA_RSV_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_A bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_B bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_C bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_D bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_E_GTX bound to: 16'b1111111100000000 
	Parameter MASK_RXCDR_CFG_E_GTH bound to: 16'b0000000000000000 
	Parameter MASK_RXCDR_CFG_F_GTX bound to: 16'b1111111111111111 
	Parameter MASK_RXCDR_CFG_F_GTH bound to: 16'b1111111111111000 
	Parameter GEN12_TXOUT_DIV bound to: 16'b0000000000010000 
	Parameter GEN12_RXOUT_DIV bound to: 16'b0000000000000001 
	Parameter GEN12_TX_DATA_WIDTH bound to: 16'b0000000000000011 
	Parameter GEN12_TX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_RX_DATA_WIDTH bound to: 16'b0001100000000000 
	Parameter GEN12_RX_INT_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter GEN12_TXBUF_EN bound to: 16'b0100000000000000 
	Parameter GEN12_RXBUF_EN bound to: 16'b0000000000000010 
	Parameter GEN12_TX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_RX_XCLK_SEL bound to: 16'b0000000000000000 
	Parameter GEN12_CLK_CORRECT_USE bound to: 16'b0100000000000000 
	Parameter GEN12_TX_DRIVE_MODE bound to: 16'b0000000000000001 
	Parameter GEN12_RXCDR_EIDLE bound to: 16'b0000100000000000 
	Parameter GEN12_RX_DFE_LPM_EIDLE bound to: 16'b0100000000000000 
	Parameter GEN12_PMA_RSV_A_GTX bound to: 16'b1000010010000000 
	Parameter GEN12_PMA_RSV_B_GTX bound to: 16'b0000000000000001 
	Parameter GEN12_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN12_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTX bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_B_GTX bound to: 16'b0001000000100000 
	Parameter GEN12_RXCDR_CFG_C_GTX bound to: 16'b0010001111111111 
	Parameter GEN12_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN12_RXCDR_CFG_E_GTX bound to: 16'b0000000000000011 
	Parameter GEN12_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN12_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN12_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN12_RXCDR_CFG_B_GTH bound to: 16'b1100001000001000 
	Parameter GEN12_RXCDR_CFG_C_GTH bound to: 16'b0010000000000000 
	Parameter GEN12_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN12_RXCDR_CFG_E_GTH bound to: 16'b0000000000100000 
	Parameter GEN12_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_TXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_RXOUT_DIV bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DATA_WIDTH bound to: 16'b0000000000000100 
	Parameter GEN3_TX_INT_DATAWIDTH bound to: 16'b0000000000010000 
	Parameter GEN3_RX_DATA_WIDTH bound to: 16'b0010000000000000 
	Parameter GEN3_RX_INT_DATAWIDTH bound to: 16'b0100000000000000 
	Parameter GEN3_TXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_RXBUF_EN bound to: 16'b0000000000000000 
	Parameter GEN3_TX_XCLK_SEL bound to: 16'b0000000010000000 
	Parameter GEN3_RX_XCLK_SEL bound to: 16'b0000000001000000 
	Parameter GEN3_CLK_CORRECT_USE bound to: 16'b0000000000000000 
	Parameter GEN3_TX_DRIVE_MODE bound to: 16'b0000000000000010 
	Parameter GEN3_RXCDR_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_RX_DFE_LPM_EIDLE bound to: 16'b0000000000000000 
	Parameter GEN3_PMA_RSV_A_GTX bound to: 16'b0111000010000000 
	Parameter GEN3_PMA_RSV_B_GTX bound to: 16'b0000000000011110 
	Parameter GEN3_PMA_RSV_A_GTH bound to: 16'b0000000000001000 
	Parameter GEN3_PMA_RSV_B_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTX bound to: 16'b0000000010000000 
	Parameter GEN3_RXCDR_CFG_B_GTX bound to: 16'b0001000000010000 
	Parameter GEN3_RXCDR_CFG_C_GTX bound to: 16'b0000101111111111 
	Parameter GEN3_RXCDR_CFG_D_GTX_S bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTX_A bound to: 16'b1000000000000000 
	Parameter GEN3_RXCDR_CFG_E_GTX bound to: 16'b0000000000001011 
	Parameter GEN3_RXCDR_CFG_F_GTX bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_A_GTH_S bound to: 16'b0000000000011000 
	Parameter GEN3_RXCDR_CFG_A_GTH_A bound to: 16'b1000000000011000 
	Parameter GEN3_RXCDR_CFG_B_GTH bound to: 16'b1100100001001000 
	Parameter GEN3_RXCDR_CFG_C_GTH bound to: 16'b0001000000000000 
	Parameter GEN3_RXCDR_CFG_D_GTH bound to: 16'b0000011111111110 
	Parameter GEN3_RXCDR_CFG_D_GTH_AUX bound to: 16'b0000111111111110 
	Parameter GEN3_RXCDR_CFG_E_GTH bound to: 16'b0000000000010000 
	Parameter GEN3_RXCDR_CFG_F_GTH bound to: 16'b0000000000000000 
	Parameter GEN3_RXCDR_CFG_F_GTH_AUX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_A bound to: 16'b0000000000000000 
	Parameter GEN123_PCS_RSVD_ATTR_M_TX bound to: 16'b0000000000000010 
	Parameter GEN123_PCS_RSVD_ATTR_M_RX bound to: 16'b0000000000000100 
	Parameter X16_RX_DATAWIDTH bound to: 16'b0000000000000000 
	Parameter X20_RX_DATAWIDTH bound to: 16'b0000100000000000 
	Parameter FSM_IDLE bound to: 0 - type: integer 
	Parameter FSM_LOAD bound to: 1 - type: integer 
	Parameter FSM_READ bound to: 2 - type: integer 
	Parameter FSM_RRDY bound to: 3 - type: integer 
	Parameter FSM_WRITE bound to: 4 - type: integer 
	Parameter FSM_WRDY bound to: 5 - type: integer 
	Parameter FSM_DONE bound to: 6 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:107]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:108]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:109]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:110]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:111]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:112]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:115]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:121]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_drp' (23#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_drp.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_eq' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter FSM_TXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_TXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_TXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_TXEQ_REMAP bound to: 6'b001000 
	Parameter FSM_TXEQ_QUERY bound to: 6'b010000 
	Parameter FSM_TXEQ_DONE bound to: 6'b100000 
	Parameter FSM_RXEQ_IDLE bound to: 6'b000001 
	Parameter FSM_RXEQ_PRESET bound to: 6'b000010 
	Parameter FSM_RXEQ_TXCOEFF bound to: 6'b000100 
	Parameter FSM_RXEQ_LF bound to: 6'b001000 
	Parameter FSM_RXEQ_NEW_TXCOEFF_REQ bound to: 6'b010000 
	Parameter FSM_RXEQ_DONE bound to: 6'b100000 
	Parameter TXPRECURSOR_00 bound to: 6'b000000 
	Parameter TXMAINCURSOR_00 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_00 bound to: 6'b010100 
	Parameter TXPRECURSOR_01 bound to: 6'b000000 
	Parameter TXMAINCURSOR_01 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_01 bound to: 6'b001101 
	Parameter TXPRECURSOR_02 bound to: 6'b000000 
	Parameter TXMAINCURSOR_02 bound to: 7'b1000000 
	Parameter TXPOSTCURSOR_02 bound to: 6'b010000 
	Parameter TXPRECURSOR_03 bound to: 6'b000000 
	Parameter TXMAINCURSOR_03 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_03 bound to: 6'b001010 
	Parameter TXPRECURSOR_04 bound to: 6'b000000 
	Parameter TXMAINCURSOR_04 bound to: 7'b1010000 
	Parameter TXPOSTCURSOR_04 bound to: 6'b000000 
	Parameter TXPRECURSOR_05 bound to: 6'b001000 
	Parameter TXMAINCURSOR_05 bound to: 7'b1001000 
	Parameter TXPOSTCURSOR_05 bound to: 6'b000000 
	Parameter TXPRECURSOR_06 bound to: 6'b001010 
	Parameter TXMAINCURSOR_06 bound to: 7'b1000110 
	Parameter TXPOSTCURSOR_06 bound to: 6'b000000 
	Parameter TXPRECURSOR_07 bound to: 6'b001000 
	Parameter TXMAINCURSOR_07 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_07 bound to: 6'b010000 
	Parameter TXPRECURSOR_08 bound to: 6'b001010 
	Parameter TXMAINCURSOR_08 bound to: 7'b0111100 
	Parameter TXPOSTCURSOR_08 bound to: 6'b001010 
	Parameter TXPRECURSOR_09 bound to: 6'b001101 
	Parameter TXMAINCURSOR_09 bound to: 7'b1000100 
	Parameter TXPOSTCURSOR_09 bound to: 6'b000000 
	Parameter TXPRECURSOR_10 bound to: 6'b000000 
	Parameter TXMAINCURSOR_10 bound to: 7'b0111000 
	Parameter TXPOSTCURSOR_10 bound to: 6'b011001 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:113]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:114]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:116]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:117]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:118]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:120]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:121]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:122]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:124]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:128]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-226] default block is never used [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:401]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_rxeq_scan' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_RXEQ_MODE_GEN3 bound to: 1 - type: integer 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter CONVERGE_MAX_BYPASS bound to: 22'b0111111100101000000101 
	Parameter FSM_IDLE bound to: 4'b0001 
	Parameter FSM_PRESET bound to: 4'b0010 
	Parameter FSM_CONVERGE bound to: 4'b0100 
	Parameter FSM_NEW_TXCOEFF_REQ bound to: 4'b1000 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
	Parameter converge_max_bypass_cnt bound to: 22'b0111111100101000000101 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_rxeq_scan' (24#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_rxeq_scan.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_eq' (25#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_eq.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_common' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_drp' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter LOAD_CNT_MAX bound to: 2'b11 
	Parameter INDEX_MAX bound to: 3'b110 
	Parameter ADDR_QPLL_FBDIV bound to: 8'b00110110 
	Parameter ADDR_QPLL_CFG bound to: 8'b00110010 
	Parameter ADDR_QPLL_LPF bound to: 8'b00110001 
	Parameter ADDR_CRSCODE bound to: 8'b10001000 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD bound to: 8'b00110101 
	Parameter ADDR_QPLL_COARSE_FREQ_OVRD_EN bound to: 8'b00110110 
	Parameter ADDR_QPLL_LOCK_CFG bound to: 8'b00110100 
	Parameter MASK_QPLL_FBDIV bound to: 16'b1111110000000000 
	Parameter MASK_QPLL_CFG bound to: 16'b1111111110111111 
	Parameter MASK_QPLL_LPF bound to: 16'b1000011111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000001111111111 
	Parameter MASK_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b1111011111111111 
	Parameter MASK_QPLL_LOCK_CFG bound to: 16'b1110011111111111 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000000000000000 
	Parameter NORM_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD bound to: 16'b0000000000000000 
	Parameter OVRD_QPLL_COARSE_FREQ_OVRD_EN bound to: 16'b0000100000000000 
	Parameter OVRD_QPLL_LOCK_CFG bound to: 16'b0000000000000000 
	Parameter QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_FBDIV bound to: 16'b0000000101110000 
	Parameter GEN3_QPLL_FBDIV bound to: 16'b0000000100100000 
	Parameter GEN12_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN3_QPLL_CFG bound to: 16'b0000000001000000 
	Parameter GEN12_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter GEN3_QPLL_LPF bound to: 16'b0110100000000000 
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter FSM_LOAD bound to: 9'b000000010 
	Parameter FSM_READ bound to: 9'b000000100 
	Parameter FSM_RRDY bound to: 9'b000001000 
	Parameter FSM_WRITE bound to: 9'b000010000 
	Parameter FSM_WRDY bound to: 9'b000100000 
	Parameter FSM_DONE bound to: 9'b001000000 
	Parameter FSM_QPLLRESET bound to: 9'b010000000 
	Parameter FSM_QPLLLOCK bound to: 9'b100000000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_drp' (26#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_drp.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_qpll_wrapper' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter GTP_QPLL_FBDIV bound to: 3'b101 
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:11198]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0100100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1101 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (27#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:11198]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtp_cpllpd_ovrd' (28#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gtp_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_qpll_wrapper' (29#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_qpll_wrapper.v:67]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_common' (30#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_common.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_user' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter RXCDRLOCK_MAX bound to: 4'b1111 
	Parameter RXVALID_MAX bound to: 4'b1111 
	Parameter CONVERGE_MAX bound to: 22'b1011111010111100001000 
	Parameter FSM_IDLE bound to: 2'b00 
	Parameter FSM_RESETOVRD bound to: 2'b01 
	Parameter FSM_RESET_INIT bound to: 2'b10 
	Parameter FSM_RESET bound to: 2'b11 
	Parameter converge_max_cnt bound to: 22'b1011111010111100001000 
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_user' (31#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_user.v:67]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pipe_sync' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:71]
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_RXBUF_EN bound to: TRUE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_LINK_SPEED bound to: 3 - type: integer 
	Parameter BYPASS_TXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter BYPASS_RXDELAY_ALIGN bound to: 0 - type: integer 
	Parameter FSM_TXSYNC_IDLE bound to: 6'b000001 
	Parameter FSM_MMCM_LOCK bound to: 6'b000010 
	Parameter FSM_TXSYNC_START bound to: 6'b000100 
	Parameter FSM_TXPHINITDONE bound to: 6'b001000 
	Parameter FSM_TXSYNC_DONE1 bound to: 6'b010000 
	Parameter FSM_TXSYNC_DONE2 bound to: 6'b100000 
	Parameter FSM_RXSYNC_IDLE bound to: 7'b0000001 
	Parameter FSM_RXCDRLOCK bound to: 7'b0000010 
	Parameter FSM_RXSYNC_START bound to: 7'b0000100 
	Parameter FSM_RXSYNC_DONE1 bound to: 7'b0001000 
	Parameter FSM_RXSYNC_DONE2 bound to: 7'b0010000 
	Parameter FSM_RXSYNC_DONES bound to: 7'b0100000 
	Parameter FSM_RXSYNC_DONEM bound to: 7'b1000000 
INFO: [Synth 8-4471] merging register 'rxsync_fsm_disable.rxsync_done_reg' into 'rxsync_fsm_disable.rxdlyen_reg' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:612]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_sync' (32#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_sync.v:71]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gt_wrapper' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
	Parameter PCIE_SIM_MODE bound to: FALSE - type: string 
	Parameter PCIE_SIM_SPEEDUP bound to: FALSE - type: string 
	Parameter PCIE_SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter PCIE_GT_DEVICE bound to: GTX - type: string 
	Parameter PCIE_USE_MODE bound to: 3.0 - type: string 
	Parameter PCIE_PLL_SEL bound to: CPLL - type: string 
	Parameter PCIE_LPM_DFE bound to: LPM - type: string 
	Parameter PCIE_LPM_DFE_GEN3 bound to: DFE - type: string 
	Parameter PCIE_ASYNC_EN bound to: FALSE - type: string 
	Parameter PCIE_TXBUF_EN bound to: FALSE - type: string 
	Parameter PCIE_TXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_RXSYNC_MODE bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND bound to: 0 - type: integer 
	Parameter PCIE_CHAN_BOND_EN bound to: TRUE - type: string 
	Parameter PCIE_LANE bound to: 8 - type: integer 
	Parameter PCIE_REFCLK_FREQ bound to: 0 - type: integer 
	Parameter PCIE_TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter PCIE_OOBCLK_MODE bound to: 1 - type: integer 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter PCIE_DEBUG_MODE bound to: 0 - type: integer 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter OUT_DIV bound to: 2 - type: integer 
	Parameter CLK25_DIV bound to: 4 - type: integer 
	Parameter CLKMUX_PD bound to: 1'b1 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter OOBCLK_SEL bound to: 1'b1 
	Parameter RXOOB_CLK_CFG bound to: FABRIC - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter RXCDR_CFG_GTX bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_CFG_GTH bound to: 83'b00000000000001000000000011111111110001000000000000011000010000010000000000000011000 
	Parameter RXCDR_CFG_GTP bound to: 83'b00000000000000000010000011111111110010000000110000000000001000001000001000000010000 
	Parameter TXSYNC_OVRD bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b1 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:10525]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: TRUE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 7 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0001001010 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0001000101 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0110111100 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 4 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: TRUE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 20 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 18 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100011100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b0000 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101001000000011111001100 
	Parameter CPLL_FBDIV bound to: 5 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101100000001 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: TRUE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: TRUE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000111001111 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00001001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b0100 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100010000001000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 2 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000000000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PMA - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 4 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 848353388 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b1 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 4 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: FALSE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: 1 - type: string 
	Parameter SIM_VERSION bound to: 3.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TX_CLK25_DIV bound to: 4 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b10100 
	Parameter TX_DEEMPH1 bound to: 5'b01011 
	Parameter TX_DRIVE_MODE bound to: PIPE - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b010 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1001101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1001100 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000001100100 
	Parameter TX_RXDETECT_REF bound to: 3'b011 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (33#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:10525]
INFO: [Synth 8-638] synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gtx_cpllpd_ovrd' (34#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gtx_cpllpd_ovrd.v:54]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_wrapper' (35#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_wrapper.v:67]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (36#1) [/opt/Xilinx/Vivado/2015.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pipe_wrapper' (37#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_wrapper.v:156]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_gt_top' (38#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_gt_top.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_core_top' (39#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:64]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_pcie2_top' (40#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0' (41#1) [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1180.801 ; gain = 342.656 ; free physical = 1753 ; free virtual = 20409
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1180.801 ; gain = 342.656 ; free physical = 1752 ; free virtual = 20409
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pcie_7x_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pcie_7x_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1526.848 ; gain = 0.000 ; free physical = 1398 ; free virtual = 20054
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22669 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1526.852 ; gain = 688.707 ; free physical = 1476 ; free virtual = 20133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1526.852 ; gain = 688.707 ; free physical = 1476 ; free virtual = 20133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1526.852 ; gain = 688.707 ; free physical = 1476 ; free virtual = 20133
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "eof_tkeep0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "null_is_eof" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_pipe_reset'
INFO: [Synth 8-5546] ROM "userrdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtreset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cpllpd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dclk_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_qpll_reset'
INFO: [Synth 8-5544] ROM "qpllpd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ovrd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rxpmareset_reg' into 'txpmareset_reg' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pipe_rate.v:416]
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sysclksel0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rate" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_tx_drive_mode" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_e" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'pcie_7x_0_rxeq_scan'
INFO: [Synth 8-5544] ROM "lffs_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fsm_tx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-802] inferred FSM for state register 'fsm_rx_reg' in module 'pcie_7x_0_pipe_eq'
INFO: [Synth 8-5544] ROM "rxeq_lf0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txeq_preset" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txeq_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rxeq_preset_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxeq_lffs_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_rx0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'fsm_reg' in module 'pcie_7x_0_qpll_drp'
INFO: [Synth 8-5544] ROM "fsm0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'txsync_fsm.fsm_tx_reg' in module 'pcie_7x_0_pipe_sync'
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'reg_state_eios_det_reg' in module 'pcie_7x_0_gt_rx_valid_filter_7x'
INFO: [Synth 8-5546] ROM "reg_state_eios_det" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'bridge_reset_int_reg' into 'user_reset_int_reg' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:1074]
INFO: [Synth 8-4471] merging register 'bridge_reset_d_reg' into 'user_reset_out_reg' [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:1084]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            FSM_CFG_WAIT |                00000000000000010 |                            00001
           FSM_CPLLRESET |                00000000000000001 |                            00010
            FSM_CPLLLOCK |                00000000000001000 |                            00101
                 FSM_DRP |                00000000000010000 |                            00110
             FSM_GTRESET |                00000000000100000 |                            00111
           FSM_MMCM_LOCK |                00000000100000000 |                            01100
           FSM_RESETDONE |                00010000000000000 |                            01101
             FSM_CPLL_PD |                00100000000000000 |                            01110
        FSM_TXSYNC_START |                01000000000000000 |                            01111
         FSM_TXSYNC_DONE |                10000000000000000 |                            10000
                FSM_IDLE |                00000000000000100 |                            00000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FSM_WAIT_LOCK |                              000 |                             0010
           FSM_MMCM_LOCK |                              001 |                             0011
       FSM_DRP_START_NOM |                              010 |                             0100
        FSM_DRP_DONE_NOM |                              011 |                             0101
            FSM_QPLLLOCK |                              100 |                             0110
        FSM_QPLL_PDRESET |                              101 |                             1011
             FSM_QPLL_PD |                              110 |                             1100
                FSM_IDLE |                              111 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'pcie_7x_0_qpll_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                            00001 |                             0000
*
                FSM_IDLE |                            00010 |                             0001
              FSM_PRESET |                            00100 |                             0010
            FSM_CONVERGE |                            01000 |                             0100
     FSM_NEW_TXCOEFF_REQ |                            10000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'one-hot' in module 'pcie_7x_0_rxeq_scan'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
           FSM_TXEQ_IDLE |                          0000010 |                           000001
         FSM_TXEQ_PRESET |                          0000100 |                           000010
        FSM_TXEQ_TXCOEFF |                          0001000 |                           000100
          FSM_TXEQ_REMAP |                          0010000 |                           001000
          FSM_TXEQ_QUERY |                          0100000 |                           010000
           FSM_TXEQ_DONE |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                           000000
*
           FSM_RXEQ_IDLE |                              001 |                           000001
         FSM_RXEQ_PRESET |                              010 |                           000010
        FSM_RXEQ_TXCOEFF |                              011 |                           000100
             FSM_RXEQ_LF |                              100 |                           001000
FSM_RXEQ_NEW_TXCOEFF_REQ |                              101 |                           010000
           FSM_RXEQ_DONE |                              110 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_rx_reg' using encoding 'sequential' in module 'pcie_7x_0_pipe_eq'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                          0000001 |                           000000
*
         FSM_TXSYNC_IDLE |                          0000010 |                           000001
           FSM_MMCM_LOCK |                          0000100 |                           000010
        FSM_TXSYNC_START |                          0001000 |                           000100
        FSM_TXPHINITDONE |                          0010000 |                           001000
        FSM_TXSYNC_DONE1 |                          0100000 |                           010000
        FSM_TXSYNC_DONE2 |                          1000000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txsync_fsm.fsm_tx_reg' using encoding 'one-hot' in module 'pcie_7x_0_pipe_sync'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1526.852 ; gain = 688.707 ; free physical = 1464 ; free virtual = 20121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 8     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 27    
	   2 Input      1 Bit       Adders := 9     
+---Registers : 
	              128 Bit    Registers := 10    
	               96 Bit    Registers := 10    
	               64 Bit    Registers := 3     
	               22 Bit    Registers := 9     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 64    
	               16 Bit    Registers := 54    
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 43    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 85    
	                5 Bit    Registers := 25    
	                4 Bit    Registers := 81    
	                3 Bit    Registers := 86    
	                2 Bit    Registers := 145   
	                1 Bit    Registers := 1387  
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 11    
	   5 Input     22 Bit        Muxes := 8     
	   2 Input     19 Bit        Muxes := 8     
	   7 Input     19 Bit        Muxes := 8     
	   2 Input     18 Bit        Muxes := 24    
	  24 Input     18 Bit        Muxes := 8     
	   7 Input     18 Bit        Muxes := 16    
	  19 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 40    
	   2 Input     15 Bit        Muxes := 16    
	   2 Input     14 Bit        Muxes := 16    
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 12    
	   3 Input      9 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   3 Input      8 Bit        Muxes := 10    
	   8 Input      8 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 16    
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      6 Bit        Muxes := 89    
	   7 Input      6 Bit        Muxes := 24    
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 115   
	   3 Input      5 Bit        Muxes := 17    
	  11 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 8     
	  13 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 73    
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 45    
	   3 Input      3 Bit        Muxes := 9     
	  13 Input      3 Bit        Muxes := 1     
	  32 Input      3 Bit        Muxes := 8     
	   7 Input      3 Bit        Muxes := 16    
	  15 Input      3 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 21    
	  32 Input      2 Bit        Muxes := 8     
	   7 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 214   
	  11 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 30    
	  32 Input      1 Bit        Muxes := 152   
	   5 Input      1 Bit        Muxes := 64    
	   4 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 136   
	  10 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pcie_7x_0_axi_basic_rx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module pcie_7x_0_axi_basic_rx_null_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_axi_basic_tx_thrtl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module pcie_7x_0_axi_basic_tx_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pcie_pipe_lane 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
Module pcie_7x_0_pcie_pipe_misc 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module pcie_7x_0_pcie_top 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module pcie_7x_0_pipe_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	  19 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_qpll_reset 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 5     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_pipe_rate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 10    
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 2     
	  32 Input      3 Bit        Muxes := 1     
	  32 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  32 Input      1 Bit        Muxes := 19    
Module pcie_7x_0_pipe_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_rxeq_scan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   5 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 8     
Module pcie_7x_0_pipe_eq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 5     
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   7 Input     19 Bit        Muxes := 1     
	  24 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   7 Input     18 Bit        Muxes := 2     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 14    
Module pcie_7x_0_qpll_drp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      9 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module pcie_7x_0_gtp_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_user 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_pipe_sync 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---Muxes : 
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 3     
Module pcie_7x_0_gtx_cpllpd_ovrd 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
Module pcie_7x_0_pipe_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module pcie_7x_0_gt_rx_valid_filter_7x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
Module pcie_7x_0_gt_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module pcie_7x_0_core_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1526.855 ; gain = 688.711 ; free physical = 1464 ; free virtual = 20121
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_eidle" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_pma_rsv_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_b" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxcdr_cfg_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_txout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rxout_div" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_data_width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_rx_int_datawidth" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_clk_correction_use" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "mode" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "index" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "inst/pcie_top_i/axi_basic_top/rx_inst/rx_null_gen_inst/eof_tkeep0" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1526.855 ; gain = 688.711 ; free physical = 1462 ; free virtual = 20119
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1526.855 ; gain = 688.711 ; free physical = 1462 ; free virtual = 20119

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1526.855 ; gain = 688.711 ; free physical = 1466 ; free virtual = 20123
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 1526.855 ; gain = 688.711 ; free physical = 1466 ; free virtual = 20123

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1606.848 ; gain = 768.703 ; free physical = 1343 ; free virtual = 20000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.871 ; gain = 804.727 ; free physical = 1307 ; free virtual = 19964
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/rxeq_lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/lffs_sel_reg ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[12] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[11] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[10] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[9] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[8] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[7] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[6] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[5] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[4] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[3] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[2] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[1] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/new_txcoeff_reg[0] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[17] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[16] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[15] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[14] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Synth 8-3332] Sequential element (\inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_new_txcoeff_reg[13] ) is unused and will be removed from module pcie_7x_0_pcie2_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1266 ; free virtual = 19923
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1266 ; free virtual = 19923

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1266 ; free virtual = 19923
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1264 ; free virtual = 19921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]     | 96     | 8     | NO           | NO                 | YES               | 0      | 24      | 
|pcie_7x_0_pcie2_top | inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127] | 128    | 8     | NO           | NO                 | YES               | 0      | 32      | 
+--------------------+-------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     1|
|2     |CARRY4        |   102|
|3     |GTXE2_CHANNEL |     8|
|4     |GTXE2_COMMON  |     2|
|5     |LUT1          |   413|
|6     |LUT2          |   452|
|7     |LUT3          |   670|
|8     |LUT4          |   402|
|9     |LUT5          |  1334|
|10    |LUT6          |  1296|
|11    |MUXF7         |    65|
|12    |MUXF8         |     8|
|13    |PCIE_2_1      |     1|
|14    |RAMB36E1      |     8|
|15    |SRLC32E       |    56|
|16    |FDCE          |     9|
|17    |FDPE          |     2|
|18    |FDRE          |  5794|
|19    |FDSE          |   135|
+------+--------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                                       |Module                             |Cells |
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                                            |                                   | 10758|
|2     |  inst                                                                         |pcie_7x_0_pcie2_top                | 10758|
|3     |    inst                                                                       |pcie_7x_0_core_top                 | 10758|
|4     |      gt_top_i                                                                 |pcie_7x_0_gt_top                   |  9804|
|5     |        \gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x    |    54|
|6     |        \gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_22 |    53|
|7     |        \gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_23 |    54|
|8     |        \gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_24 |    52|
|9     |        \gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_25 |    52|
|10    |        \gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_26 |    52|
|11    |        \gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_27 |    52|
|12    |        \gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst                      |pcie_7x_0_gt_rx_valid_filter_7x_28 |    54|
|13    |        pipe_wrapper_i                                                         |pcie_7x_0_pipe_wrapper             |  9362|
|14    |          \pipe_lane[0].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper               |    16|
|15    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_87       |    11|
|16    |          \pipe_lane[0].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp                 |   203|
|17    |          \pipe_lane[0].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq                  |   515|
|18    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_86             |   194|
|19    |          \pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |pcie_7x_0_gt_common                |   161|
|20    |            qpll_drp_i                                                         |pcie_7x_0_qpll_drp_84              |   160|
|21    |            qpll_wrapper_i                                                     |pcie_7x_0_qpll_wrapper_85          |     1|
|22    |          \pipe_lane[0].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate                |   153|
|23    |          \pipe_lane[0].pipe_sync_i                                            |pcie_7x_0_pipe_sync                |    72|
|24    |          \pipe_lane[0].pipe_user_i                                            |pcie_7x_0_pipe_user                |   133|
|25    |          \pipe_lane[1].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_29            |    15|
|26    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_83       |    11|
|27    |          \pipe_lane[1].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_30              |   203|
|28    |          \pipe_lane[1].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_31               |   515|
|29    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_82             |   194|
|30    |          \pipe_lane[1].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_32             |   153|
|31    |          \pipe_lane[1].pipe_sync_i                                            |pcie_7x_0_pipe_sync_33             |    70|
|32    |          \pipe_lane[1].pipe_user_i                                            |pcie_7x_0_pipe_user_34             |   133|
|33    |          \pipe_lane[2].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_35            |    15|
|34    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_81       |    11|
|35    |          \pipe_lane[2].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_36              |   203|
|36    |          \pipe_lane[2].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_37               |   515|
|37    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_80             |   194|
|38    |          \pipe_lane[2].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_38             |   153|
|39    |          \pipe_lane[2].pipe_sync_i                                            |pcie_7x_0_pipe_sync_39             |    70|
|40    |          \pipe_lane[2].pipe_user_i                                            |pcie_7x_0_pipe_user_40             |   133|
|41    |          \pipe_lane[3].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_41            |    16|
|42    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_79       |    11|
|43    |          \pipe_lane[3].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_42              |   203|
|44    |          \pipe_lane[3].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_43               |   515|
|45    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_78             |   194|
|46    |          \pipe_lane[3].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_44             |   153|
|47    |          \pipe_lane[3].pipe_sync_i                                            |pcie_7x_0_pipe_sync_45             |    70|
|48    |          \pipe_lane[3].pipe_user_i                                            |pcie_7x_0_pipe_user_46             |   133|
|49    |          \pipe_lane[4].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_47            |    15|
|50    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_77       |    11|
|51    |          \pipe_lane[4].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_48              |   203|
|52    |          \pipe_lane[4].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_49               |   515|
|53    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_76             |   194|
|54    |          \pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i  |pcie_7x_0_gt_common_50             |   161|
|55    |            qpll_drp_i                                                         |pcie_7x_0_qpll_drp                 |   160|
|56    |            qpll_wrapper_i                                                     |pcie_7x_0_qpll_wrapper             |     1|
|57    |          \pipe_lane[4].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_51             |   153|
|58    |          \pipe_lane[4].pipe_sync_i                                            |pcie_7x_0_pipe_sync_52             |    70|
|59    |          \pipe_lane[4].pipe_user_i                                            |pcie_7x_0_pipe_user_53             |   133|
|60    |          \pipe_lane[5].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_54            |    17|
|61    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_75       |    11|
|62    |          \pipe_lane[5].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_55              |   203|
|63    |          \pipe_lane[5].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_56               |   515|
|64    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_74             |   194|
|65    |          \pipe_lane[5].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_57             |   153|
|66    |          \pipe_lane[5].pipe_sync_i                                            |pcie_7x_0_pipe_sync_58             |    70|
|67    |          \pipe_lane[5].pipe_user_i                                            |pcie_7x_0_pipe_user_59             |   134|
|68    |          \pipe_lane[6].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_60            |    19|
|69    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd_73       |    11|
|70    |          \pipe_lane[6].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_61              |   203|
|71    |          \pipe_lane[6].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_62               |   515|
|72    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan_72             |   194|
|73    |          \pipe_lane[6].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_63             |   157|
|74    |          \pipe_lane[6].pipe_sync_i                                            |pcie_7x_0_pipe_sync_64             |    70|
|75    |          \pipe_lane[6].pipe_user_i                                            |pcie_7x_0_pipe_user_65             |   133|
|76    |          \pipe_lane[7].gt_wrapper_i                                           |pcie_7x_0_gt_wrapper_66            |    15|
|77    |            cpllPDInst                                                         |pcie_7x_0_gtx_cpllpd_ovrd          |    11|
|78    |          \pipe_lane[7].pipe_drp.pipe_drp_i                                    |pcie_7x_0_pipe_drp_67              |   203|
|79    |          \pipe_lane[7].pipe_eq.pipe_eq_i                                      |pcie_7x_0_pipe_eq_68               |   515|
|80    |            rxeq_scan_i                                                        |pcie_7x_0_rxeq_scan                |   194|
|81    |          \pipe_lane[7].pipe_rate.pipe_rate_i                                  |pcie_7x_0_pipe_rate_69             |   153|
|82    |          \pipe_lane[7].pipe_sync_i                                            |pcie_7x_0_pipe_sync_70             |    70|
|83    |          \pipe_lane[7].pipe_user_i                                            |pcie_7x_0_pipe_user_71             |   133|
|84    |          \pipe_reset.pipe_reset_i                                             |pcie_7x_0_pipe_reset               |   220|
|85    |          \qpll_reset.qpll_reset_i                                             |pcie_7x_0_qpll_reset               |    89|
|86    |      pcie_top_i                                                               |pcie_7x_0_pcie_top                 |   943|
|87    |        axi_basic_top                                                          |pcie_7x_0_axi_basic_top            |   481|
|88    |          rx_inst                                                              |pcie_7x_0_axi_basic_rx             |   340|
|89    |            rx_null_gen_inst                                                   |pcie_7x_0_axi_basic_rx_null_gen    |    61|
|90    |            rx_pipeline_inst                                                   |pcie_7x_0_axi_basic_rx_pipeline    |   279|
|91    |          tx_inst                                                              |pcie_7x_0_axi_basic_tx             |   141|
|92    |            \thrtl_ctl_enabled.tx_thrl_ctl_inst                                |pcie_7x_0_axi_basic_tx_thrtl_ctl   |    61|
|93    |            tx_pipeline_inst                                                   |pcie_7x_0_axi_basic_tx_pipeline    |    80|
|94    |        pcie_7x_i                                                              |pcie_7x_0_pcie_7x                  |    55|
|95    |          pcie_bram_top                                                        |pcie_7x_0_pcie_bram_top_7x         |     8|
|96    |            pcie_brams_rx                                                      |pcie_7x_0_pcie_brams_7x            |     4|
|97    |              \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x_14          |     1|
|98    |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_21                  |     1|
|99    |              \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_15          |     1|
|100   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_20                  |     1|
|101   |              \brams[2].ram                                                    |pcie_7x_0_pcie_bram_7x_16          |     1|
|102   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_19                  |     1|
|103   |              \brams[3].ram                                                    |pcie_7x_0_pcie_bram_7x_17          |     1|
|104   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_18                  |     1|
|105   |            pcie_brams_tx                                                      |pcie_7x_0_pcie_brams_7x_7          |     4|
|106   |              \brams[0].ram                                                    |pcie_7x_0_pcie_bram_7x             |     1|
|107   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_13                  |     1|
|108   |              \brams[1].ram                                                    |pcie_7x_0_pcie_bram_7x_8           |     1|
|109   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_12                  |     1|
|110   |              \brams[2].ram                                                    |pcie_7x_0_pcie_bram_7x_9           |     1|
|111   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO_11                  |     1|
|112   |              \brams[3].ram                                                    |pcie_7x_0_pcie_bram_7x_10          |     1|
|113   |                \use_tdp.ramb36                                                |BRAM_TDP_MACRO                     |     1|
|114   |        pcie_pipe_pipeline_i                                                   |pcie_7x_0_pcie_pipe_pipeline       |   390|
|115   |          \pipe_2_lane.pipe_lane_1_i                                           |pcie_7x_0_pcie_pipe_lane           |    48|
|116   |          \pipe_4_lane.pipe_lane_2_i                                           |pcie_7x_0_pcie_pipe_lane_0         |    48|
|117   |          \pipe_4_lane.pipe_lane_3_i                                           |pcie_7x_0_pcie_pipe_lane_1         |    48|
|118   |          \pipe_8_lane.pipe_lane_4_i                                           |pcie_7x_0_pcie_pipe_lane_2         |    48|
|119   |          \pipe_8_lane.pipe_lane_5_i                                           |pcie_7x_0_pcie_pipe_lane_3         |    48|
|120   |          \pipe_8_lane.pipe_lane_6_i                                           |pcie_7x_0_pcie_pipe_lane_4         |    48|
|121   |          \pipe_8_lane.pipe_lane_7_i                                           |pcie_7x_0_pcie_pipe_lane_5         |    48|
|122   |          pipe_lane_0_i                                                        |pcie_7x_0_pcie_pipe_lane_6         |    48|
|123   |          pipe_misc_i                                                          |pcie_7x_0_pcie_pipe_misc           |     6|
+------+-------------------------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 1697.012 ; gain = 317.543 ; free physical = 1263 ; free virtual = 19920
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1697.012 ; gain = 858.867 ; free physical = 1263 ; free virtual = 19920
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/synth/pcie_7x_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
462 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1697.016 ; gain = 704.027 ; free physical = 1251 ; free virtual = 19908
INFO: [Coretcl 2-1174] Renamed 122 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1922.215 ; gain = 4.000 ; free physical = 1065 ; free virtual = 19725
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1923.219 ; gain = 226.203 ; free physical = 1062 ; free virtual = 19721
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/yhs/clickp4_fpga/01_start/kc705/.Xil/Vivado-22654-yhs-OptiPlex-9020/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun  1 22:31:16 2017...
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 1929.348 ; gain = 948.359 ; free physical = 1044 ; free virtual = 19712
AFTER: synth_ip
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 22:31:16 2017...
make -C kc705 --no-print-directory all
/home/yhs/connectal/scripts/Makefile.connectal.build:359: obj/Makefile: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•
/home/yhs/p4fpga/bsv/infra/Main.bsv:116: Syntax error, token=TOKENDINSTANCE
split ['PARSER', 'Parser']
split ['DEPARSER', 'Deparser']
split ['MATCHTABLE', 'Control']
split ['TYPEDEF', 'StructDefines']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_RXCHAN', '1']
split ['NUM_TXCHAN', '1']
split ['NUM_HOSTCHAN', '1']
split ['NUM_METAGEN', '1']
split ['NUM_PKTGEN', '1']
split ['NicVersion', '0']
split ['DataBusWidth', '128']
split ['ConnectalVersion', '16.11.1']
split ['NumberOfMasters', '1']
split ['PinType', 'Empty']
split ['PinTypeInclude', 'Misc']
split ['NumberOfUserTiles', '1']
split ['SlaveDataBusWidth', '32']
split ['SlaveControlAddrWidth', '5']
split ['BurstLenSize', '12']
split ['project_dir', '/home/yhs/clickp4_fpga/01_start/kc705']
split ['MainClockPeriod', '8']
split ['DerivedClockPeriod', '4.000000']
split ['PcieClockPeriod', '8']
split ['XILINX', '1']
split ['PhysAddrWidth', '40']
split ['PcieLanes', '8']
split ['CONNECTAL_BITS_DEPENDENCES', 'hw/mkTop.bit']
split ['CONNECTAL_RUN_SCRIPT', '/home/yhs/connectal/scripts/run.pcietest']
/home/yhs/connectal/scripts/bsvdepend.py -o obj/Makefile -D PARSER=Parser -D DEPARSER=Deparser -D MATCHTABLE=Control -D TYPEDEF=StructDefines -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D STREAM -D NUM_RXCHAN=1 -D NUM_TXCHAN=1 -D NUM_HOSTCHAN=1 -D NUM_METAGEN=1 -D NUM_PKTGEN=1 -D STREAM -D NicVersion=0 -D DataBusWidth=128 -D IMPORT_HOSTIF -D BYTE_ENABLES -D ClockDefaultParam -D ConnectalVersion=16.11.1 -D NumberOfMasters=1 -D PinType=Empty -D PinTypeInclude=Misc -D NumberOfUserTiles=1 -D SlaveDataBusWidth=32 -D SlaveControlAddrWidth=5 -D BurstLenSize=12 -D project_dir=/home/yhs/clickp4_fpga/01_start/kc705 -D MainClockPeriod=8 -D DerivedClockPeriod=4.000000 -D PcieClockPeriod=8 -D XILINX=1 -D Kintex7 -D PCIE -D PCIE1 -D PcieHostInterface -D PhysAddrWidth=40 -D PcieLanes=8 -D CONNECTAL_BITS_DEPENDENCES=hw/mkTop.bit -D CONNECTAL_RUN_SCRIPT=/home/yhs/connectal/scripts/run.pcietest -D BOARD_kc705 --bsvpath=/home/yhs/p4fpga/bsv/infra:/home/yhs/connectal/bsv:/home/yhs/clickp4_fpga/01_start/generatedbsv:/home/yhs/sonic-lite/hw/bsv:/home/yhs/clickp4_fpga/01_start/kc705/generatedbsv:/home/yhs/clickp4_fpga/01_start:/home/yhs/p4fpga/bsv/datapath:/home/yhs/p4fpga/bsv/generated:/home/yhs/p4fpga/bsv/library:/home/yhs/p4fpga/bsv/library/AsymmetricBRAM:/home/yhs/p4fpga/bsv/library/Bcam:/home/yhs/p4fpga/bsv/library/DMHC:/home/yhs/p4fpga/bsv:/home/yhs/connectal/lib/bsv:/home/yhs/connectal/generated/xilinx:/home/yhs/connectal/generated/altera --all /home/yhs/connectal/bsv/PcieTop.bsv
bsvdepend: in /home/yhs/connectal/bsv/PS5LIB.bsv expecting module: (* always_ready, always_enabled, no_default_clock, no_default_reset, clock_prefix="", reset_prefix="" *)
obj/Makefile:487: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:577: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„å‘½ä»¤
obj/Makefile:487: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieEndpointX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:716: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„å‘½ä»¤
obj/Makefile:256: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPcieRootPortX7.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:607: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:797: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2033: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„å‘½ä»¤
obj/Makefile:943: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2040: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„å‘½ä»¤
obj/Makefile:950: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PktGen.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2047: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„å‘½ä»¤
obj/Makefile:957: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Lists.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2054: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„å‘½ä»¤
obj/Makefile:964: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Stream.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2084: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„å‘½ä»¤
obj/Makefile:971: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DmaController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2098: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„å‘½ä»¤
obj/Makefile:1008: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/LedController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2107: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„å‘½ä»¤
obj/Makefile:1017: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkLedController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2114: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„å‘½ä»¤
obj/Makefile:1024: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Register.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2121: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„å‘½ä»¤
obj/Makefile:1031: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/ISA_Defs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2128: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„å‘½ä»¤
obj/Makefile:1038: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServerInternal.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2135: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„å‘½ä»¤
obj/Makefile:1045: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMMU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2142: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„å‘½ä»¤
obj/Makefile:1052: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HeaderSerializer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2158: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„å‘½ä»¤
obj/Makefile:1073: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Sims.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2165: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„å‘½ä»¤
obj/Makefile:1096: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PriorityEncoder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2172: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„å‘½ä»¤
obj/Makefile:1103: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Tap.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2179: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„å‘½ä»¤
obj/Makefile:1110: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuffMemServer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2186: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„å‘½ä»¤
obj/Makefile:1133: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgTypes.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2193: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„å‘½ä»¤
obj/Makefile:1170: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU_Common.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2200: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„å‘½ä»¤
obj/Makefile:1177: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StringUtils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2207: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„å‘½ä»¤
obj/Makefile:1184: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MemMgmt.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2214: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„å‘½ä»¤
obj/Makefile:1191: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/MatchTable.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2221: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„å‘½ä»¤
obj/Makefile:1198: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/DbgDefs.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2235: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„å‘½ä»¤
obj/Makefile:1205: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ddr3Controller.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2244: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„å‘½ä»¤
obj/Makefile:1214: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkDdr3.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2251: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„å‘½ä»¤
obj/Makefile:1228: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/XilinxEthPhy.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2258: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„å‘½ä»¤
obj/Makefile:1235: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Ethernet.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2265: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„å‘½ä»¤
obj/Makefile:1242: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StreamGearbox.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2272: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„å‘½ä»¤
obj/Makefile:1249: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/IMem.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2286: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1286: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2293: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„å‘½ä»¤
obj/Makefile:1300: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/StoreAndForward.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2300: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„å‘½ä»¤
obj/Makefile:1328: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PushButtonController.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2309: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„å‘½ä»¤
obj/Makefile:1337: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkPushButtonController.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2316: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„å‘½ä»¤
obj/Makefile:1351: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PacketBuffer.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2330: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„å‘½ä»¤
obj/Makefile:1381: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/CPU.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2344: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„å‘½ä»¤
obj/Makefile:1402: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/EthMac.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2353: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„å‘½ä»¤
obj/Makefile:1411: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œverilog/mkEthMac.vâ€çš„æ—§å‘½ä»¤
obj/Makefile:2360: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„å‘½ä»¤
obj/Makefile:1418: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/PrintTrace.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2367: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„å‘½ä»¤
obj/Makefile:1425: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/Utils.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2374: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„å‘½ä»¤
obj/Makefile:1432: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SynthBuilder.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2381: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1439: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/RxChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2388: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„å‘½ä»¤
obj/Makefile:1446: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/TxRx.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2402: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„å‘½ä»¤
obj/Makefile:1453: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/SharedBuff.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2409: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„å‘½ä»¤
obj/Makefile:1460: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/HostChannel.boâ€çš„æ—§å‘½ä»¤
obj/Makefile:2425: è­¦å‘Šï¼šè¦†ç›–å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„å‘½ä»¤
obj/Makefile:1474: è­¦å‘Šï¼šå¿½ç•¥å…³äºŽç›®æ ‡â€œobj/NfsumePins.boâ€çš„æ—§å‘½ä»¤
prepare_bin_target
ubuntu.exe
"jni/ubuntu.exe" -> "bin/ubuntu.exe"
ubuntu.exe done
BSV_BO [ /home/yhs/connectal/bsv/ConnectalConfig.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieSplitter.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkTLPDispatcher.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkTLPDispatcher.v
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkTLPArbiter.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkTLPArbiter.v
BSV_BO [ /home/yhs/connectal/bsv/GetPutM.bsv]
BSV_BO [ /home/yhs/connectal/bsv/AxiStream.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pipe.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Adapter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalMemory.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemTypes.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/BscanE2.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SyncBits.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Bscan.bsv]
BSV_BO [ /home/yhs/connectal/bsv/BramMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/EHR.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkEHR2BSV.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkEHR2BSV.v
BSV_BO [ /home/yhs/connectal/lib/bsv/ConfigCounter.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBram.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieTracer.bsv]
Warning: "/home/yhs/connectal/bsv/PcieTracer.bsv", line 76, column 8: (G0010)
  Rule "bramMuxReg_respond_1" was treated as more urgent than
  "bramMuxReg_respond". Conflicts:
    "bramMuxReg_respond_1" cannot fire before "bramMuxReg_respond":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
    "bramMuxReg_respond" cannot fire before "bramMuxReg_respond_1":
      calls to
	bramMuxReg_responseFifo_rv.port1__write vs. bramMuxReg_responseFifo_rv.port1__read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPcieTracer.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPcieTracer.v
BSV_BO [ /home/yhs/connectal/bsv/AddressGenerator.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieCsr.bsv]
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceBramWrAddr__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceBramWrAddrReg.write vs. tlpTraceBramWrAddrReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTraceLimit__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTraceLimitReg.write vs. tlpTraceLimitReg.write
Warning: "/home/yhs/connectal/bsv/PcieCsr.bsv", line 77, column 8: (G0036)
  Rule "traceClient_tlpTracing__write" will appear to fire before
  "writeDataRule2" when both fire in the same clock cycle, affecting:
    calls to tlpTracingReg.write vs. tlpTracingReg.write
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPcieControlAndStatusRegs.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPcieControlAndStatusRegs.v
BSV_BO [ /home/yhs/connectal/generated/xilinx/PCIEWRAPPER.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalClocks.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalXilinxCells.bsv]
BSV_BO [ /home/yhs/connectal/generated/xilinx/Bufgctrl.bsv]
BSV_BO [ /home/yhs/connectal/bsv/PcieGearbox.bsv]
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPcieGearbox.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPcieGearbox.v
BSV_BO [ /home/yhs/connectal/bsv/PcieStateChanges.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Pcie1EndpointX7.bsv]
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9: (G0043)
  Multiple reset signals influence rule `bufcrule'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      bbufc.s0 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 49, column 12,
      bbufc.s1 at "/home/yhs/connectal/generated/xilinx/Bufgctrl.bsv", line 50, column 12,
    Reset 2 (rsto.gen_rst):
      pclk_sel.read
  During elaboration of rule `bufcrule' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 249, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Warning: "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9: (G0043)
  Multiple reset signals influence rule `every3'.
  This can lead to inconsistent, non-atomic results when not all of these
  signals are asserted.
  Method calls by reset:
    Reset 1 (default_reset):
      pcie_ep.pipe_pclk_sel_out at "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 66, column 29,
    Reset 2 (rsto.gen_rst):
      pclk_sel_reg1.write
  During elaboration of rule `every3' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 273, column 9.
  During elaboration of `mkPcieEndpointX7' at
  "/home/yhs/connectal/bsv/Pcie1EndpointX7.bsv", line 204, column 8.
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPcieEndpointX7.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPcieEndpointX7.v
BSV_BO [ /home/yhs/connectal/bsv/HostInterface.bsv]
BSV_BO [ /home/yhs/connectal/bsv/Portal.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Arith.bsv]
BSV_BO [ /home/yhs/connectal/bsv/CtrlMux.bsv]
BSV_BO [ /home/yhs/connectal/bsv/ConnectalBramFifo.bsv]
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 91, column 94: (T0054)
  Field not defined: `clear'
Warning: "/home/yhs/connectal/bsv/ConnectalBramFifo.bsv", line 139, column 93: (T0054)
  Field not defined: `clear'
BSV_BO [ /home/yhs/connectal/lib/bsv/BRAMFIFOFLevel.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemUtils.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemReadEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemReadEngine.bsv", line 78, column 5: (T0054)
  Field not defined: `readData'
BSV_BO [ /home/yhs/connectal/bsv/MemWriteEngine.bsv]
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeDone'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 59, column 5: (T0054)
  Field not defined: `writeGnt'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `lastbe'
Warning: "/home/yhs/connectal/bsv/MemWriteEngine.bsv", line 146, column 24: (T0054)
  Field not defined: `firstbe'
BSV_BO [ /home/yhs/connectal/bsv/ConnectalCompletionBuffer.bsv]
BSV_BO [ /home/yhs/connectal/bsv/SimDma.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MMU.bsv]
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to dmaErrorFifo.enq vs. dmaErrorFifo.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_sglist" was treated as more urgent than "stage4". Conflicts:
    "request_sglist" cannot fire before "stage4":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
    "stage4" cannot fire before "request_sglist":
      calls to
	translationTable_cbram_bram.a_put vs. translationTable_cbram_bram.a_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "request_region" was treated as more urgent than "stage1_1". Conflicts:
    "request_region" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "stage1_1" cannot fire before "request_region":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage2" was treated as more urgent than "stage2_1". Conflicts:
    "stage2" cannot fire before "stage2_1":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
    "stage2_1" cannot fire before "stage2":
      calls to dmaErrorFifos_0.enq vs. dmaErrorFifos_0.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage4" was treated as more urgent than "stage4_1". Conflicts:
    "stage4" cannot fire before "stage4_1":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
    "stage4_1" cannot fire before "stage4":
      calls to dmaErrorFifos_1.enq vs. dmaErrorFifos_1.enq
Warning: "/home/yhs/connectal/bsv/MMU.bsv", line 195, column 8: (G0010)
  Rule "stage1_1" was treated as more urgent than "idReturnRule". Conflicts:
    "stage1_1" cannot fire before "idReturnRule":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
    "idReturnRule" cannot fire before "stage1_1":
      calls to regall_cbram_bram.b_put vs. regall_cbram_bram.b_put
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkMMUSynth.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkMMUSynth.v
BSV_BO [ /home/yhs/connectal/bsv/MemServerInternal.bsv]
BSV_BO [ /home/yhs/connectal/bsv/MemServer.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/IfcNames.bsv]
BSV_BO [ /home/yhs/connectal/lib/bsv/Leds.bsv]
BSV_BO [ /home/yhs/connectal/bsv/LinkerLib.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Stream.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Stream.bsv", line 26, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/TieOff.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/TieOff.defines
BSV_BO [ /home/yhs/p4fpga/bsv/library/Ethernet.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Utils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/StructDefines.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Channel.bsv]
BSV_BO [ /home/yhs/clickp4_fpga/01_start/generatedbsv/ConnectalTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DbgDefs.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/AsymmetricBRAM/AsymmetricBRAM.bsv]
Foreign import file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mem_create.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mem_clean.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mem_read.ba
Foreign import file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mem_write.ba
VPI wrapper files created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/vpi_wrapper_mem_create.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/vpi_wrapper_mem_clean.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/vpi_wrapper_mem_read.{c,h}
VPI wrapper files created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/vpi_wrapper_mem_write.{c,h}
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/BcamTypes.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Ram9b.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/PriorityEncoder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/Bcam/Bcam.bsv", line 494, column 23: (T0054)
  Field not defined: `printServer'
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkBinaryCamBSV.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkBinaryCamBSV.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/HashUnit.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/DMHC/DMHC.bsv", line 80, column 15: (T0054)
  Field not defined: `flush'
BSV_BO [ /home/yhs/p4fpga/bsv/library/PrintTrace.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/StringUtils.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/SynthBuilder.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/MatchTable.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 42, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 79, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 86, column 38: (T0054)
  Field not defined: `lookupPort'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `modify_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `delete_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `add_entry'
Warning: "/home/yhs/p4fpga/bsv/library/MatchTable.bsv", line 92, column 38: (T0054)
  Field not defined: `lookupPort'
Compilation message: Built SynthModule for type DMHC::DMHCIfc#(1024, 4, 2, 64, 64)
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "lookup_mtable". Conflicts:
    "lookup_gtables" cannot fire before "lookup_mtable":
      calls to rec_value.wset vs. rec_value.wset
    "lookup_mtable" cannot fire before "lookup_gtables":
      calls to rec_value.wset vs. rec_value.wset
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_key" was treated as more urgent than
  "ldvn_action_l30c9". Conflicts:
    "lookup_key" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "ldvn_action_l30c9" cannot fire before "lookup_key":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l128c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l128c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l128c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l164c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l164c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l164c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l30c9" was treated as more urgent than
  "mslot_replacement_action_l172c9". Conflicts:
    "ldvn_action_l30c9" cannot fire before "mslot_replacement_action_l172c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
    "mslot_replacement_action_l172c9" cannot fire before "ldvn_action_l30c9":
      calls to
	hash_units_0_g_table.a_put vs. hash_units_0_g_table.a_put
	hash_units_1_g_table.a_put vs. hash_units_1_g_table.a_put
	hash_units_2_g_table.a_put vs. hash_units_2_g_table.a_put
	hash_units_3_g_table.a_put vs. hash_units_3_g_table.a_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_action_l99c9" was treated as more urgent than
  "mslot_replacement_action_l243c9". Conflicts:
    "ldvn_action_l99c9" cannot fire before "mslot_replacement_action_l243c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
    "mslot_replacement_action_l243c9" cannot fire before "ldvn_action_l99c9":
      calls to
	hash_units_0_g_table.b_put vs. hash_units_0_g_table.b_put
	hash_units_1_g_table.b_put vs. hash_units_1_g_table.b_put
	hash_units_2_g_table.b_put vs. hash_units_2_g_table.b_put
	hash_units_3_g_table.b_put vs. hash_units_3_g_table.b_put
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	new_mslot.write vs. new_mslot.read
    "mslot_replacement_action_l251c9" cannot fire before "new_key_value":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l251c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l251c9":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l251c9" cannot fire before "init_tables":
      calls to
	m_table.b_put vs. m_table.b_put
	mslot_counter.write vs. mslot_counter.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "lookup_gtables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "lookup_gtables" cannot fire before "mslot_replacement_action_l258c9":
      calls to m_table.a_put vs. m_table.a_put
    "mslot_replacement_action_l258c9" cannot fire before "lookup_gtables":
      calls to
	m_table.a_put vs. m_table.a_put
	inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "init_tables" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "init_tables" cannot fire before "mslot_replacement_action_l258c9":
      calls to mslot_counter.write vs. mslot_counter.read
    "mslot_replacement_action_l258c9" cannot fire before "init_tables":
      calls to inited.write vs. inited.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "ldvn_fsm_start" was treated as more urgent than
  "mslot_replacement_action_l258c9". Conflicts:
    "ldvn_fsm_start" cannot fire before "mslot_replacement_action_l258c9":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
    "mslot_replacement_action_l258c9" cannot fire before "ldvn_fsm_start":
      calls to ldvn_start_reg.write vs. ldvn_start_reg.read
Warning: "/home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines", line 8, column 9: (G0010)
  Rule "new_key_value" was treated as more urgent than
  "mslot_replacement_fsm_start". Conflicts:
    "new_key_value" cannot fire before "mslot_replacement_fsm_start":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
    "mslot_replacement_fsm_start" cannot fire before "new_key_value":
      calls to
	mslot_replacement_start_reg.write vs. mslot_replacement_start_reg.read
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkDMHC_64.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkDMHC_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/PacketBuffer.bsv]
Warning: "/home/yhs/p4fpga/bsv/library/PacketBuffer.bsv", line 52, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/yhs/sonic-lite/hw/bsv/SynthBuilder.defines
  Ignoring:
    /home/yhs/p4fpga/bsv/library/SynthBuilder.defines
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(8, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPacketBuffer_8.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPacketBuffer_8.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(16, 8)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPacketBuffer_16.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPacketBuffer_16.v
Compilation message: Built SynthModule1 for type PacketBuffer::PacketBuffer#(64, 4)
Schedule dump file created: /home/yhs/clickp4_fpga/01_start/kc705/obj/mkPacketBuffer_64.sched
Verilog file created: /home/yhs/clickp4_fpga/01_start/kc705/verilog/mkPacketBuffer_64.v
BSV_BO [ /home/yhs/p4fpga/bsv/library/Register.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/library/TxRx.bsv]
BSV_BO [ /home/yhs/p4fpga/bsv/datapath/UnionDefines.bsv]
Error: "/home/yhs/clickp4_fpga/01_start/generatedbsv/UnionGenerated.bsv", line 7, column 7: (P0073)
  Duplicate definition of member `ReqT' in union
  `PipelineStartTblPipelineStartParam'
make[1]: *** [obj/UnionDefines.bo] é”™è¯¯ 1
make: *** [build.kc705] é”™è¯¯ 2
[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;31mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=vvim l output.txt[1m [0m[0m [?1l>
]2;vim output.txt]1;vim[?1049h[?1h=[2;1Hâ–½[6n[1;1H  [1;1H[1;22r[?12;25h[?12l[?25h[27m[m[H[2J[?25l[22;1H"output.txt" [noeol] 4631L, 394921C[>c[1;1Hè„šæœ¬å¯åŠ¨äºŽ 2017å¹´06æœˆ01æ—¥ æ˜ŸæœŸå›› 22æ—¶28åˆ†17ç§’
[34m^[[m[1m[34m^[[m[7m%[34m^[[m[27m[34m^[[m[1m[34m^[[m[0m[60C  [3;1H [25C[34m^M[m [34m^M^[[m]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start[34m^G^[[m]11[4;1H;..fpga/01_start[34m^G^M^[[m[0m[34m^[[m[27m[34m^[[m[24m[34m^[[m[J[34m^[[m[01;32mâžœ  [34m^[[m[36m01_start[34m^[[m[00m [34m^[[m[01;34mgit:(([5;1H[34m^[[m[31mmaster[34m^[[m[34m) [34m^[[m[33mâœ—[34m^[[m[00m [34m^[[m[K[34m^[[m[?1h[34m^[[m=m[34m^H[mmake make IPDIR=~/connectalip build.kcc[6;1H705[34m^G^G^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^^[7;1HH^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H^H[m [34m^H^H[m [34m^H^H[m [34m^HH[8;1H^H[m [34m^H^H^H[m [34m^H^H[m [34m^H^H^H[mm [34m^H^H[m [34m^H[mm[34m^H[mmake IPDIR=~/connectalip build.kc705[34m^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^^[9;1HH^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^HH[10;1H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H[mbitgen[34m^[[m[1m [34m^[[m[0m[34m^H^[[m[0m [34m^H^H[m [34m^H^H[m [34m^H^H[m [34m^H^^[11;1HH[m [34m^H^H[m [34m^H[muild[34m^[[m[1m [34m^[[m[0m[34m^H^[[m[0m [34m^H[m.kc705[34m^[[m[?1l[34m^[[m>[34m^M^M
^[[m]2;make build.kc705[34m^G^[[m]1;make[34m^G[mgrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡[94m>>[m[13;1Hä»¶æˆ–ç›®å½•[34m^M[m
BOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild [34m^M[m
touch kc705/Makefile.autotop[34m^M[m
topgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv',  [17;1H'--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndicaa[18;1Htion:host'][34m^M[m
options.proxy: ['Main:MainIndication,MemServerIndication:host'][34m^M[m
options.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tt[21;1Hparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}[34m^M[m[22;71H1,1[10Cé¡¶ç«¯[1;1H[?12l[?25h[?25l[22;71H2[2;1H[?12l[?25h[?25l[22;71H3[12;1H[?12l[?25h[?25l[22;71H4[14;1H[?12l[?25h[?25l[22;71H5[15;1H[?12l[?25h[?25l[22;71H6[16;1H[?12l[?25h[?25l[22;71H7[19;1H[?12l[?25h[?25l[22;71H8[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/Top.bsv[34m^M[m[22;1H[K[22;71H9,1[12C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[10M[1;22r[12;1HWriting: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/IfcNames.bsv[34m^M[m
Writing: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/../jni/topEnum.h[34m^M[m
fatal: Needed a single revision[34m^M[m
/bin/sh: 1: printf: 0x: not completely converted[34m^M[m
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NN[17;1HUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1''[18;1H, 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWW[19;1Hidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.111[20;1H.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1',,[21;1H 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DT[16;1H[94m@                                                                                       [17;1H@                                                                                       [18;1H@                                                                                       [19;1H@                                                                                       [20;1H@                                                                                       [21;1H@                                                                                       [m[22;71H[K[22;71H10,1[11C0%[12;1H[?12l[?25h[?25l[22;72H1[13;1H[?12l[?25h[?25l[22;72H2[14;1H[?12l[?25h[?25l[22;72H3[15;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[14;1H[106m[[m'PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NN[15;1HUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1''[16;1H, 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWW[17;1Hidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.111[18;1H.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1',,[19;1H 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTT[20;1HOP)'[106m][m[34m^M[m
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'N[21;1H[94m@                                                                                       [m[22;71H[K[22;71H14,1[11C0%[14;1H[?12l[?25h[?25l[1;21r[1;1H[6M[1;22r[8;1H[[86CNN[9;1HU[86C''[10;1H,[86CWW[11;1Hi[86C11[12;1H.[86C,,[13;1H [86CTT[14;1HOP)']
[106m[[m'PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NN[16;1HUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1''[17;1H, 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWW[18;1Hidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.111[19;1H.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1',,[20;1H 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTT[21;1HOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8'[106m][m[34m^M[m[22;71H[K[22;71H15,1[11C0%[15;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[13;1H[[86CNN[14;1HU[86C''[15;1H,[86CWW[16;1Hi[86C11[17;1H.[86C,,[18;1H [86CTT[19;1HO[76C]
fpga_vendor xilinx[34m^M[m
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01_[21;1H[94m@                                                                                       [m[22;71H[K[22;71H16,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[20;1Hos.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01__[21;1Hstart/kc705/Makefile)[34m^M[m[22;71H[K[22;71H17,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hos.rename(/home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv..[21;1Hnew, /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv)[34m^M[m[22;71H[K[22;71H18,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hos.rename(/home/yhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h.new, /home//[21;1Hyhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h)[34m^M[m[22;71H[K[22;71H19,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[1;1H[7M[1;22r[15;1Hbuilding ... kc705 PCIe gen1[34m^M[m
cd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal//[17;1Hscripts/connectal-synth-pcie.tcl[34m^M
^M[m
****** Vivado v2015.4 (64-bit)[34m^M[m
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015[34m^M[m
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015[34m^M[m[22;71H[K[22;71H20,1[11C0%[15;1H[?12l[?25h[?25l[22;72H1[16;1H[?12l[?25h[?25l[22;72H2[18;1H[?12l[?25h[?25l[22;72H3[19;1H[?12l[?25h[?25l[22;72H4[20;1H[?12l[?25h[?25l[22;72H5[21;1H[?12l[?25h[?25l[1;21r[1;1H[7M[1;22r[15;5H** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.[34m^M
^M[m
^Cmake[1]: *** [prebuild] ä¸­æ–­[34m^M[m
make: *** [gen.kc705] ä¸­æ–­[34m^M
^M
^[[m[1m[34m^[[m[7m%[34m^[[m[27m[34m^[[m[1m[34m^[[m[0m[60C  [21;1H [25C[34m^M[m [34m^M^[[m]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start[34m^G^[[m]1[20;1H[94m@                                                                                       [21;1H@                                                                                       [m[22;71H[K[22;71H26,1[11C0%[15;1H[?12l[?25h[?25l[22;72H7[16;1H[?12l[?25h[?25l[22;72H8[17;1H[?12l[?25h[?25l[22;72H9[18;1H[?12l[?25h[?25l[22;71H30[19;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[17;1H[34m^[[m[1m[34m^[[m[7m%[34m^[[m[27m[34m^[[m[1m[34m^[[m[0m                                                              [18;1H                          [34m^M[m [34m^M^[[m]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start[34m^G^[[m]11[19;1H;..fpga/01_start[34m^G^M^[[m[0m[34m^[[m[27m[34m^[[m[24m[34m^[[m[J[34m^[[m[01;31mâžœ  [34m^[[m[36m01_start[34m^[[m[00m [34m^[[m[01;34mgit:(([20;1H[34m^[[m[31mmaster[34m^[[m[34m) [34m^[[m[33mâœ—[34m^[[m[00m [34m^[[m[K[34m^[[m[?1h[34m^[[m=m[34m^H[mmake build[34m^[[m[1m [34m^[[m[0m[34m^H^[[m[0m [34m^H^[[m[?1l[34m^^[21;1H[[m>[34m^M^M[m[22;71H[K[22;71H31,1[11C0%[17;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1H[34m^[[m]2;make build[34m^G^[[m]1;make[34m^G[mgrep: /home/yhs/connectal/boardinfo/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®[94m>>[m[21;1Hå½•[34m^M[m[22;71H[K[22;71H32,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hp4fpga -o generatedbsv --p4-14 -v --top4 Evaluator -Tfcontrol:1,fparser:1,table:1 /home//[21;1Hyhs/clickp4/src/clickp4.p4[34m^M[m[22;71H[K[22;71H33,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HInvoking preprocessor [34m^M[m[22;71H[K[22;71H34,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hcpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4_14include /home/yhs/clickp4/src/clickk[21;1Hp4.p4[34m^M[m[22;71H[K[22;71H35,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HInvoking preprocessor [34m^M[m[22;71H[K[22;71H36,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hcpp -C -undef -nostdinc  -I/usr/local/share/p4c/p4include /usr/local/share/p4c/p4includee[21;1H/v1model.p4[34m^M[m[22;71H[K[22;71H37,1[11C0%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HParsing P4-16 program /usr/local/share/p4c/p4include/v1model.p4[34m^M[m[22;71H[K[22;71H38,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HParsing P4-14 program /home/yhs/clickp4/src/clickp4.p4[34m^M[m[22;71H[K[22;71H39,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HConverting to P4-16[34m^M[m[22;71H[K[22;71H40,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HConverter_0_DoConstantFolding[34m^M[m[22;71H[K[22;71H41,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HConverter_1_CheckHeaderTypes[34m^M[m[22;71H[K[22;71H42,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HConverter_2_TypeCheck[34m^M[m[22;71H[K[22;71H43,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[5M[1;22r[17;1HConverter_3_DiscoverStructure[34m^M[m
Converter_4_ComputeCallGraph[34m^M[m
Converter_5_Rewriter[34m^M[m
Converter_6_FixExtracts[34m^M[m
FrontEnd_0_PrettyPrint[34m^M[m[22;71H[K[22;71H44,1[11C0%[17;1H[?12l[?25h[?25l[22;72H5[18;1H[?12l[?25h[?25l[22;72H6[19;1H[?12l[?25h[?25l[22;72H7[20;1H[?12l[?25h[?25l[22;72H8[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HFrontEnd_1_ValidateParsedProgram[34m^M[m
FrontEnd_2_CreateBuiltins[34m^M[m[22;71H[K[22;71H49,1[11C0%[20;1H[?12l[?25h[?25l[22;71H50[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HFrontEnd_3_ResolveReferences[34m^M[m
FrontEnd_4_ConstantFolding[34m^M[m[22;71H[K[22;71H51,1[11C0%[20;1H[?12l[?25h[?25l[22;72H2[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_5_InstantiateDirectCalls[34m^M[m[22;71H[K[22;71H53,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HFrontEnd_6_ResolveReferences[34m^M[m
FrontEnd_7_TypeInference[34m^M[m[22;71H[K[22;71H54,1[11C0%[20;1H[?12l[?25h[?25l[22;72H5[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_8_BindTypeVariables[34m^M[m[22;71H[K[22;71H56,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HFrontEnd_9_ClearTypeMap[34m^M[m
FrontEnd_10_TableKeyNames[34m^M[m[22;71H[K[22;71H57,1[11C0%[20;1H[?12l[?25h[?25l[22;72H8[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_11_ConstantFolding[34m^M[m[22;71H[K[22;71H59,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_12_StrengthReduction[34m^M[m[22;71H[K[22;71H60,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_13_UselessCasts[34m^M[m[22;71H[K[22;71H61,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_14_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H62,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_15_FrontEndDump[34m^M[m[22;71H[K[22;71H63,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_16_RemoveAllUnusedDeclarations[34m^M[m[22;71H[K[22;71H64,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_17_SimplifyParsers[34m^M[m[22;71H[K[22;71H65,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_18_ResetHeaders[34m^M[m[22;71H[K[22;71H66,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_19_UniqueNames[34m^M[m[22;71H[K[22;71H67,1[11C0%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_20_MoveDeclarations[34m^M[m[22;71H[K[22;71H68,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_21_MoveInitializers[34m^M[m[22;71H[K[22;71H69,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_22_SideEffectOrdering[34m^M[m[22;71H[K[22;71H70,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_23_SetHeaders[34m^M[m[22;71H[K[22;71H71,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_24_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H72,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_25_MoveDeclarations[34m^M[m[22;71H[K[22;71H73,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_26_SimplifyDefUse[34m^M[m[22;71H[K[22;71H74,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_27_UniqueParameters[34m^M[m[22;71H[K[22;71H75,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_28_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H76,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_29_SpecializeAll[34m^M[m[22;71H[K[22;71H77,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_30_RemoveParserControlFlow[34m^M[m[22;71H[K[22;71H78,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HFrontEnd_31_FrontEndLast[34m^M[m[22;71H[K[22;71H79,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_0_RemoveReturns[34m^M[m[22;71H[K[22;71H80,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_1_MoveConstructors[34m^M[m[22;71H[K[22;71H81,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_2_RemoveAllUnusedDeclarations[34m^M[m[22;71H[K[22;71H82,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_3_ClearTypeMap[34m^M[m[22;71H[K[22;71H83,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_4_Evaluator[34m^M[m[22;71H[K[22;71H84,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting program to ./clickp4-MidEnd_4_Evaluator.p4[34m^M[m[22;71H[K[22;71H85,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_5_Inline[34m^M[m[22;71H[K[22;71H86,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_6_InlineActions[34m^M[m[22;71H[K[22;71H87,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_7_LocalizeAllActions[34m^M[m[22;71H[K[22;71H88,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_8_UniqueNames[34m^M[m[22;71H[K[22;71H89,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_9_UniqueParameters[34m^M[m[22;71H[K[22;71H90,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_10_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H91,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_11_RemoveActionParameters[34m^M[m[22;71H[K[22;71H92,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_12_SimplifyKey[34m^M[m[22;71H[K[22;71H93,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_13_ConstantFolding[34m^M[m[22;71H[K[22;71H94,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_14_StrengthReduction[34m^M[m[22;71H[K[22;71H95,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_15_SimplifySelectCases[34m^M[m[22;71H[K[22;71H96,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_16_ExpandLookahead[34m^M[m[22;71H[K[22;71H97,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_17_SimplifyParsers[34m^M[m[22;71H[K[22;71H98,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_18_StrengthReduction[34m^M[m[22;71H[K[22;71H99,1[11C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_19_EliminateTuples[34m^M[m[22;71H[K[22;71H100,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_20_CopyStructures[34m^M[m[22;71H[K[22;71H101,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_21_NestedStructs[34m^M[m[22;71H[K[22;71H102,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_22_SimplifySelectList[34m^M[m[22;71H[K[22;71H103,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_23_Predication[34m^M[m[22;71H[K[22;71H104,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_24_ConstantFolding[34m^M[m[22;71H[K[22;71H105,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_25_LocalCopyPropagation[34m^M[m[22;71H[K[22;71H106,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_26_ConstantFolding[34m^M[m[22;71H[K[22;71H107,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_27_MoveDeclarations[34m^M[m[22;71H[K[22;71H108,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_28_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H109,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_29_CompileTimeOperations[34m^M[m[22;71H[K[22;71H110,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_30_TableHit[34m^M[m[22;71H[K[22;71H111,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_31_MoveActionsToTables[34m^M[m[22;71H[K[22;71H112,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_32_TypeChecking[34m^M[m[22;71H[K[22;71H113,1[10C1%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_33_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H114,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_34_RemoveLeftSlices[34m^M[m[22;71H[K[22;71H115,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_35_TypeChecking[34m^M[m[22;71H[K[22;71H116,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_36_ConstantFolding[34m^M[m[22;71H[K[22;71H117,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_37_TypeChecking[34m^M[m[22;71H[K[22;71H118,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_38_SimplifyControlFlow[34m^M[m[22;71H[K[22;71H119,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_39_RemoveAllUnusedDeclarations[34m^M[m[22;71H[K[22;71H120,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_40_Evaluator[34m^M[m[22;71H[K[22;71H121,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting program to ./clickp4-MidEnd_40_Evaluator.p4[34m^M[m[22;71H[K[22;71H122,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HMidEnd_41_VisitFunctor[34m^M[m[22;71H[K[22;71H123,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Haction _act_set_chain_0[34m^M[m[22;71H[K[22;71H124,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Haction _act_set_bitmap_0[34m^M[m[22;71H[K[22;71H125,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Haction NoAction_1[34m^M[m[22;71H[K[22;71H126,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Haction list pipeline_start_tbl_pipeline_start_0/pipeline_start_tbl_pipeline_start 3 2[34m^M[m[22;71H[K[22;71H127,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hkey size32[34m^M[m[22;71H[K[22;71H128,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hkey size32[34m^M[m[22;71H[K[22;71H129,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hkey size8[34m^M[m[22;71H[K[22;71H130,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[1;1H[5M[1;22r[17;1H[34m^[[m[1m[34m^[[m[7m%[34m^[[m[27m[34m^[[m[1m[34m^[[m[0m[60C  [18;1H [25C[34m^M[m [34m^M^[[m]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start[34m^G^[[m]11[19;1H;..fpga/01_start[34m^G^M^[[m[0m[34m^[[m[27m[34m^[[m[24m[34m^[[m[J[34m^[[m[01;32mâžœ  [34m^[[m[36m01_start[34m^[[m[00m [34m^[[m[01;34mgit:(([20;1H[34m^[[m[31mmaster[34m^[[m[34m) [34m^[[m[33mâœ—[34m^[[m[00m [34m^[[m[K[34m^[[m[?1h[34m^[[m=m[34m^H[mmake IPDIR=~/connectalip build.kc705[34m^[[[m[21;1H[?1l[34m^[[m>[34m^M^M[m[22;71H[K[22;71H131,1[10C2%[17;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1H[34m^[[m]2;make IPDIR=~/connectalip build.kc705[34m^G^[[m]1;make[34m^G[mgrep: /home/yhs/connectal/boardinff[21;1Ho/.json: æ²¡æœ‰é‚£ä¸ªæ–‡ä»¶æˆ–ç›®å½•[34m^M[m[22;71H[K[22;71H132,1[10C2%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HBOARD=kc705 PROJECTDIR=kc705 make --no-print-directory gentarget prebuild [34m^M[m[22;71H[K[22;71H133,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Htouch kc705/Makefile.autotop[34m^M[m[22;71H[K[22;71H134,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1Htopgen ['/home/yhs/connectal/scripts/topgen.py', '--project-dir', 'kc705/generatedbsv',  [20;1H'--wrapper', 'MainRequest:Main.request', '--proxy', 'Main:MainIndication,MemServerIndicaa[21;1Htion:host'][34m^M[m[22;71H[K[22;71H135,1[10C2%[19;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hoptions.proxy: ['Main:MainIndication,MemServerIndication:host'][34m^M[m[22;71H[K[22;71H136,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hoptions.wrapper: MainRequest:Main.request {'uparam': '', 'inverse': '', 'xparam': '', 'tt[21;1Hparam': '', 'usermod': 'MainRequest', 'memFlag': '', 'name': 'Main.request'}[34m^M[m[22;71H[K[22;71H137,1[10C2%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/Top.bsv[34m^M[m[22;71H[K[22;71H138,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/IfcNames.bsv[34m^M[m[22;71H[K[22;71H139,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HWriting: /home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/../jni/topEnum.h[34m^M[m[22;71H[K[22;71H140,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hfatal: Needed a single revision[34m^M[m[22;71H[K[22;71H141,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1H/bin/sh: 1: printf: 0x: not completely converted[34m^M[m[22;71H[K[22;71H142,1[10C2%[21;1H[?12l[?25h[?25l[1;21r[1;1H[8M[1;22r[14;1H[106m[[m'PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NN[15;1HUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1''[16;1H, 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWW[17;1Hidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.111[18;1H.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1',,[19;1H 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTT[20;1HOP)'[106m][m[34m^M[m
['PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'N[21;1H[94m@                                                                                       [m[22;71H[K[22;71H143,1[10C2%[14;1H[?12l[?25h[?25l[1;21r[1;1H[6M[1;22r[8;1H[[86CNN[9;1HU[86C''[10;1H,[86CWW[11;1Hi[86C11[12;1H.[86C,,[13;1H [86CTT[14;1HOP)']
[106m[[m'PARSER=Parser', 'DEPARSER=Deparser', 'MATCHTABLE=Control', 'TYPEDEF=StructDefines', 'NN[16;1HUM_RXCHAN=1', 'NUM_TXCHAN=1', 'NUM_HOSTCHAN=1', 'STREAM', 'NUM_RXCHAN=1', 'NUM_TXCHAN=1''[17;1H, 'NUM_HOSTCHAN=1', 'NUM_METAGEN=1', 'NUM_PKTGEN=1', 'STREAM', 'NicVersion=0', 'DataBusWW[18;1Hidth=128', 'IMPORT_HOSTIF', 'BYTE_ENABLES', 'ClockDefaultParam', 'ConnectalVersion=16.111[19;1H.1', 'NumberOfMasters=1', 'PinType=Empty', 'PinTypeInclude=Misc', 'NumberOfUserTiles=1',,[20;1H 'SlaveDataBusWidth=32', 'SlaveControlAddrWidth=5', 'BurstLenSize=12', 'project_dir=$(DTT[21;1HOP)', 'MainClockPeriod=8', 'DerivedClockPeriod=4.000000', 'PcieClockPeriod=8'[106m][m[34m^M[m[22;71H[K[22;71H144,1[10C2%[15;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[13;1H[[86CNN[14;1HU[86C''[15;1H,[86CWW[16;1Hi[86C11[17;1H.[86C,,[18;1H [86CTT[19;1HO[76C]
fpga_vendor xilinx[34m^M[m
os.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01_[21;1H[94m@                                                                                       [m[22;71H[K[22;71H145,1[10C2%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[20;1Hos.rename(/home/yhs/clickp4_fpga/01_start/kc705/Makefile.new, /home/yhs/clickp4_fpga/01__[21;1Hstart/kc705/Makefile)[34m^M[m[22;71H[K[22;71H146,1[10C2%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1Hos.unlink(/home/yhs/clickp4_fpga/01_start/kc705/generatedbsv/ConnectalProjectConfig.bsv..[21;1Hnew)[34m^M[m[22;71H[K[22;71H147,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hos.unlink(/home/yhs/clickp4_fpga/01_start/kc705/jni/ConnectalProjectConfig.h.new)[34m^M[m[22;71H[K[22;71H148,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1Hbuilding ... kc705 PCIe gen1[34m^M[m[22;71H[K[22;71H149,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[1;1H[7M[1;22r[15;1Hcd kc705; BUILDCACHE_CACHEDIR=  vivado -notrace -mode batch -source /home/yhs/connectal//[16;1Hscripts/connectal-synth-pcie.tcl[34m^M
^M[m
****** Vivado v2015.4 (64-bit)[34m^M[m
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015[34m^M[m
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015[34m^M[m
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.[34m^M[m[22;71H[K[22;71H150,1[10C3%[15;1H[?12l[?25h[?25l[22;73H1[17;1H[?12l[?25h[?25l[22;73H2[18;1H[?12l[?25h[?25l[22;73H3[19;1H[?12l[?25h[?25l[22;73H4[20;1H[?12l[?25h[?25l[22;73H5[21;1H[?12l[?25h[?25l[1;21r[1;1H[7M[1;22r[15;1H[34m^M[m
source /home/yhs/connectal/scripts/connectal-synth-pcie.tcl -notrace[34m^M[m
no xci file pcie_7x_0.xci[34m^M[m
no vivado version recorded[34m^M[m
no core version recorded[34m^M[m
generate_ip 1[34m^M[m
BEFORE generate_ip[34m^M[m[22;71H[K[22;71H156,1[10C3%[15;1H[?12l[?25h[?25l[22;73H7[16;1H[?12l[?25h[?25l[22;73H8[17;1H[?12l[?25h[?25l[22;73H9[18;1H[?12l[?25h[?25l[22;72H60[19;1H[?12l[?25h[?25l[22;73H1[20;1H[?12l[?25h[?25l[22;73H2[21;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1Hcreate_ip -name pcie_7x -version 3.2 -vendor xilinx.com -library ip -module_name pcie_7xx[20;1H_0 -dir /home/yhs/clickp4_fpga/01_start/~/connectalip/kc705[34m^M[m
Elapsed time 0 seconds[34m^M[m[22;71H[K[22;71H163,1[10C3%[19;1H[?12l[?25h[?25l[22;73H4[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - true [34m^M[m
INFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 20 - false [34m^M[m[22;71H[K[22;71H165,1[10C3%[20;1H[?12l[?25h[?25l[22;73H6[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - true [34m^M[m[22;71H[K[22;71H167,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - false [34m^M[m[22;71H[K[22;71H168,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [xilinx.com:ip:pcie_7x:3.2-2148] pcie_7x_0: 11 - false [34m^M[m
WARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried[94m@                                                                                       [m[22;71H[K[22;71H169,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[19;1HWARNING: [Vivado 12-3670] The generate_synth_checkpoint property should only be queried  [20;1Hon the file object representing this IP. Use the get_files command to access file objectt[21;1Hs.[34m^M[m[22;71H[K[22;71H170,1[10C3%[19;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HWARNING: [Vivado 12-3672] The is_managed property should only be queried on the file objj[21;1Hect representing this IP. Use the get_files command to access file objects.[34m^M[m[22;71H[K[22;71H171,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pcie_7x_0'....[21;1H[34m^M[m[22;71H[K[22;71H172,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pcie_7x_0'...[34m^M[m[22;71H[K[22;71H173,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pcie_7x_0'...[34m^M[m[22;71H[K[22;71H174,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pcie_7x_0'...[34m^M[m[22;71H[K[22;71H175,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HAFTER generate_ip[34m^M[m[22;71H[K[22;71H176,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HRUNNING: synth_ip[34m^M[m[22;71H[K[22;71H177,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [IP_Flow 19-234] Refreshing IP repositories[34m^M[m[22;71H[K[22;71H178,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [IP_Flow 19-1704] No user IP repositories specified[34m^M[m
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.[21;1H[94m@                                                                                       [m[22;71H[K[22;71H179,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[20;1HINFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'..[21;1H[34m^M[m[22;71H[K[22;71H180,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HCommand: synth_design -top pcie_7x_0 -part xc7k325tffg900-2 -mode out_of_context[34m^M[m[22;71H[K[22;71H181,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HStarting synth_design[34m^M[m[22;71H[K[22;71H182,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HAttempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'[34m^M[m[22;71H[K[22;71H183,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1HINFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'[34m^M[m[22;71H[K[22;71H184,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;1H---------------------------------------------------------------------------------[34m^M[m[22;71H[K[22;71H185,1[10C3%[21;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HStarting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB):  [20;1Hpeak = 1108.418 ; gain = 270.273 ; free physical = 1832 ; free virtual = 20486[34m^M[m
---------------------------------------------------------------------------------[34m^M[m[22;71H[K[22;71H186,1[10C3%[19;1H[?12l[?25h[?25l[22;73H7[21;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0' [/home/yhs/clickp4_fpga/01_start/~/cc[21;1Honnectalip/kc705/pcie_7x_0/synth/pcie_7x_0.v:57][34m^M[m[22;71H[K[22;71H188,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie2_top' [/home/yhs/clickp4_fpga/011[21;1H_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie2_top.v:59][34m^M[m[22;71H[K[22;71H189,1[10C3%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_component_name bound to: pcie_7x_0 - type: string [34m^M[m[22;71H[K[22;71H190,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dev_port_type bound to: 0000 - type: string [34m^M[m[22;71H[K[22;71H191,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dev_port_type bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H192,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_header_type bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H193,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_upstream_facing bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H194,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter max_lnk_wdt bound to: 001000 - type: string [34m^M[m[22;71H[K[22;71H195,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter max_lnk_spd bound to: 1 - type: string [34m^M[m[22;71H[K[22;71H196,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_gen1 bound to: 1'b0 [34m^M[m[21;9HParameter c_int_width bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H197,1-8[8C3%[20;8H[?12l[?25h[?25l[22;73H8[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pci_exp_int_freq bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H199,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pcie_fast_config bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H200,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter bar_0 bound to: FFFFC004 - type: string [34m^M[m[22;71H[K[22;71H201,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter bar_1 bound to: FFFFFFFF - type: string [34m^M[m[22;71H[K[22;71H202,1-8[8C3%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter bar_2 bound to: FFF00004 - type: string [34m^M[m[22;71H[K[22;71H203,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter bar_3 bound to: FFFFFFFF - type: string [34m^M[m[21;9HParameter bar_4 bound to: 00000000 - type: string [34m^M[m[22;71H[K[22;71H204,1-8[8C4%[20;8H[?12l[?25h[?25l[22;73H5[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter bar_5 bound to: 00000000 - type: string [34m^M[m[22;71H[K[22;71H206,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter xrom_bar bound to: 00000000 - type: string [34m^M[m[21;9HParameter cost_table bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H207,1-8[8C4%[20;8H[?12l[?25h[?25l[22;73H8[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter ven_id bound to: 1be7 - type: string [34m^M[m[21;9HParameter dev_id bound to: c100 - type: string [34m^M[m[22;71H[K[22;71H209,1-8[8C4%[20;8H[?12l[?25h[?25l[22;72H10[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter rev_id bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H211,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter subsys_ven_id bound to: 1be7 - type: string [34m^M[m[22;71H[K[22;71H212,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter subsys_id bound to: a705 - type: string [34m^M[m[22;71H[K[22;71H213,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter class_code bound to: 058000 - type: string [34m^M[m[22;71H[K[22;71H214,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter cardbus_cis_ptr bound to: 00000000 - type: string [34m^M[m[22;71H[K[22;71H215,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter cap_ver bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H216,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pcie_cap_slot_implemented bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H217,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter mps bound to: 010 - type: string [34m^M[m[22;71H[K[22;71H218,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter cmps bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H219,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ext_tag_fld_sup bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H220,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dev_control_ext_tag_default bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H221,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter phantm_func_sup bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H222,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_phantom_functions bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H223,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ep_l0s_accpt_lat bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H224,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ep_l0s_accpt_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H225,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ep_l1_accpt_lat bound to: 111 - type: string [34m^M[m[22;71H[K[22;71H226,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ep_l1_accpt_lat bound to: 7 - type: string [34m^M[m[22;71H[K[22;71H227,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_cpl_timeout_disable_sup bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H228,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_cpl_timeout_range bound to: 0010 - type: string [34m^M[m[22;71H[K[22;71H229,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_cpl_timeout_ranges_sup bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H230,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_buf_opt_bma bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H231,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_perf_level_high bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H232,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_tx_last_tlp bound to: 29 - type: string [34m^M[m[22;71H[K[22;71H233,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rx_ram_limit bound to: 7FF - type: string [34m^M[m[22;71H[K[22;71H234,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_ph bound to: 4 - type: string [34m^M[m[22;71H[K[22;71H235,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_pd bound to: 64 - type: string [34m^M[m[22;71H[K[22;71H236,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_nph bound to: 4 - type: string [34m^M[m[22;71H[K[22;71H237,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_npd bound to: 8 - type: string [34m^M[m[22;71H[K[22;71H238,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_cplh bound to: 72 - type: string [34m^M[m[22;71H[K[22;71H239,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_fc_cpld bound to: 850 - type: string [34m^M[m[22;71H[K[22;71H240,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_cpl_inf bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H241,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_cpl_infinite bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H242,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_surprise_dn_err_cap bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H243,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dll_lnk_actv_cap bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H244,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_lnk_bndwdt_notif bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H245,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_external_clocking bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H246,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_trgt_lnk_spd bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H247,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_hw_auton_spd_disable bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H248,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_de_emph bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H249,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter slot_clk bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H250,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rcb bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H251,1-8[8C4%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_root_cap_crs bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H252,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_attn_butn bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H253,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_attn_ind bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H254,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_pwr_ctrl bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H255,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_pwr_ind bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H256,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_hotplug_surprise bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H257,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_hotplug_cap bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H258,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_mrl bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H259,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_elec_interlock bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H260,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_no_cmd_comp_sup bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H261,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_pwr_limit_value bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H262,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_pwr_limit_scale bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H263,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_slot_cap_physical_slot_num bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H264,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter intx bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H265,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter int_pin bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H266,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msi_cap_on bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H267,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pm_cap_next_ptr bound to: 60 - type: string [34m^M[m[22;71H[K[22;71H268,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msi_64b_addr bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H269,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msi bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H270,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msi_mult_msg_extn bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H271,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msi_per_vctr_mask_cap bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H272,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_cap_on bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H273,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_next_ptr bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H274,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pcie_cap_next_ptr bound to: 9C - type: string [34m^M[m[22;71H[K[22;71H275,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_table_size bound to: 00F - type: string [34m^M[m[22;71H[K[22;71H276,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_table_offset bound to: 200 - type: string [34m^M[m[22;71H[K[22;71H277,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_table_bir bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H278,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_pba_offset bound to: 1f0 - type: string [34m^M[m[22;71H[K[22;71H279,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_msix_pba_bir bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H280,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dsi bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H281,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dsi_bool bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H282,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter d1_sup bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H283,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_d1_support bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H284,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter d2_sup bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H285,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_d2_support bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H286,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pme_sup bound to: 0F - type: string [34m^M[m[22;71H[K[22;71H287,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pme_support bound to: 0F - type: string [34m^M[m[22;71H[K[22;71H288,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter no_soft_rst bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H289,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_con_d0_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H290,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter con_scl_fctr_d0_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H291,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_con_d1_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H292,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter con_scl_fctr_d1_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H293,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_con_d2_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H294,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter con_scl_fctr_d2_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H295,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_con_d3_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H296,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter con_scl_fctr_d3_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H297,1-8[8C5%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_dis_d0_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H298,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dis_scl_fctr_d0_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H299,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_dis_d1_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H300,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dis_scl_fctr_d1_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H301,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_dis_d2_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H302,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dis_scl_fctr_d2_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H303,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pwr_dis_d3_state bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H304,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter dis_scl_fctr_d3_state bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H305,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dsn_cap_enabled bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H306,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dsn_base_ptr bound to: 100 - type: string [34m^M[m[22;71H[K[22;71H307,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vc_cap_enabled bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H308,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vc_base_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H309,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vc_cap_reject_snoop bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H310,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vsec_cap_enabled bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H311,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vsec_base_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H312,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vsec_next_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H313,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dsn_next_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H314,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_vc_next_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H315,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pci_cfg_space_addr bound to: 3F - type: string [34m^M[m[22;71H[K[22;71H316,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ext_pci_cfg_space_addr bound to: 3FF - type: string [34m^M[m[22;71H[K[22;71H317,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_last_cfg_dw bound to: 10C - type: string [34m^M[m[22;71H[K[22;71H318,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_enable_msg_route bound to: 00000000000 - type: string [34m^M[m[22;71H[K[22;71H319,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter bram_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H320,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rx_raddr_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H321,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rx_rdata_lat bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H322,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rx_write_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H323,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_tx_raddr_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H324,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_tx_rdata_lat bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H325,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_tx_write_lat bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H326,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_ack_timeout_enable bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H327,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_ack_timeout_function bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H328,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_ack_timeout bound to: 0000 - type: string [34m^M[m[22;71H[K[22;71H329,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_replay_timeout_enable bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H330,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_replay_timeout_func bound to: 1 - type: string [34m^M[m[22;71H[K[22;71H331,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ll_replay_timeout bound to: 0000 - type: string [34m^M[m[22;71H[K[22;71H332,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dis_lane_reverse bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H333,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_upconfig_capable bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H334,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_disable_scrambling bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H335,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_disable_tx_aspm_l0s bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H336,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rev_gt_order bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H337,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pcie_dbg_ports bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H338,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter pci_exp_ref_freq bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H339,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_xlnx_ref_board bound to: NONE - type: string [34m^M[m[22;71H[K[22;71H340,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_pcie_blk_locn bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H341,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ur_atomic bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H342,1-8[8C6%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_dev_cap2_atomicop32_completer_supported bound to: FALSE - type: strii[21;1Hng [34m^M[m[22;71H[K[22;71H343,1-8[8C7%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_dev_cap2_atomicop64_completer_supported bound to: FALSE - type: strii[21;1Hng [34m^M[m[22;71H[K[22;71H344,1-8[8C7%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_dev_cap2_cas128_completer_supported bound to: FALSE - type: string [34m^^[21;1HM[m[22;71H[K[22;71H345,1-8[8C7%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dev_cap2_tph_completer_supported bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H346,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_dev_cap2_ari_forwarding_supported bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H347,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_dev_cap2_atomicop_routing_supported bound to: FALSE - type: string [34m^^[21;1HM[m[22;71H[K[22;71H348,1-8[8C7%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_link_cap_aspm_optionality bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H349,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_on bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H350,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_base_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H351,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_nextptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H352,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_ecrc_check_capable bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H353,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_multiheader bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H354,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_permit_rooterr_update bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H355,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_on bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H356,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_base_ptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H357,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_nextptr bound to: 000 - type: string [34m^M[m[22;71H[K[22;71H358,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_num bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H359,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_rbar_cap_sup0 bound to: 00001 - type: string [34m^M[m[21;9HParameter c_rbar_cap_index0 bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H360,1-8[8C7%[20;8H[?12l[?25h[?25l[22;73H1[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_rbar_cap_control_encodedbar0 bound to: 00 - type: string [34m^M[m[21;9HParameter c_rbar_cap_sup1 bound to: 00001 - type: string [34m^M[m[22;71H[K[22;71H362,1-8[8C7%[20;8H[?12l[?25h[?25l[22;73H3[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_rbar_cap_index1 bound to: 0 - type: string [34m^M[m[21;9HParameter c_rbar_cap_control_encodedbar1 bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H364,1-8[8C7%[20;8H[?12l[?25h[?25l[22;73H5[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_sup2 bound to: 00001 - type: string [34m^M[m[22;71H[K[22;71H366,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_index2 bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H367,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter c_rbar_cap_control_encodedbar2 bound to: 00 - type: string [34m^M[m[21;9HParameter c_rbar_cap_sup3 bound to: 00001 - type: string [34m^M[m[22;71H[K[22;71H368,1-8[8C7%[20;8H[?12l[?25h[?25l[22;73H9[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_index3 bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H370,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_control_encodedbar3 bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H371,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_sup4 bound to: 00001 - type: string [34m^M[m[22;71H[K[22;71H372,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_index4 bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H373,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_control_encodedbar4 bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H374,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_sup5 bound to: 00001 - type: string [34m^M[m[22;71H[K[22;71H375,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_index5 bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H376,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_rbar_cap_control_encodedbar5 bound to: 00 - type: string [34m^M[m[22;71H[K[22;71H377,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_recrc_check bound to: 0 - type: string [34m^M[m[22;71H[K[22;71H378,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_recrc_check_trim bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H379,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_disable_rx_poisoned_resp bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H380,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_trn_np_fc bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H381,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ur_inv_req bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H382,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_ur_prs_response bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H383,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_silicon_rev bound to: 2 - type: string [34m^M[m[22;71H[K[22;71H384,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_optional_err_support bound to: 000000 - type: string [34m^M[m[22;71H[K[22;71H385,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PIPE_SIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H386,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_EXT_CLK bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H387,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H388,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CH_GT_DRP bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H389,1-8[8C7%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H390,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H391,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_INTERFACE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H392,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_MGMT_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H393,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_CTL_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H394,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_STATUS_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H395,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RCV_MSG_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H396,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_FC_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H397,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ERR_REPORTING_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H398,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter c_aer_cap_ecrc_gen_capable bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H399,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_PIPE_INTERFACE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H400,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_STARTUP_PRIMITIVE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H401,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H402,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H403,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H404,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_ASYNC_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H405,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_core_top' [/home/yhs/clickp4_fpga/01__[21;1Hstart/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:64][34m^M[m[22;71H[K[22;71H406,1[10C8%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_VEND_ID bound to: 16'b0001101111100111 [34m^M[m[22;71H[K[22;71H407,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_DEV_ID bound to: 16'b1100000100000000 [34m^M[m[22;71H[K[22;71H408,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_REV_ID bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H409,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_SUBSYS_VEND_ID bound to: 16'b0001101111100111 [34m^M[m[22;71H[K[22;71H410,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_SUBSYS_ID bound to: 16'b1010011100000101 [34m^M[m[22;71H[K[22;71H411,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_PIPE_SIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H412,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ALLOW_X8_GEN2 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H413,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H414,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H415,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H416,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H417,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_MULTIHEADER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H418,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H419,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 [34m^M[m[22;71H[K[22;71H420,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H421,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H422,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BAR0 bound to: -16380 - type: integer [34m^M[m[22;71H[K[22;71H423,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BAR1 bound to: -1 - type: integer [34m^M[m[22;71H[K[22;71H424,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BAR2 bound to: -1048572 - type: integer [34m^M[m[22;71H[K[22;71H425,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter BAR3 bound to: -1 - type: integer [34m^M[m[21;9HParameter BAR4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H426,1-8[8C8%[20;8H[?12l[?25h[?25l[22;73H7[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BAR5 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H428,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H429,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CARDBUS_CIS_POINTER bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H430,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CLASS_CODE bound to: 24'b000001011000000000000000 [34m^M[m[22;71H[K[22;71H431,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H432,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H433,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H434,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H435,1-8[8C8%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H436,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H437,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H438,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H439,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H440,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H441,1-8[8C9%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H442,1-8[8C9%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H443,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H444,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 [34m^M[m[22;71H[K[22;71H445,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H446,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H447,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H448,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_SCRAMBLING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H449,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_BASE_PTR bound to: 12'b000100000000 [34m^M[m[22;71H[K[22;71H450,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H451,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H452,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 [34m^M[m[22;71H[K[22;71H453,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H454,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXPANSION_ROM bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H455,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_CAP_PTR bound to: 6'b111111 [34m^M[m[22;71H[K[22;71H456,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 [34m^M[m[22;71H[K[22;71H457,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter HEADER_TYPE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H458,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_PIN bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H459,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LAST_CONFIG_DWORD bound to: 10'b1111111111 [34m^M[m[21;9HParameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H460,1-8[8C9%[20;8H[?12l[?25h[?25l[22;73H1[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H462,1-8[8C9%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: strinn[21;1Hg [34m^M[m[22;71H[K[22;71H463,1-8[8C9%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H464,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H465,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H466,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H467,1-8[8C9%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H468,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H469,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H470,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H471,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H472,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H473,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H474,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H475,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 [34m^M[m[22;71H[K[22;71H476,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H477,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H478,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H479,1-8[8C9%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string [34m^M[m[21;9HParameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H480,1-8[7C10%[20;8H[?12l[?25h[?25l[22;73H1[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSIX_CAP_ON bound to: TRUE - type: string [34m^M[m[21;9HParameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H482,1-8[7C10%[20;8H[?12l[?25h[?25l[22;73H3[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 [34m^M[m[22;71H[K[22;71H484,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H485,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 [34m^M[m[22;71H[K[22;71H486,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 [34m^M[m[21;9HParameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H487,1-8[7C10%[20;8H[?12l[?25h[?25l[22;73H8[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H489,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_DSI bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H490,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D1SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H491,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D2SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H492,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H493,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PMESUPPORT bound to: 5'b01111 [34m^M[m[22;71H[K[22;71H494,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_NOSOFTRST bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H495,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE0 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H496,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE1 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H497,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE2 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H498,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE3 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H499,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE4 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H500,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE5 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H501,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE6 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H502,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE7 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H503,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H504,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H505,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H506,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H507,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA4 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H508,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA5 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H509,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA6 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H510,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA7 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H511,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H512,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H513,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H514,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H515,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H516,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H517,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H518,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX0 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H519,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX1 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H520,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX2 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H521,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX3 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H522,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX4 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H523,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX5 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H524,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H525,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H526,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP1 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H527,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP2 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H528,1-8[7C10%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP3 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H529,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP4 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H530,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP5 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H531,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_NUM bound to: 3'b000 [34m^M[m[22;71H[K[22;71H532,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H533,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H534,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REF_CLK_FREQ bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H535,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H536,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H537,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H538,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H539,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H540,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H541,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H542,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H543,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_NP_FC bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H544,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_DW bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H545,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPCONFIG_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H546,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPSTREAM_FACING bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H547,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_ATOMIC bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H548,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_INV_REQ bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H549,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_PRS_RESPONSE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H550,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK_FREQ bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H551,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK2_DIV2 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H552,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H553,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H554,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H555,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H556,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_CPL_INFINITE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H557,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 [34m^M[m[22;71H[K[22;71H558,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer [34m^M[m[22;71H[K[22;71H559,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer [34m^M[m[22;71H[K[22;71H560,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H561,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H562,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H563,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H564,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TX_LASTPACKET bound to: 29 - type: integer [34m^M[m[22;71H[K[22;71H565,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H566,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H567,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H568,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H569,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_BAR_FILTERING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H570,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ID_CHECK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H571,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H572,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DNSTREAM_LINK_NUM bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H573,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ID bound to: 16'b0000000000000011 [34m^M[m[22;71H[K[22;71H574,1-8[7C11%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H575,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H576,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INFER_EI bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H577,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IS_SWITCH bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H578,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H579,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H580,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H581,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H582,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H583,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H584,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H585,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H586,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H587,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H588,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_RSVD_23 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H589,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CONTROL_RCB bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H590,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_BASE_PTR bound to: 8'b01001000 [34m^M[m[22;71H[K[22;71H591,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ID bound to: 8'b00000101 [34m^M[m[22;71H[K[22;71H592,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H593,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_BASE_PTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H594,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_ID bound to: 8'b00010001 [34m^M[m[22;71H[K[22;71H595,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H596,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H597,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H598,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H599,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H600,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_BASE_PTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H601,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 [34m^M[m[22;71H[K[22;71H602,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H603,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H604,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H605,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H606,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_REVISION bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H607,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_AUTO_CONFIG bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H608,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_FAST_TRAIN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H609,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_EXT_CLK bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H610,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_EXT_GT_COMMON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H611,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CH_GT_DRP bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H612,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRANSCEIVER_CTRL_STATUS_PORTS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H613,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SHARED_LOGIC_IN_CORE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H614,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_BASE_PTR bound to: 8'b01000000 [34m^M[m[22;71H[K[22;71H615,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_AUXCURRENT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H616,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ID bound to: 8'b00000001 [34m^M[m[22;71H[K[22;71H617,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H618,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PME_CLOCK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H619,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_RSVD_04 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H620,1-8[7C12%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_VERSION bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H621,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_BPCCEN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H622,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_B2B3 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H623,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H624,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SELECT_DLL_IF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H625,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H626,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H627,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H628,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H629,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H630,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H631,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H632,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 [34m^M[m[22;71H[K[22;71H633,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H634,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H635,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H636,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H637,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H638,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H639,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H640,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H641,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H642,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT5 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H643,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT6 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H644,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT7 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H645,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT8 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H646,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H647,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H648,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H649,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H650,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD0 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H651,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H652,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H653,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H654,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RBYPASS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H655,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TFC_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H656,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H657,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H658,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H659,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CAPABILITIES_PTR bound to: 8'b01000000 [34m^M[m[22;71H[K[22;71H660,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CRM_MODULE_RSTS bound to: 7'b0000000 [34m^M[m[22;71H[K[22;71H661,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H662,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H663,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H664,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H665,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H666,1-8[7C13%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H667,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H668,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H669,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ID bound to: 16'b0000000000000010 [34m^M[m[22;71H[K[22;71H670,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H671,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 [34m^M[m[22;71H[K[22;71H672,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 [34m^M[m[22;71H[K[22;71H673,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H674,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ID bound to: 16'b0000000000001011 [34m^M[m[22;71H[K[22;71H675,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H676,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H677,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ERR_MSG bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H678,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H679,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_PPM_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H680,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H681,1-8[7C14%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H682,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MPS_FORCE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H683,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H684,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H685,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H686,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPM_FASTEXIT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H687,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_MF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H688,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD bound to: 2'b01 [34m^M[m[22;71H[K[22;71H689,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 [34m^M[m[22;71H[K[22;71H690,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SIM_VERSION bound to: 1.0 - type: string [34m^M[m[22;71H[K[22;71H691,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SSL_MESSAGE_AUTO bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H692,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TECRC_EP_INV bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H693,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_CFG1 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H694,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USE_RID_PINS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H695,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H696,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string [34m^^[21;1HM[m[22;71H[K[22;71H697,1-8[7C14%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H698,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 [34m^M[m[22;71H[K[22;71H699,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string [34m^M[m[21;9HParameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H700,1-8[7C14%[20;8H[?12l[?25h[?25l[22;73H1[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ID bound to: 16'b0000000000000001 [34m^M[m[22;71H[K[22;71H702,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H703,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ID bound to: 16'b0000000000010101 [34m^M[m[22;71H[K[22;71H704,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H705,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H706,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_USE_MODE bound to: 3.0 - type: string [34m^M[m[22;71H[K[22;71H707,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_GT_DEVICE bound to: GTX - type: string [34m^M[m[22;71H[K[22;71H708,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CHAN_BOND bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H709,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_PLL_SEL bound to: CPLL - type: string [34m^M[m[22;71H[K[22;71H710,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_ASYNC_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H711,1-8[7C14%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_TXBUF_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H712,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_INTERFACE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H713,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_MGMT_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H714,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_CTL_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H715,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_STATUS_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H716,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter RCV_MSG_IF bound to: TRUE - type: string [34m^M[m[21;9HParameter CFG_FC_IF bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H717,1-8[7C15%[20;8H[?12l[?25h[?25l[22;73H8[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_PIPE_INTERFACE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H719,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_FULL_0 bound to: 7'b1001111 [34m^M[m[22;71H[K[22;71H720,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_FULL_1 bound to: 7'b1001110 [34m^M[m[22;71H[K[22;71H721,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_FULL_2 bound to: 7'b1001101 [34m^M[m[22;71H[K[22;71H722,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_FULL_3 bound to: 7'b1001100 [34m^M[m[22;71H[K[22;71H723,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_FULL_4 bound to: 7'b1000011 [34m^M[m[22;71H[K[22;71H724,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_LOW_0 bound to: 7'b1000101 [34m^M[m[22;71H[K[22;71H725,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_LOW_1 bound to: 7'b1000110 [34m^M[m[22;71H[K[22;71H726,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_LOW_2 bound to: 7'b1000011 [34m^M[m[22;71H[K[22;71H727,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_LOW_3 bound to: 7'b1000010 [34m^M[m[22;71H[K[22;71H728,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TX_MARGIN_LOW_4 bound to: 7'b1000000 [34m^M[m[22;71H[K[22;71H729,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 100 - type: integer [34m^M[m[22;71H[K[22;71H730,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_FAST_SIM_TRAINING bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H731,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpgaa[21;1H/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:988][34m^M[m[22;71H[K[22;71H732,1[9C15%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/yhs/clickp4_fpga/01_ss[21;1Htart/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989][34m^M[m[22;71H[K[22;71H733,1[9C15%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/yhs/clickp4_fpgaa[21;1H/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_core_top.v:989][34m^M[m[22;71H[K[22;71H734,1[9C15%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_top' [/home/yhs/clickp4_fpga/01__[21;1Hstart/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_top.v:62][34m^M[m[22;71H[K[22;71H735,1[9C15%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PIPE_PIPELINE_STAGES bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H736,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H737,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H738,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H739,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H740,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H741,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ID bound to: 16'b0000000000000001 [34m^M[m[22;71H[K[22;71H742,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_MULTIHEADER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H743,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H744,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H745,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 [34m^M[m[22;71H[K[22;71H746,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H747,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H748,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter ALLOW_X8_GEN2 bound to: FALSE - type: string [34m^M[m[21;9HParameter BAR0 bound to: -16380 - type: integer [34m^M[m[22;71H[K[22;71H749,1-8[7C15%[20;8H[?12l[?25h[?25l[22;72H50[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter BAR1 bound to: -1 - type: integer [34m^M[m[21;9HParameter BAR2 bound to: -1048572 - type: integer [34m^M[m[22;71H[K[22;71H751,1-8[7C15%[20;8H[?12l[?25h[?25l[22;73H2[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter BAR3 bound to: -1 - type: integer [34m^M[m[21;9HParameter BAR4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H753,1-8[7C15%[20;8H[?12l[?25h[?25l[22;73H4[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter BAR5 bound to: 0 - type: integer [34m^M[m[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H755,1-8[7C15%[20;8H[?12l[?25h[?25l[22;73H6[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H757,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H758,1-8[7C15%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CAPABILITIES_PTR bound to: 8'b01000000 [34m^M[m[22;71H[K[22;71H759,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CARDBUS_CIS_POINTER bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H760,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CLASS_CODE bound to: 24'b000001011000000000000000 [34m^M[m[22;71H[K[22;71H761,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H762,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H763,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H764,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H765,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CRM_MODULE_RSTS bound to: 7'b0000000 [34m^M[m[22;71H[K[22;71H766,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H767,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H768,1-8[7C16%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H769,1-8[7C16%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H770,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H771,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H772,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string [34m^^[21;1HM[m[22;71H[K[22;71H773,1-8[7C16%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H774,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 [34m^M[m[22;71H[K[22;71H775,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H776,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 [34m^M[m[22;71H[K[22;71H777,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H778,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H779,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H780,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H781,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H782,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H783,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H784,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H785,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer [34m^M[m[21;9HParameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H786,1-8[7C16%[20;8H[?12l[?25h[?25l[22;73H7[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer [34m^M[m[21;9HParameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H788,1-8[7C16%[20;8H[?12l[?25h[?25l[22;73H9[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H790,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H791,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_BAR_FILTERING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H792,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DISABLE_ERR_MSG bound to: FALSE - type: string [34m^M[m[21;9HParameter DISABLE_ID_CHECK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H793,1-8[7C16%[20;8H[?12l[?25h[?25l[22;73H4[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H795,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H796,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_PPM_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H797,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H798,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H799,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_SCRAMBLING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H800,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DNSTREAM_LINK_NUM bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H801,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_BASE_PTR bound to: 12'b000100000000 [34m^M[m[22;71H[K[22;71H802,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ID bound to: 16'b0000000000000011 [34m^M[m[22;71H[K[22;71H803,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H804,1-8[7C16%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H805,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H806,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 [34m^M[m[22;71H[K[22;71H807,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H808,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H809,1-8[7C17%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H810,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H811,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXPANSION_ROM bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H812,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_CAP_PTR bound to: 6'b111111 [34m^M[m[22;71H[K[22;71H813,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 [34m^M[m[22;71H[K[22;71H814,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter HEADER_TYPE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H815,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INFER_EI bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H816,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_PIN bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H817,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H818,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IS_SWITCH bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H819,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LAST_CONFIG_DWORD bound to: 10'b1111111111 [34m^M[m[22;71H[K[22;71H820,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H821,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H822,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H823,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H824,1-8[7C17%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H825,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H826,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H827,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H828,1-8[7C17%[20;8H[?12l[?25h[?25l[22;73H9[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H830,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H831,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H832,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: strinn[21;1Hg [34m^M[m[22;71H[K[22;71H833,1-8[7C17%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H834,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H835,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_RSVD_23 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H836,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CONTROL_RCB bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H837,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H838,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H839,1-8[7C17%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H840,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H841,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[21;9HParameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H842,1-8[7C17%[20;8H[?12l[?25h[?25l[22;73H3[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H844,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H845,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H846,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H847,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 [34m^M[m[22;71H[K[22;71H848,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MPS_FORCE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H849,1-8[7C17%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_BASE_PTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H850,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_ID bound to: 8'b00010001 [34m^M[m[22;71H[K[22;71H851,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 [34m^M[m[21;9HParameter MSIX_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H852,1-8[7C18%[20;8H[?12l[?25h[?25l[22;73H3[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H854,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 [34m^M[m[22;71H[K[22;71H855,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H856,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 [34m^M[m[22;71H[K[22;71H857,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 [34m^M[m[22;71H[K[22;71H858,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSI_BASE_PTR bound to: 8'b01001000 [34m^M[m[21;9HParameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H859,1-8[7C18%[20;8H[?12l[?25h[?25l[22;72H60[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ID bound to: 8'b00000101 [34m^M[m[22;71H[K[22;71H861,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H862,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H863,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H864,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H865,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H866,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H867,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H868,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H869,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H870,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_BASE_PTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H871,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 [34m^M[m[22;71H[K[22;71H872,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H873,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H874,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H875,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H876,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H877,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H878,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_REVISION bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H879,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_AUTO_CONFIG bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H880,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_FAST_TRAIN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H881,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H882,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H883,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H884,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPM_FASTEXIT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H885,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_BASE_PTR bound to: 8'b01000000 [34m^M[m[22;71H[K[22;71H886,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_AUXCURRENT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H887,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D1SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H888,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D2SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H889,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_DSI bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H890,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ID bound to: 8'b00000001 [34m^M[m[22;71H[K[22;71H891,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H892,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H893,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PMESUPPORT bound to: 5'b01111 [34m^M[m[22;71H[K[22;71H894,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PME_CLOCK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H895,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_RSVD_04 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H896,1-8[7C18%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_VERSION bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H897,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_B2B3 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H898,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_BPCCEN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H899,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_NOSOFTRST bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H900,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H901,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H902,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H903,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H904,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA4 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H905,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA5 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H906,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA6 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H907,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA7 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H908,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE0 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H909,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE1 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H910,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE2 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H911,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE3 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H912,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE4 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H913,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE5 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H914,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE6 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H915,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE7 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H916,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_MF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H917,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H918,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H919,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H920,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H921,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H922,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H923,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H924,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ID bound to: 16'b0000000000010101 [34m^M[m[22;71H[K[22;71H925,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX0 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H926,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX1 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H927,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX2 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H928,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX3 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H929,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX4 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H930,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX5 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H931,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H932,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H933,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H934,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP1 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H935,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP2 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H936,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP3 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H937,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP4 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H938,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP5 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H939,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H940,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_NUM bound to: 3'b000 [34m^M[m[22;71H[K[22;71H941,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H942,1-8[7C19%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H943,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H944,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD bound to: 2'b01 [34m^M[m[22;71H[K[22;71H945,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 [34m^M[m[22;71H[K[22;71H946,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SELECT_DLL_IF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H947,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SIM_VERSION bound to: 1.0 - type: string [34m^M[m[22;71H[K[22;71H948,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H949,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H950,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H951,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H952,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H953,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H954,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H955,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 [34m^M[m[22;71H[K[22;71H956,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H957,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H958,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H959,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H960,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H961,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H962,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H963,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H964,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H965,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT5 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H966,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT6 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H967,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT7 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H968,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT8 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H969,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H970,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H971,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H972,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H973,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD0 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H974,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H975,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H976,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H977,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SSL_MESSAGE_AUTO bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H978,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TECRC_EP_INV bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H979,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RBYPASS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H980,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H981,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H982,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H983,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TFC_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H984,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H985,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H986,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H987,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H988,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_DW bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H989,1-8[7C20%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_NP_FC bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H990,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPCONFIG_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H991,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPSTREAM_FACING bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H992,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_ATOMIC bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H993,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_CFG1 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H994,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_INV_REQ bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H995,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_PRS_RESPONSE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H996,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK2_DIV2 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H997,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK_FREQ bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H998,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USE_RID_PINS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H999,1-8[7C21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_CPL_INFINITE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1000,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 [34m^M[m[22;71H[K[22;71H1001,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer [34m^M[m[22;71H[K[22;71H1002,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer [34m^M[m[22;71H[K[22;71H1003,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1004,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1005,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1006,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1007,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TX_LASTPACKET bound to: 29 - type: integer [34m^M[m[22;71H[K[22;71H1008,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1009,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ID bound to: 16'b0000000000000010 [34m^M[m[22;71H[K[22;71H1010,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1011,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1012,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1013,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1014,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1015,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 [34m^M[m[22;71H[K[22;71H1016,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 [34m^M[m[22;71H[K[22;71H1017,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1018,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ID bound to: 16'b0000000000001011 [34m^M[m[22;71H[K[22;71H1019,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1020,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1021,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1022,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1023,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_top' [/home/yhs/clickp4_fpgg[21;1Ha/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68][34m^M[m[22;71H[K[22;71H1024,1[8C21%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1025,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_FAMILY bound to: X7 - type: string [34m^M[m[22;71H[K[22;71H1026,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_ROOT_PORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1027,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_PM_PRIORITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1028,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1029,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1030,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1031,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx' [/home/yhs/clickp4_fpgaa[21;1H/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70][34m^M[m[22;71H[K[22;71H1032,1[8C21%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1033,1-8      21%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_FAMILY bound to: X7 - type: string [34m^M[m[22;71H[K[22;71H1034,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_ROOT_PORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1035,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_PM_PRIORITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1036,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1037,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1038,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1039,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' [/home/yhs/clii[20;1Hckp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_pipeline..[21;1Hv:70][34m^M[m[22;71H[K[22;71H1040,1[8C22%[19;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[21;9HParameter C_FAMILY bound to: X7 - type: string [34m^M[m[22;71H[K[22;71H1041,1-8      22%[20;8H[?12l[?25h[?25l[22;74H2[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1043,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1044,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1045,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_pipeline' (1#1) [/hh[20;1Home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rr[21;1Hx_pipeline.v:70][34m^M[m[22;71H[K[22;71H1046,1[8C22%[19;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' [/home/yhs/clii[20;1Hckp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen..[21;1Hv:71][34m^M[m[22;71H[K[22;71H1047,1[8C22%[19;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1048,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1049,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1050,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERFACE_WIDTH_DWORDS bound to: 11'b00000000010 [34m^M[m[22;71H[K[22;71H1051,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IDLE bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1052,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IN_PACKET bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1053,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;1HINFO: [Synth 8-226] default block is never used [/home/yhs/clickp4_fpga/01_start/~/connee[19;1Hctalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx_null_gen.v:252][34m^M[m
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (2#1) [/hh[21;1Home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_r[20;1H[94m@                                                                                       [21;1H@                                                                                       [m[22;71H[K[22;71H1054,1[8C22%[18;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[19;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx_null_gen' (2#1) [/hh[20;1Home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rr[21;1Hx_null_gen.v:71][34m^M[m[22;71H[K[22;71H1055,1[8C22%[19;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_rx' (3#1) [/home/yhs/cc[21;1Hlickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_rx.v:70][34m^M[m[22;71H[K[22;71H1056,1[8C22%[20;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx' [/home/yhs/clickp4_fpgaa[21;1H/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70][34m^M[m[22;71H[K[22;71H1057,1[8C22%[20;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[20;9HParameter C_FAMILY bound to: X7 - type: string [34m^M[m[21;9HParameter C_ROOT_PORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1058,1-8      22%[19;8H[?12l[?25h[?25l[22;74H9[20;8H[?12l[?25h[?25l[22;73H60[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter C_PM_PRIORITY bound to: FALSE - type: string [34m^M[m[20;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1061,1-8      22%[19;8H[?12l[?25h[?25l[22;74H2[20;8H[?12l[?25h[?25l[22;74H3[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1064,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' [/home/yhs/cll[20;1Hickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctt[21;1Hl.v:71][34m^M[m[22;71H[K[22;71H1065,1[8C22%[19;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1066,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_FAMILY bound to: X7 - type: string [34m^M[m[22;71H[K[22;71H1067,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter C_ROOT_PORT bound to: FALSE - type: string [34m^M[m[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1068,1-8      22%[20;8H[?12l[?25h[?25l[22;74H9[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter TBUF_AV_MIN bound to: 1 - type: integer [34m^M[m[20;9HParameter TBUF_AV_GAP bound to: 2 - type: integer [34m^M[m[21;9HParameter TBUF_GAP_TIME bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1070,1-8      22%[19;8H[?12l[?25h[?25l[22;74H1[20;8H[?12l[?25h[?25l[22;74H2[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter TCFG_LATENCY_TIME bound to: 2'b10 [34m^M[m[21;9HParameter TCFG_GNT_PIPE_STAGES bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H1073,1-8      22%[20;8H[?12l[?25h[?25l[22;74H4[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINKSTATE_L0 bound to: 3'b000 [34m^M[m[21;9HParameter LINKSTATE_PPM_L1 bound to: 3'b001 [34m^M[m[22;71H[K[22;71H1075,1-8      22%[20;8H[?12l[?25h[?25l[22;74H6[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINKSTATE_PPM_L1_TRANS bound to: 3'b101 [34m^M[m[22;71H[K[22;71H1077,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINKSTATE_PPM_L23R_TRANS bound to: 3'b110 [34m^M[m[22;71H[K[22;71H1078,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ENTER_L1 bound to: 8'b00100000 [34m^M[m[22;71H[K[22;71H1079,1-8      22%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter POWERSTATE_D0 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1080,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IDLE bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1081,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter THROTTLE bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1082,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;1HINFO: [Synth 8-226] default block is never used [/home/yhs/clickp4_fpga/01_start/~/connee[19;1Hctalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_thrtl_ctl.v:571][34m^M[m
INFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (4#1) [//[21;1Hhome/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_[20;1H[94m@                                                                                       [21;1H@                                                                                       [m[22;71H[K[22;71H1083,1[8C23%[18;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[19;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_thrtl_ctl' (4#1) [//[20;1Hhome/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic__[21;1Htx_thrtl_ctl.v:71][34m^M[m[22;71H[K[22;71H1084,1[8C23%[19;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' [/home/yhs/clii[20;1Hckp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx_pipeline..[21;1Hv:71][34m^M[m[22;71H[K[22;71H1085,1[8C23%[19;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1086,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_PM_PRIORITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1087,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1088,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1089,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1090,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx_pipeline' (5#1) [/hh[20;1Home/yhs/clickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tt[21;1Hx_pipeline.v:71][34m^M[m[22;71H[K[22;71H1091,1[8C23%[19;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_tx' (6#1) [/home/yhs/cc[21;1Hlickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_tx.v:70][34m^M[m[22;71H[K[22;71H1092,1[8C23%[20;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;1HINFO: [Synth 8-256] done synthesizing module 'pcie_7x_0_axi_basic_top' (7#1) [/home/yhs//[20;1Hclickp4_fpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_axi_basic_top.v:68]][21;1H[34m^M[m[22;71H[K[22;71H1093,1[8C23%[19;1H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_7x' [/home/yhs/clickp4_fpga/01_ss[21;1Htart/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_7x.v:63][34m^M[m[22;71H[K[22;71H1094,1[8C23%[20;1H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter AER_BASE_PTR bound to: 12'b000000000000 [34m^M[m[20;9HParameter AER_CAP_ECRC_CHECK_CAPABLE bound to: FALSE - type: string [34m^M[m[21;9HParameter AER_CAP_ECRC_GEN_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1095,1-8      23%[19;8H[?12l[?25h[?25l[22;74H6[20;8H[?12l[?25h[?25l[22;74H7[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter AER_CAP_ID bound to: 16'b0000000000000001 [34m^M[m[20;9HParameter AER_CAP_MULTIHEADER bound to: FALSE - type: string [34m^M[m[21;9HParameter AER_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1098,1-8      23%[19;8H[?12l[?25h[?25l[22;74H9[20;8H[?12l[?25h[?25l[22;72H100[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1101,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_OPTIONAL_ERR_SUPPORT bound to: 24'b000000000000000000000000 [34m^M[m[22;71H[K[22;71H1102,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_PERMIT_ROOTERR_UPDATE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1103,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter AER_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1104,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ALLOW_X8_GEN2 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1105,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter BAR0 bound to: -16380 - type: integer [34m^M[m[20;9HParameter BAR1 bound to: -1 - type: integer [34m^M[m[21;9HParameter BAR2 bound to: -1048572 - type: integer [34m^M[m[22;71H[K[22;71H1106,1-8      23%[19;8H[?12l[?25h[?25l[22;74H7[20;8H[?12l[?25h[?25l[22;74H8[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter BAR3 bound to: -1 - type: integer [34m^M[m[21;9HParameter BAR4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1109,1-8      23%[20;8H[?12l[?25h[?25l[22;73H10[21;8H[?12l[?25h[?25l[1;21r[1;1H[3M[1;22r[19;9HParameter BAR5 bound to: 0 - type: integer [34m^M[m[20;9HParameter CAPABILITIES_PTR bound to: 8'b01000000 [34m^M[m[21;9HParameter CARDBUS_CIS_POINTER bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1111,1-8      23%[19;8H[?12l[?25h[?25l[22;74H2[20;8H[?12l[?25h[?25l[22;74H3[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter CFG_ECRC_ERR_CPLSTAT bound to: 0 - type: integer [34m^M[m[21;9HParameter CLASS_CODE bound to: 24'b000001011000000000000000 [34m^M[m[22;71H[K[22;71H1114,1-8      23%[20;8H[?12l[?25h[?25l[22;74H5[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CMD_INTX_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1116,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_DISABLE_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1117,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CPL_TIMEOUT_RANGES_SUPPORTED bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H1118,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter CRM_MODULE_RSTS bound to: 7'b0000000 [34m^M[m[22;71H[K[22;71H1119,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter C_DATA_WIDTH bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1120,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter REM_WIDTH bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1121,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter KEEP_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1122,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ARI_FORWARDING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1123,1-8      23%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP32_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H1124,1-8      23%[20;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_ATOMICOP64_COMPLETER_SUPPORTED bound to: FALSE - type: stringg[21;1H [34m^M[m[22;71H[K[22;71H1125,1-8      23%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ATOMICOP_ROUTING_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1126,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_CAS128_COMPLETER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1127,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_ENDEND_TLP_PREFIX_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1128,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP2_EXTENDED_FMT_FIELD_SUPPORTED bound to: FALSE - type: string [34m^^[21;1HM[m[22;71H[K[22;71H1129,1-8      24%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_LTR_MECHANISM_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1130,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_MAX_ENDEND_TLP_PREFIXES bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1131,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_NO_RO_ENABLED_PRPR_PASSING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1132,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP2_TPH_COMPLETER_SUPPORTED bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1133,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_SCALE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1134,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENABLE_SLOT_PWR_LIMIT_VALUE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1135,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L0S_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1136,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_ENDPOINT_L1_LATENCY bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1137,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_EXT_TAG_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1138,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1139,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1140,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_PHANTOM_FUNCTIONS_SUPPORT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1141,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP_ROLE_BASED_ERROR bound to: TRUE - type: string [34m^M[m[21;9HParameter DEV_CAP_RSVD_14_12 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1142,1-8      24%[20;8H[?12l[?25h[?25l[22;74H3[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DEV_CAP_RSVD_17_16 bound to: 0 - type: integer [34m^M[m[21;9HParameter DEV_CAP_RSVD_31_29 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1144,1-8      24%[20;8H[?12l[?25h[?25l[22;74H5[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CONTROL_AUX_POWER_SUPPORTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1146,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CONTROL_EXT_TAG_DEFAULT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1147,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ASPM_L1_TIMER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1148,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DISABLE_BAR_FILTERING bound to: FALSE - type: string [34m^M[m[21;9HParameter DISABLE_ERR_MSG bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1149,1-8      24%[20;8H[?12l[?25h[?25l[22;73H50[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_ID_CHECK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1151,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LANE_REVERSAL bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1152,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_LOCKED_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1153,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_PPM_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1154,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_POISONED_RESP bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1155,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_RX_TC_FILTER bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1156,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DISABLE_SCRAMBLING bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1157,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DNSTREAM_LINK_NUM bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1158,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_BASE_PTR bound to: 12'b000100000000 [34m^M[m[22;71H[K[22;71H1159,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ID bound to: 16'b0000000000000011 [34m^M[m[22;71H[K[22;71H1160,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1161,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1162,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DSN_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1163,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_MSG_ROUTE bound to: 11'b00000000000 [34m^M[m[22;71H[K[22;71H1164,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENABLE_RX_TD_ECRC_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1165,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter ENDEND_TLP_PREFIX_FORWARDING_SUPPORTED bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H1166,1-8      24%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ENTER_RVRY_EI_L0 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1167,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXIT_LOOPBACK_ON_EI bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1168,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXPANSION_ROM bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1169,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_CAP_PTR bound to: 6'b111111 [34m^M[m[22;71H[K[22;71H1170,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter EXT_CFG_XP_CAP_PTR bound to: 10'b1111111111 [34m^M[m[22;71H[K[22;71H1171,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter HEADER_TYPE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1172,1-8      24%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INFER_EI bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1173,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_PIN bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1174,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INTERRUPT_STAT_AUTO bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1175,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IS_SWITCH bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1176,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LAST_CONFIG_DWORD bound to: 10'b1111111111 [34m^M[m[22;71H[K[22;71H1177,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_ASPM_OPTIONALITY bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1178,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_ASPM_SUPPORT bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1179,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_CLOCK_POWER_MANAGEMENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1180,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_DLL_LINK_ACTIVE_REPORTING_CAP bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H1181,1-8      25%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1182,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1183,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1184,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_L0S_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1185,1-8      25%[20;8H[?12l[?25h[?25l[22;74H6[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1187,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN1 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1188,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_L1_EXIT_LATENCY_GEN2 bound to: 7 - type: integer [34m^M[m[22;71H[K[22;71H1189,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CAP_LINK_BANDWIDTH_NOTIFICATION_CAP bound to: FALSE - type: strinn[21;1Hg [34m^M[m[22;71H[K[22;71H1190,1-8      25%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1191,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1192,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_RSVD_23 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1193,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_SURPRISE_DOWN_ERROR_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1194,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CONTROL_RCB bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1195,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_DEEMPHASIS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1196,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_CTRL2_HW_AUTONOMOUS_SPEED_DISABLE bound to: FALSE - type: string  [21;1H[34m^M[m[22;71H[K[22;71H1197,1-8      25%[20;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CTRL2_TARGET_LINK_SPEED bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H1198,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter LINK_STATUS_SLOT_CLOCK_CONFIG bound to: TRUE - type: string [34m^M[m[21;9HParameter LL_ACK_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H1199,1-8      25%[20;8H[?12l[?25h[?25l[22;72H200[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1201,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_ACK_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1202,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H1203,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1204,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LL_REPLAY_TIMEOUT_FUNC bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1205,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LTSSM_MAX_LINK_WIDTH bound to: 6'b001000 [34m^M[m[22;71H[K[22;71H1206,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MPS_FORCE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1207,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_BASE_PTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H1208,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSIX_CAP_ID bound to: 8'b00010001 [34m^M[m[21;9HParameter MSIX_CAP_NEXTPTR bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1209,1-8      25%[20;8H[?12l[?25h[?25l[22;73H10[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1211,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_PBA_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1212,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_PBA_OFFSET bound to: 29'b00000000000000000000111110000 [34m^M[m[22;71H[K[22;71H1213,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_BIR bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1214,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_OFFSET bound to: 29'b00000000000000000001000000000 [34m^M[m[22;71H[K[22;71H1215,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSIX_CAP_TABLE_SIZE bound to: 11'b00000001111 [34m^M[m[22;71H[K[22;71H1216,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter MSI_BASE_PTR bound to: 8'b01001000 [34m^M[m[21;9HParameter MSI_CAP_64_BIT_ADDR_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1217,1-8      25%[20;8H[?12l[?25h[?25l[22;74H8[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ID bound to: 8'b00000101 [34m^M[m[22;71H[K[22;71H1219,1-8      25%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSGCAP bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1220,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_MULTIMSG_EXTENSION bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1221,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H1222,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1223,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MSI_CAP_PER_VECTOR_MASKING_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1224,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H1225,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_COMCLK_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H1226,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN1 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H1227,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter N_FTS_GEN2 bound to: 255 - type: integer [34m^M[m[22;71H[K[22;71H1228,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_BASE_PTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H1229,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_ID bound to: 8'b00010000 [34m^M[m[22;71H[K[22;71H1230,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_CAPABILITY_VERSION bound to: 4'b0010 [34m^M[m[22;71H[K[22;71H1231,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_DEVICE_PORT_TYPE bound to: 4'b0000 [34m^M[m[22;71H[K[22;71H1232,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_NEXTPTR bound to: 8'b10011100 [34m^M[m[22;71H[K[22;71H1233,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1234,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_RSVD_15_14 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1235,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_CAP_SLOT_IMPLEMENTED bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1236,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PCIE_REVISION bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1237,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_AUTO_CONFIG bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1238,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PL_FAST_TRAIN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1239,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT bound to: 15'b000000000000000 [34m^M[m[22;71H[K[22;71H1240,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_EN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1241,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPML0S_TIMEOUT_FUNC bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1242,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_ASPM_FASTEXIT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1243,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_BASE_PTR bound to: 8'b01000000 [34m^M[m[22;71H[K[22;71H1244,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_AUXCURRENT bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1245,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D1SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1246,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_D2SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1247,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_DSI bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1248,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ID bound to: 8'b00000001 [34m^M[m[22;71H[K[22;71H1249,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_NEXTPTR bound to: 8'b01100000 [34m^M[m[22;71H[K[22;71H1250,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_ON bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1251,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PMESUPPORT bound to: 5'b01111 [34m^M[m[22;71H[K[22;71H1252,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_PME_CLOCK bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1253,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_RSVD_04 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1254,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CAP_VERSION bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H1255,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_B2B3 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1256,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_BPCCEN bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1257,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_CSR_NOSOFTRST bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1258,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1259,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1260,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1261,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1262,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA4 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1263,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA5 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1264,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA6 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1265,1-8      26%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA7 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1266,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE0 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1267,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE1 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1268,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE2 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1269,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE3 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1270,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE4 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1271,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE5 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1272,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE6 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1273,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_DATA_SCALE7 bound to: 2'b00 [34m^M[m[22;71H[K[22;71H1274,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter PM_MF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1275,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1276,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR0 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1277,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR1 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1278,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR2 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1279,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR3 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1280,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR4 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1281,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_CONTROL_ENCODEDBAR5 bound to: 5'b00000 [34m^M[m[22;71H[K[22;71H1282,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ID bound to: 16'b0000000000010101 [34m^M[m[22;71H[K[22;71H1283,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX0 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1284,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX1 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1285,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX2 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1286,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX3 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1287,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX4 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1288,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_INDEX5 bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1289,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1290,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1291,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1292,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP1 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1293,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP2 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1294,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP3 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1295,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP4 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1296,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_SUP5 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1297,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1298,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RBAR_NUM bound to: 3'b000 [34m^M[m[22;71H[K[22;71H1299,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1300,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RECRC_CHK_TRIM bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1301,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ROOT_CAP_CRS_SW_VISIBILITY bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1302,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD bound to: 2'b01 [34m^M[m[22;71H[K[22;71H1303,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RP_AUTO_SPD_LOOPCNT bound to: 5'b11111 [34m^M[m[22;71H[K[22;71H1304,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SELECT_DLL_IF bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1305,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SIM_VERSION bound to: 1.0 - type: string [34m^M[m[22;71H[K[22;71H1306,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_BUTTON_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1307,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ATT_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1308,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_ELEC_INTERLOCK_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1309,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_CAPABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1310,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_HOTPLUG_SURPRISE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1311,1-8      27%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_MRL_SENSOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1312,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_NO_CMD_COMPLETED_SUPPORT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1313,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_PHYSICAL_SLOT_NUM bound to: 13'b0000000000000 [34m^M[m[22;71H[K[22;71H1314,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_CONTROLLER_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1315,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_POWER_INDICATOR_PRESENT bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1316,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_SCALE bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1317,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SLOT_CAP_SLOT_POWER_LIMIT_VALUE bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1318,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT0 bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1319,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1320,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1321,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1322,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT4 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1323,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT5 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1324,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT6 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1325,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT7 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1326,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BIT8 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1327,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE0 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1328,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE1 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1329,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE2 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1330,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_BYTE3 bound to: 8'b00000000 [34m^M[m[22;71H[K[22;71H1331,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD0 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1332,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD1 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1333,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD2 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1334,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SPARE_WORD3 bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1335,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter SSL_MESSAGE_AUTO bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1336,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TECRC_EP_INV bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1337,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RBYPASS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1338,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1339,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1340,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1341,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TFC_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1342,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_CHECKS_DISABLE bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1343,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1344,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1345,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1346,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_DW bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1347,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TRN_NP_FC bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1348,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPCONFIG_CAPABLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1349,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UPSTREAM_FACING bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1350,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_ATOMIC bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1351,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_CFG1 bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1352,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_INV_REQ bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1353,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter UR_PRS_RESPONSE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1354,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK2_DIV2 bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1355,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USER_CLK_FREQ bound to: 3 - type: integer [34m^M[m[22;71H[K[22;71H1356,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter USE_RID_PINS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1357,1-8      28%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_CPL_INFINITE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1358,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 [34m^M[m[22;71H[K[22;71H1359,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CD bound to: 850 - type: integer [34m^M[m[22;71H[K[22;71H1360,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_CH bound to: 72 - type: integer [34m^M[m[22;71H[K[22;71H1361,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPD bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1362,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_NPH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1363,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PD bound to: 64 - type: integer [34m^M[m[22;71H[K[22;71H1364,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TOTAL_CREDITS_PH bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1365,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TX_LASTPACKET bound to: 29 - type: integer [34m^M[m[22;71H[K[22;71H1366,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1367,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ID bound to: 16'b0000000000000010 [34m^M[m[22;71H[K[22;71H1368,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1369,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1370,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_REJECT_SNOOP_TRANSACTIONS bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1371,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1372,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_BASE_PTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1373,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_ID bound to: 16'b0001001000110100 [34m^M[m[22;71H[K[22;71H1374,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_LENGTH bound to: 12'b000000011000 [34m^M[m[22;71H[K[22;71H1375,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_HDR_REVISION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1376,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ID bound to: 16'b0000000000001011 [34m^M[m[22;71H[K[22;71H1377,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_IS_LINK_VISIBLE bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1378,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_NEXTPTR bound to: 12'b000000000000 [34m^M[m[22;71H[K[22;71H1379,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_ON bound to: FALSE - type: string [34m^M[m[22;71H[K[22;71H1380,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VSEC_CAP_VERSION bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1381,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1382,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_top_7x' [/home/yhs/clickp4__[21;1Hfpga/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_top_7x.v:72][34m^M[m[22;71H[K[22;71H1383,1[8C29%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IMPL_TARGET bound to: HARD - type: string [34m^M[m[22;71H[K[22;71H1384,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEV_CAP_MAX_PAYLOAD_SUPPORTED bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1385,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1386,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1387,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_TX_LASTPACKET bound to: 29 - type: integer [34m^M[m[22;71H[K[22;71H1388,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TLM_TX_OVERHEAD bound to: 24 - type: integer [34m^M[m[22;71H[K[22;71H1389,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1390,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1391,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_TX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1392,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter VC0_RX_RAM_LIMIT bound to: 13'b0011111111111 [34m^M[m[22;71H[K[22;71H1393,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1394,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1395,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TL_RX_RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1396,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MPS_BYTES bound to: 512 - type: integer [34m^M[m[22;71H[K[22;71H1397,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BYTES_TX bound to: 16080 - type: integer [34m^M[m[22;71H[K[22;71H1398,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ROWS_TX bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1399,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter COLS_TX bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1400,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ROWS_RX bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1401,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter COLS_RX bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1402,1-8      29%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_brams_7x' [/home/yhs/clickp4_fpgg[21;1Ha/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_brams_7x.v:65][34m^M[m[22;71H[K[22;71H1403,1[8C29%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1404,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1405,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IMPL_TARGET bound to: HARD - type: string [34m^M[m[22;71H[K[22;71H1406,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter NUM_BRAMS bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1407,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RAM_RADDR_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1408,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RAM_RDATA_LATENCY bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1409,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RAM_WRITE_LATENCY bound to: 0 - type: integer [34m^M[m[22;71H[K[22;71H1410,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter TCQ bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1411,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOB_REG bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1412,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WIDTH bound to: 7'b0010010 [34m^M[m[22;71H[K[22;71H1413,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'pcie_7x_0_pcie_bram_7x' [/home/yhs/clickp4_fpgaa[21;1H/01_start/~/connectalip/kc705/pcie_7x_0/source/pcie_7x_0_pcie_bram_7x.v:63][34m^M[m[22;71H[K[22;71H1414,1[8C30%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_SPEED bound to: 4'b0001 [34m^M[m[22;71H[K[22;71H1415,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter LINK_CAP_MAX_LINK_WIDTH bound to: 8 - type: integer [34m^M[m[22;71H[K[22;71H1416,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter IMPL_TARGET bound to: HARD - type: string [34m^M[m[22;71H[K[22;71H1417,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOB_REG bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1418,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WIDTH bound to: 7'b0010010 [34m^M[m[22;71H[K[22;71H1419,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ADDR_MSB bound to: 10 - type: integer [34m^M[m[22;71H[K[22;71H1420,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ADDR_LO_BITS bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1421,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter D_MSB bound to: 15 - type: integer [34m^M[m[21;9HParameter DP_LSB bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1422,1-8      30%[20;8H[?12l[?25h[?25l[22;74H3[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DP_MSB bound to: 17 - type: integer [34m^M[m[22;71H[K[22;71H1424,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DPW bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1425,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WRITE_MODE bound to: NO_CHANGE - type: string [34m^M[m[22;71H[K[22;71H1426,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEVICE bound to: 7SERIES - type: string [34m^M[m[22;71H[K[22;71H1427,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BRAM_SIZE bound to: 36Kb - type: string [34m^M[m[22;71H[K[22;71H1428,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WE_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1429,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;1HINFO: [Synth 8-638] synthesizing module 'BRAM_TDP_MACRO' [/opt/Xilinx/Vivado/2015.4/dataa[21;1H/verilog/src/unimacro/BRAM_TDP_MACRO.v:30][34m^M[m[22;71H[K[22;71H1430,1[8C30%[20;1H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter BRAM_SIZE bound to: 36Kb - type: string [34m^M[m[22;71H[K[22;71H1431,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DEVICE bound to: 7SERIES - type: string [34m^M[m[22;71H[K[22;71H1432,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[1;1H[2M[1;22r[20;9HParameter DOA_REG bound to: 0 - type: integer [34m^M[m[21;9HParameter DOB_REG bound to: 1 - type: integer [34m^M[m[22;71H[K[22;71H1433,1-8      30%[20;8H[?12l[?25h[?25l[22;74H4[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INIT_A bound to: 36'b000000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1435,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter INIT_B bound to: 36'b000000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1436,1-8      30%[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter INIT_00 bound to: 256'b000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[21;1H000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1437,1-8      30%[18;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter INIT_01 bound to: 256'b000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[21;1H000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1438,1-8      30%[18;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter INIT_02 bound to: 256'b000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[21;1H000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1439,1-8      30%[18;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter INIT_03 bound to: 256'b000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[21;1H000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1440,1-8      30%[18;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter INIT_04 bound to: 256'b000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[21;1H000000000000000000000000000000000 [34m^M[m[22;71H[K[22;71H1441,1-8      31%[18;8H[?12l[?25h[?25l[1;21r[1;1H[5M[1;22r[17;9HParameter INIT_05 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_06 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1442,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_06 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_07 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1443,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_07 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_08 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1444,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_08 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_09 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1445,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_09 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1446,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1447,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1448,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1449,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1450,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_0F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1451,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_0F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_10 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1452,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_10 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_11 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1453,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_11 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_12 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1454,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_12 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_13 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1455,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_13 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_14 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1456,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_14 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_15 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1457,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_15 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_16 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1458,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_16 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_17 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1459,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_17 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_18 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1460,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_18 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_19 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1461,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_19 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1462,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1463,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1464,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1465,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1466,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_1F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1467,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_1F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_20 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1468,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_20 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_21 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1469,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_21 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_22 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1470,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_22 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_23 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1471,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_23 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_24 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1472,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_24 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_25 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1473,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_25 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_26 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1474,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_26 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_27 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1475,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_27 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_28 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1476,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_28 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_29 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1477,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_29 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1478,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1479,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1480,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1481,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1482,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_2F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1483,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_2F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_30 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1484,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_30 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_31 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1485,1-8      31%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_31 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_32 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1486,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_32 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_33 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1487,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_33 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_34 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1488,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_34 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_35 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1489,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_35 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_36 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1490,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_36 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_37 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1491,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_37 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_38 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1492,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_38 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_39 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1493,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_39 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1494,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1495,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1496,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1497,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1498,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_3F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1499,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_3F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_40 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1500,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_40 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_41 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1501,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_41 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_42 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1502,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_42 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_43 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1503,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_43 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_44 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1504,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_44 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_45 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1505,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_45 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_46 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1506,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_46 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_47 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1507,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_47 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_48 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1508,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_48 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_49 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1509,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_49 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1510,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1511,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1512,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1513,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1514,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_4F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1515,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_4F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_50 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1516,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_50 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_51 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1517,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_51 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_52 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1518,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_52 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_53 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1519,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_53 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_54 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1520,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_54 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_55 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1521,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_55 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_56 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1522,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_56 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_57 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1523,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_57 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_58 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1524,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_58 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_59 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1525,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_59 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1526,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1527,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1528,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1529,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1530,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_5F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1531,1-8      32%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_5F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_60 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1532,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_60 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_61 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1533,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_61 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_62 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1534,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_62 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_63 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1535,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_63 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_64 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1536,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_64 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_65 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1537,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_65 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_66 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1538,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_66 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_67 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1539,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_67 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_68 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1540,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_68 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_69 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1541,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_69 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1542,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1543,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1544,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1545,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1546,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_6F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1547,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_6F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_70 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1548,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_70 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_71 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1549,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_71 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_72 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1550,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_72 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_73 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1551,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_73 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_74 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1552,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_74 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_75 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1553,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_75 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_76 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1554,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_76 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_77 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1555,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_77 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_78 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1556,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_78 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_79 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1557,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_79 bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7A bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1558,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7A bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7B bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1559,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7B bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7C bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1560,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7C bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7D bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1561,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7D bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7E bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1562,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7E bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_7F bound to: 256'b00000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1563,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INIT_7F bound to: 256'b000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1564,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_00 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1565,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_01 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1566,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_02 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1567,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_03 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1568,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_04 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1569,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_05 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1570,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_06 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1571,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_07 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1572,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_08 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1573,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_09 bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1574,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0A bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1575,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0B bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1576,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0C bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1577,1-8      33%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0D bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1578,1-8      34%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0E bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000[21;1H[94m@                                                                                       [m[22;71H[K[22;71H1579,1-8      34%[17;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[17;1H        Parameter INITP_0F bound to: 256'b00000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H0000000000000000000000000000000000 [34m^M[m[21;9HParameter INIT_FILE bound to: NONE - type: string [34m^M[m[22;71H[K[22;71H1580,1-8      34%[17;8H[?12l[?25h[?25l[22;74H1[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter READ_WIDTH_A bound to: 7'b0010010 [34m^M[m[19;9HParameter READ_WIDTH_B bound to: 7'b0010010 [34m^M[m[20;9HParameter SIM_COLLISION_CHECK bound to: ALL - type: string [34m^M[m[21;9HParameter SIM_MODE bound to: FAST - type: string [34m^M[m[22;71H[K[22;71H1582,1-8      34%[18;8H[?12l[?25h[?25l[22;74H3[19;8H[?12l[?25h[?25l[22;74H4[20;8H[?12l[?25h[?25l[22;74H5[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 [34m^M[m[19;9HParameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 [34m^M[m[20;9HParameter WRITE_MODE_A bound to: NO_CHANGE - type: string [34m^M[m[21;9HParameter WRITE_MODE_B bound to: WRITE_FIRST - type: string [34m^M[m[22;71H[K[22;71H1586,1-8      34%[18;8H[?12l[?25h[?25l[22;74H7[19;8H[?12l[?25h[?25l[22;74H8[20;8H[?12l[?25h[?25l[22;74H9[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter WRITE_WIDTH_A bound to: 7'b0010010 [34m^M[m[19;9HParameter WRITE_WIDTH_B bound to: 7'b0010010 [34m^M[m[20;9HParameter WRITEA_P bound to: TRUE - type: string [34m^M[m[21;9HParameter WRITEB_P bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1590,1-8      34%[18;8H[?12l[?25h[?25l[22;74H1[19;8H[?12l[?25h[?25l[22;74H2[20;8H[?12l[?25h[?25l[22;74H3[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter READA_P bound to: TRUE - type: string [34m^M[m[19;9HParameter READB_P bound to: TRUE - type: string [34m^M[m[20;9HParameter valid_width_a bound to: TRUE - type: string [34m^M[m[21;9HParameter valid_width_b bound to: TRUE - type: string [34m^M[m[22;71H[K[22;71H1594,1-8      34%[18;8H[?12l[?25h[?25l[22;74H5[19;8H[?12l[?25h[?25l[22;74H6[20;8H[?12l[?25h[?25l[22;74H7[21;8H[?12l[?25h[?25l[1;21r[1;1H[4M[1;22r[18;9HParameter rd_width_a bound to: 18 - type: integer [34m^M[m[19;9HParameter rd_width_b bound to: 18 - type: integer [34m^M[m[20;9HParameter wr_width_a bound to: 18 - type: integer [34m^M[m[21;9HParameter wr_width_b bound to: 18 - type: integer [34m^M[m[22;71H[K[22;71H1598,1-8      34%[18;8H[?12l[?25h[?25l[22;74H9[19;8H[?12l[?25h[?25l[22;72H600[20;8H[?12l[?25h[?25l[22;74H1[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DIA_WIDTH bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1602,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DIB_WIDTH bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1603,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOA_WIDTH bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1604,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOB_WIDTH bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1605,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DIPA_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1606,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DIPB_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1607,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOPA_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1608,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter DOPB_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1609,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WEA_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1610,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WEB_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1611,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter least_width_A bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1612,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter least_width_B bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1613,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RDA_BYTE_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1614,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RDB_BYTE_WIDTH bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1615,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WRA_WIDTHP bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1616,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter WRB_WIDTHP bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1617,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RDA_WIDTHP bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1618,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter RDB_WIDTHP bound to: 2 - type: integer [34m^M[m[22;71H[K[22;71H1619,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ADDRA_WIDTH bound to: 11 - type: integer [34m^M[m[22;71H[K[22;71H1620,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter ADDRB_WIDTH bound to: 11 - type: integer [34m^M[m[22;71H[K[22;71H1621,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_ADDRA_SIZE bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1622,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_ADDRB_SIZE bound to: 16 - type: integer [34m^M[m[22;71H[K[22;71H1623,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DIA_SIZE bound to: 32 - type: integer [34m^M[m[22;71H[K[22;71H1624,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DIB_SIZE bound to: 32 - type: integer [34m^M[m[22;71H[K[22;71H1625,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DIPA_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1626,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DIPB_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1627,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DOA_SIZE bound to: 32 - type: integer [34m^M[m[22;71H[K[22;71H1628,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DOB_SIZE bound to: 32 - type: integer [34m^M[m[22;71H[K[22;71H1629,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DOPA_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1630,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_DOPB_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1631,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_WEA_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1632,1-8      34%[21;8H[?12l[?25h[?25l[1;21r[21;1H
[1;22r[21;9HParameter MAX_WEB_SIZE bound to: 4 - type: integer [34m^M[m[22;71H[K[22;71H1633,1-8      34%[21;8H[?12l[?25h[?25l[27m[m[H[2J[1;9HParameter MAX_WEA_SIZE bound to: 4 - type: integer [34m^M[m[2;9HParameter MAX_WEB_SIZE bound to: 4 - type: integer [34m^M[m[3;9HParameter fin_rd_widtha bound to: 18 - type: integer [34m^M[m[4;9HParameter fin_rd_widthb bound to: 18 - type: integer [34m^M[m[5;9HParameter fin_wr_widtha bound to: 18 - type: integer [34m^M[m[6;9HParameter fin_wr_widthb bound to: 18 - type: integer [34m^M[m[7;9HParameter INIT_SRVAL_WIDTH_SIZE bound to: 36 - type: integer [34m^M[m[8;9HParameter inita_tmp bound to: 72'b00000000000000000000000000000000000000000000000[9;1H00000000000000000000000000 [34m^M[m[10;9HParameter initb_tmp bound to: 72'b00000000000000000000000000000000000000000000000[11;1H00000000000000000000000000 [34m^M[m[12;9HParameter srvala_tmp bound to: 72'b0000000000000000000000000000000000000000000000[13;1H000000000000000000000000000 [34m^M[m[14;9HParameter srvalb_tmp bound to: 72'b0000000000000000000000000000000000000000000000[15;1H000000000000000000000000000 [34m^M[m[16;9HParameter sim_device_pm bound to: 7SERIES - type: string [34m^M[m
INFO: [Synth 8-638] synthesizing module 'RAMB36E1' [/opt/Xilinx/Vivado/2015.4/scripts/rtt[18;1H/data/unisim_comp.v:42097][34m^M[m[19;9HParameter DOA_REG bound to: 0 - type: integer [34m^M[m[20;9HParameter DOB_REG bound to: 1 - type: integer [34m^M[m[21;9HParameter EN_ECC_READ bound to: FALSE - type: string [34m^M[m[22;71H1632,2-9      35%[1;9H[?12l[?25h[?25l[27m[m[H[2J[1;9HParameter DOB_REG bound to: 1 - type: integer [34m^M[m[2;9HParameter EN_ECC_READ bound to: FALSE - type: string [34m^M[m[3;9HParameter EN_ECC_WRITE bound to: FALSE - type: string [34m^M[m[4;9HParameter INITP_00 bound to: 256'b00000000000000000000000000000000000000000000000[5;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[6;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[7;1H0000000000000000000000000000000000 [34m^M[m[8;9HParameter INITP_01 bound to: 256'b00000000000000000000000000000000000000000000000[9;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[10;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[11;1H0000000000000000000000000000000000 [34m^M[m[12;9HParameter INITP_02 bound to: 256'b00000000000000000000000000000000000000000000000[13;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[14;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[15;1H0000000000000000000000000000000000 [34m^M[m[16;9HParameter INITP_03 bound to: 256'b00000000000000000000000000000000000000000000000[17;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[18;1H00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[19;1H0000000000000000000000000000000000 [34m^M[m[20;9HParameter INITP_04 bound to: 256'b00000000000000000000000000000000000000000000000[21;1H0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000[20;1H[94m@                                                                                       [21;1H@                                                                                       [m[22;71H1646,2-9      35%[1;9H[?12l[?25h[?25l[22;71H[K[22;1H:[?12l[?25hq[?25l[?12l[?25h[?25l[22;1H[K[22;1H[?1l>[?12l[?25h[?1049l[1m[7m%[27m[1m[0m                                                                                        ]2;yhs@yhs-OptiPlex-9020: ~/clickp4_fpga/01_start]1;..fpga/01_start[0m[27m[24m[J[01;32mâžœ  [36m01_start[00m [01;34mgit:([31mmaster[34m) [33mâœ—[00m [K[?1h=