library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity p1 is

port(
CLK,RST : in std_logic;
D: in std_logic_vector(9 downto 0);
Q: out std_logic_vector(9 downto 0));

end;

architecture Config of p1 is
constant pulso_maximo: natural := 50000000;
signal op: std_logic;
begin
   process(CLK)
	variable pulso: natural range 0 to pulso_maximo;
	begin
	if(CLK'Event	and CLK='1' and pulso < (pulso_maximo/2)-1) then 
	   op<='1'; pulso :=pulso+1;
	else(CLK'Event and CLK='1' and pulso < pulso_maximo -1) then
	    op<='0'; pulso :=pulso+1;
	elsif (CLK'Event and CLK='1' and pulso < pulso_maximo) then
	        op<='1'; pulso :=0:
	end if;
	end process;
	
	process(D)
	begin
	if RST='1' then Q <="0000000000";
	elsif op'event and op='1' then Q<=D; end if;
	end process
           
end Config;
