Classic Timing Analyzer report for fsm_2
Mon Dec 02 01:22:14 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.404 ns                                       ; w     ; PS.S0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.702 ns                                       ; PS.S4 ; y     ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.914 ns                                       ; w     ; y     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.025 ns                                      ; w     ; PS.S4 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S3 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                 ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S3 ; clk        ; clk      ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S3 ; PS.S4 ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S0 ; PS.S2 ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S2 ; PS.S2 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; PS.S0 ; PS.S0 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------+
; tsu                                                         ;
+-------+--------------+------------+------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To    ; To Clock ;
+-------+--------------+------------+------+-------+----------+
; N/A   ; None         ; 0.404 ns   ; w    ; PS.S0 ; clk      ;
; N/A   ; None         ; 0.353 ns   ; w    ; PS.S2 ; clk      ;
; N/A   ; None         ; 0.256 ns   ; w    ; PS.S3 ; clk      ;
; N/A   ; None         ; 0.255 ns   ; w    ; PS.S4 ; clk      ;
+-------+--------------+------------+------+-------+----------+


+-------------------------------------------------------------+
; tco                                                         ;
+-------+--------------+------------+-------+----+------------+
; Slack ; Required tco ; Actual tco ; From  ; To ; From Clock ;
+-------+--------------+------------+-------+----+------------+
; N/A   ; None         ; 8.702 ns   ; PS.S4 ; y  ; clk        ;
+-------+--------------+------------+-------+----+------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 7.914 ns        ; w    ; y  ;
+-------+-------------------+-----------------+------+----+


+-------------------------------------------------------------------+
; th                                                                ;
+---------------+-------------+-----------+------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To    ; To Clock ;
+---------------+-------------+-----------+------+-------+----------+
; N/A           ; None        ; -0.025 ns ; w    ; PS.S4 ; clk      ;
; N/A           ; None        ; -0.026 ns ; w    ; PS.S3 ; clk      ;
; N/A           ; None        ; -0.123 ns ; w    ; PS.S2 ; clk      ;
; N/A           ; None        ; -0.174 ns ; w    ; PS.S0 ; clk      ;
+---------------+-------------+-----------+------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Dec 02 01:22:14 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fsm_2 -c fsm_2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 450.05 MHz between source register "PS.S2" and destination register "PS.S3"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.543 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N7; Fanout = 3; REG Node = 'PS.S2'
            Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X64_Y27_N12; Fanout = 1; COMB Node = 'PS~12'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X64_Y27_N13; Fanout = 1; REG Node = 'PS.S3'
            Info: Total cell delay = 0.234 ns ( 43.09 % )
            Info: Total interconnect delay = 0.309 ns ( 56.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.079 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N13; Fanout = 1; REG Node = 'PS.S3'
                Info: Total cell delay = 1.399 ns ( 67.29 % )
                Info: Total interconnect delay = 0.680 ns ( 32.71 % )
            Info: - Longest clock path from clock "clk" to source register is 2.079 ns
                Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N7; Fanout = 3; REG Node = 'PS.S2'
                Info: Total cell delay = 1.399 ns ( 67.29 % )
                Info: Total interconnect delay = 0.680 ns ( 32.71 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "PS.S0" (data pin = "w", clock pin = "clk") is 0.404 ns
    Info: + Longest pin to register delay is 2.519 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'w'
        Info: 2: + IC(1.016 ns) + CELL(0.420 ns) = 2.435 ns; Loc. = LCCOMB_X64_Y27_N0; Fanout = 1; COMB Node = 'Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.519 ns; Loc. = LCFF_X64_Y27_N1; Fanout = 2; REG Node = 'PS.S0'
        Info: Total cell delay = 1.503 ns ( 59.67 % )
        Info: Total interconnect delay = 1.016 ns ( 40.33 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N1; Fanout = 2; REG Node = 'PS.S0'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
Info: tco from clock "clk" to destination pin "y" through register "PS.S4" is 8.702 ns
    Info: + Longest clock path from clock "clk" to source register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 1; REG Node = 'PS.S4'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 1; REG Node = 'PS.S4'
        Info: 2: + IC(0.303 ns) + CELL(0.419 ns) = 0.722 ns; Loc. = LCCOMB_X64_Y27_N26; Fanout = 1; COMB Node = 'y~0'
        Info: 3: + IC(2.843 ns) + CELL(2.808 ns) = 6.373 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'y'
        Info: Total cell delay = 3.227 ns ( 50.64 % )
        Info: Total interconnect delay = 3.146 ns ( 49.36 % )
Info: Longest tpd from source pin "w" to destination pin "y" is 7.914 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'w'
    Info: 2: + IC(1.019 ns) + CELL(0.245 ns) = 2.263 ns; Loc. = LCCOMB_X64_Y27_N26; Fanout = 1; COMB Node = 'y~0'
    Info: 3: + IC(2.843 ns) + CELL(2.808 ns) = 7.914 ns; Loc. = PIN_AE22; Fanout = 0; PIN Node = 'y'
    Info: Total cell delay = 4.052 ns ( 51.20 % )
    Info: Total interconnect delay = 3.862 ns ( 48.80 % )
Info: th for register "PS.S4" (data pin = "w", clock pin = "clk") is -0.025 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.079 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.680 ns) + CELL(0.537 ns) = 2.079 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 1; REG Node = 'PS.S4'
        Info: Total cell delay = 1.399 ns ( 67.29 % )
        Info: Total interconnect delay = 0.680 ns ( 32.71 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.370 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 5; PIN Node = 'w'
        Info: 2: + IC(1.016 ns) + CELL(0.271 ns) = 2.286 ns; Loc. = LCCOMB_X64_Y27_N8; Fanout = 1; COMB Node = 'PS~11'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.370 ns; Loc. = LCFF_X64_Y27_N9; Fanout = 1; REG Node = 'PS.S4'
        Info: Total cell delay = 1.354 ns ( 57.13 % )
        Info: Total interconnect delay = 1.016 ns ( 42.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Mon Dec 02 01:22:14 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


