# Hello, I'm Ran He

> **Current position**: Project Researcher, Department of Precision Engineering, The University of Tokyo.
>
> **Research interests**: low-temperature bonding \(especially surface activated bonding method and Cu/dielectric hybrid bonding\),  semiconductor advanced packaging, 3D interconnects, 3D IC, etc.
>
> **E-mail**: he.ran\(at\)su.t.u-tokyo.ac.jp, he.ran\(at\)live.com
>
> **Personal website**: [www.3dic.xyz](https://www.3dic.xyz)
>
> **LinkedIn**: [linkedin.com/in/heran](http://linkedin.com/in/heran)

## EXPERIENCE

### Project Researcher, The University of Tokyo, Jul. 2016 — Present

Department of Precision Engineering, School of Engineering, The University of Tokyo, Tokyo, Japan

**Research Subjects**: Process development of 

1. Wafer-level SiO2-SiO2 bonding at below 200 °C, 
2. Cu-Cu direct bonding for power device packaging, and 
3. Cu/adhesive hybrid bonding at 180 °C for 3D integration/packaging.

### Technical Assistant, The University of Tokyo, Oct. 2015 — Jun. 2016

Department of Precision Engineering, School of Engineering, The University of Tokyo, Tokyo, Japan

**Research Subjects**: Combined surface activation approaches for 

1. Dielectric \(SiO2-SiO2 and SiO2-SiNx\) and
2. Cu/dielectric \(SiO2, SiNx, polymer adheisve\) hybrid bonding for 3D integration.

## EDUCATION

### Ph.D., The University of Tokyo, Oct. 2012 — May 2016

Department of Precision Engineering, School of Engineering, The University of Tokyo \(東京大学\), Tokyo, Japan

**Research Subjects**: Combined Surface Activation Approaches to Low-Temperature Wafer Bonding for 3D Integration: 

1. Development of new wafer surface activation methods for low-temperature \(≤200 °C\) dielectric \(SiO2-SiO2 and SiO2-SiNx\) and Cu/dielectric \(SiO2, SiNx, polymer\) hybrid bonding, 
2. Chemical/mechanical/electrical/microstructure characterization of the bonding surface/interface, and
3. Study of mechanisms of the surface activations and bonding.

### M. E., Chinese Academy of Sciences, Sep. 2009 — Jul. 2012

Institute of Microelectronics, Chinese Academy of Sciences \(中国科学院微电子研究所\), Beijing, China

**Research Subjects**: 

1. Development of through-silicon vias \(TSVs\) filling process by using Cu-cored solder ball, in charge of the thermal-mechanical simulation, and process planning and running \(photolithography, reactive ion etching, Ti/Cu sputtering deposition, TSV fill, etc.\), 
2. Si-based 3D PN junction capacitor for passive integration on Si interposer, assisting the process optimizing and testing of the capacitor.

### B. E., Huazhong University of Science and Technology, Sep. 2005 — Jul. 2009

Department of Electronic Science and Technology, Huazhong University of Science and Technology \(华中科技大学\), Wuhan, China

One year of experience with Barium Strontium Titanate \(Ba1-xSrxTiO3, BST\) ferroelectric ceramics and SnO2 gas sensor research and development.

## SPECIALIZED SKILLS

1. Deep understanding and over 4 years hands-on experience in low-temperature wafer bonding \(room temperature to 200 °C\) for semiconductor integration/advanced packaging.
2. Three years hands-on experience in silicon wet chemical and reactive ion etching, metal film sputter deposition, wafer grinding/thinning, through-silicon via \(TSV\) formation and filling.
3. Skilled in characterizations by using AFM, XPS, TEM, EDS, SAM, and bond strength measurements.
4. Fluent English and Chinese in speaking and writing and good teamwork capability.

## HONORS

1. Award for Outstanding Student Presentation, 2014 ECS and SMEQ Joint International Meeting, P6: Semiconductor Wafer Bonding 13: Science, Technology, and Applications. Cancun, Mexico. October 5-9, 2014.
2. Japanese Government \(Monbukagakusho\) Scholarship for Ph.D. study, Ministry of Education, Culture, Sports, Science and Technology, Japan, 2012-2015.
3. Outstanding Paper Award, 2011 12th International Conference on Electronic Packaging Technology and High Density Packaging \(ICEPT-HDP\), Shanghai, China. August 8-11, 2011.



