Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate E:\WORK1\ee297\de10lite-hdl-master\de10lite-hdl-master\projects\play_gif\qsys\system.qsys --block-symbol-file --output-directory=E:\WORK1\ee297\de10lite-hdl-master\de10lite-hdl-master\projects\play_gif\qsys\system --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading qsys/system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge
Progress: Adding framecount [altera_avalon_pio 18.1]
Progress: Parameterizing module framecount
Progress: Adding imagecount [altera_avalon_pio 18.1]
Progress: Parameterizing module imagecount
Progress: Adding jtag_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_master
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate E:\WORK1\ee297\de10lite-hdl-master\de10lite-hdl-master\projects\play_gif\qsys\system.qsys --synthesis=VERILOG --output-directory=E:\WORK1\ee297\de10lite-hdl-master\de10lite-hdl-master\projects\play_gif\qsys\system\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading qsys/system.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 18.1]
Progress: Parameterizing module altpll_0
Progress: Adding bridge_0 [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module bridge_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge
Progress: Adding framecount [altera_avalon_pio 18.1]
Progress: Parameterizing module framecount
Progress: Adding imagecount [altera_avalon_pio 18.1]
Progress: Parameterizing module imagecount
Progress: Adding jtag_master [altera_jtag_avalon_master 18.1]
Progress: Parameterizing module jtag_master
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux_001.sink3
Info: Inserting clock-crossing logic between jtag_master_master_to_sdram_controller_s1_cmd_width_adapter.src and cmd_mux.sink1
Info: Inserting clock-crossing logic between sdram_controller_s1_to_jtag_master_master_rsp_width_adapter.src and rsp_mux_001.sink0
Info: altpll_0: "system" instantiated altpll "altpll_0"
Info: bridge_0: Starting Generation of External Bus to Avalon Bridge
Info: bridge_0: "system" instantiated altera_up_external_bus_to_avalon_bridge "bridge_0"
Info: framecount: Starting RTL generation for module 'system_framecount'
Info: framecount:   Generation command is [exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_framecount --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8752_35985819998785267.dir/0005_framecount_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8752_35985819998785267.dir/0005_framecount_gen//system_framecount_component_configuration.pl  --do_build_sim=0  ]
Info: framecount: Done RTL generation for module 'system_framecount'
Info: framecount: "system" instantiated altera_avalon_pio "framecount"
Info: jtag_master: "system" instantiated altera_jtag_avalon_master "jtag_master"
Info: sdram_controller: Starting RTL generation for module 'system_sdram_controller'
Info: sdram_controller:   Generation command is [exec D:/apps/intelfpga/quartus/bin64/perl/bin/perl.exe -I D:/apps/intelfpga/quartus/bin64/perl/lib -I D:/apps/intelfpga/quartus/sopc_builder/bin/europa -I D:/apps/intelfpga/quartus/sopc_builder/bin/perl_lib -I D:/apps/intelfpga/quartus/sopc_builder/bin -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/common -I D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/apps/intelfpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram_controller --dir=C:/Users/zzyzz/AppData/Local/Temp/alt8752_35985819998785267.dir/0006_sdram_controller_gen/ --quartus_dir=D:/apps/intelfpga/quartus --verilog --config=C:/Users/zzyzz/AppData/Local/Temp/alt8752_35985819998785267.dir/0006_sdram_controller_gen//system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'system_sdram_controller'
Info: sdram_controller: "system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: jtag_phy_embedded_in_jtag_master: "jtag_master" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "jtag_master" instantiated timing_adapter "timing_adt"
Info: fifo: "jtag_master" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "jtag_master" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "jtag_master" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "jtag_master" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "jtag_master" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "jtag_master" instantiated channel_adapter "p2b_adapter"
Info: bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "bridge_0_avalon_master_translator"
Info: sdram_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "sdram_controller_s1_translator"
Info: bridge_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "bridge_0_avalon_master_agent"
Info: sdram_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "sdram_controller_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: jtag_master_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "jtag_master_master_limiter"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "bridge_0_avalon_master_to_sdram_controller_s1_cmd_width_adapter"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file E:/WORK1/ee297/de10lite-hdl-master/de10lite-hdl-master/projects/play_gif/qsys/system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 41 modules, 65 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
