INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/sources_1/new/MUX3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Elementary/Facultad/Arquitectura/TPFinal/TPFinal.srcs/EX_Stage/new/tb01_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb01_EX
