/* Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
<<<<<<< HEAD
		Device PartName(10CL025YU256) Path("C:/Users/Elijah/Desktop/GitHub/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/") File("project.sof") MfrSpec(OpMask(1));
=======
		Device PartName(10CL025YU256) Path("C:/Siri/University/EELE 489 (Capstone 2)/capstone_synchronousIllumination/FPGA_Mar2_WithCalibration-20200304T180346Z-001/FPGA_Mar2_WithCalibration/") File("project.sof") MfrSpec(OpMask(1));
	P ActionCode(Ign)
		Device PartName(VTAP10) MfrSpec(OpMask(0));
>>>>>>> bba7022f0ee495446106cd8eb11d54f161bf534a

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
