-- Contador Natural VHDL

library ieee;
use ieee.std_logic_1164.all;

entity cont_int_vhdl is
 port
 (
	clk,reset:in std_logic;
	Q:out natural range 0 to 15
 );
end cont_int_vhdl;

architecture comportamento of cont_int_vhdl is
	signal cont:natural range 0 to 15;
begin
	process(clk,reset) is
	begin
		if reset='0' then cont<=0;
		elsif clk'event and clk='0' then
			if cont=9 then cont<=0;
			else cont<=cont+1;
			end if;
		end if;
	end process;
	Q<=cont;
end comportamento