library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;           

entity main is
    port(
);
end entity;

architecture arch of projeto1 is

    component memoria is
        generic (
               dataWidth: natural := 8;
               addrWidth: natural := 3
         );
        port (
               -- O fato da interface ser do tipo std_logic auxilía na simulação.
               Endereco : in std_logic_vector (addrWidth-1 DOWNTO 0);
               Dado : out std_logic_vector (dataWidth-1 DOWNTO 0)
         );
     end component;

begin
    pm1: memoria port map ();
		  
end architecture;