
# FPGA\_Projects


## üìÅ Project Overview

| Project Name          | Status             | Projects Included                                                           | Link                                 |
| --------------------- | ------------------ | --------------------------------------------------------------------------- | ------------------------------------ |
| `gate_level_modeling` | On Going           | A Collection of Gate Level Abstraction Projects                             | [View Folder](./gate_level_Modeling) |
| `data_flow_modeling`  | On Going           | A Collection of Data Flow Level Abstraction Projects                        | [View Folder](./data_flow_modeling)  |
| `behavioral_modeling` | On Going           | A Collection of Behavioral Level Abstraction Projects                       | [View Folder](./behavioral_modeling) |
| `DIT_FFT`             | Not Complete       | Decimation in Time Fast Fourier Trasnform Project                           | [View Folder](./behavioral_modeling) |
| `Arithmetic-Logic-Unit-FPGA` | Complete    | 16-Bit ALU Verilog Xilinx ISE                                               | [View Folder](./Arithmetic-Logic-Unit-FPGA) |


---

## üß≠ Getting Started

To explore the projects:

1. Choose a modeling technique and navigate to the appropriate folder.
2. Source code is located in subdirectories like:
   `project_root/<folder_name>/<project_name>.srcs/sources_1/new/`
3. Open the `.v` Verilog files to review implementations.
4. Use tools like **Xilinx Vivado (2024.1 recommended)** to simulate or synthesize the design.

---

## üìö Prerequisites

Before diving in, ensure you have:

* A working FPGA development environment (e.g., [Xilinx Vivado](https://www.xilinx.com/products/design-tools/vivado.html))
* Familiarity with Verilog HDL and digital logic design principles

---

## üìú License

This project is licensed under the [MIT License](./LICENSE).

