#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150f35e70 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x150f43c20_0 .net "accum", 15 0, v0x150f2f1a0_0;  1 drivers
v0x150f43cd0_0 .var "alu_code", 3 0;
v0x150f43d60_0 .net "pc_branch", 0 0, v0x150f43890_0;  1 drivers
v0x150f43e10_0 .var "reg_data1", 15 0;
v0x150f43ec0_0 .var "reg_data2", 15 0;
S_0x150f36710 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x150f35e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x150f2f1a0_0 .var "accum", 15 0;
v0x150f43730_0 .net "alu_code", 3 0, v0x150f43cd0_0;  1 drivers
o0x140008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x150f437e0_0 .net "clk", 0 0, o0x140008070;  0 drivers
v0x150f43890_0 .var "pc_branch", 0 0;
v0x150f43930_0 .net "reg_data1", 15 0, v0x150f43e10_0;  1 drivers
v0x150f43a20_0 .net "reg_data2", 15 0, v0x150f43ec0_0;  1 drivers
o0x140008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x150f43ad0_0 .net "reset", 0 0, o0x140008130;  0 drivers
E_0x150f2e370 .event anyedge, v0x150f43730_0, v0x150f43930_0, v0x150f43a20_0;
S_0x150f35fe0 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x150f44920_0 .net "address", 7 0, v0x150f442d0_0;  1 drivers
v0x150f449d0_0 .var "branch", 0 0;
v0x150f44a60_0 .var "branch_adr", 7 0;
v0x150f44b10_0 .var "clk", 0 0;
v0x150f44bc0_0 .var "jump", 0 0;
v0x150f44c90_0 .var "jump_adr", 7 0;
v0x150f44d40_0 .var "reset", 0 0;
S_0x150f43f90 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x150f35fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x150f442d0_0 .var "address", 7 0;
v0x150f44390_0 .net "branch", 0 0, v0x150f449d0_0;  1 drivers
v0x150f44430_0 .net "branch_adr", 7 0, v0x150f44a60_0;  1 drivers
v0x150f444f0_0 .net "clk", 0 0, v0x150f44b10_0;  1 drivers
v0x150f44590_0 .net "jump", 0 0, v0x150f44bc0_0;  1 drivers
v0x150f44670_0 .net "jump_adr", 7 0, v0x150f44c90_0;  1 drivers
v0x150f44720_0 .var "program", 7 0;
v0x150f447d0_0 .net "reset", 0 0, v0x150f44d40_0;  1 drivers
E_0x150f44240 .event anyedge, v0x150f44720_0;
E_0x150f44280 .event posedge, v0x150f444f0_0;
S_0x150f36150 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x150f46600_0 .var "adr", 7 0;
v0x150f466b0_0 .var "clk", 0 0;
v0x150f46740_0 .net "out", 15 0, v0x150f46280_0;  1 drivers
v0x150f46810_0 .var "pc_adr", 7 0;
v0x150f468c0_0 .net "pc_out", 15 0, v0x150f46420_0;  1 drivers
v0x150f46990_0 .var "read", 0 0;
S_0x150f44df0 .scope module, "uut" "RAM" 6 12, 7 1 0, S_0x150f36150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x150f450b0 .array "RAM", 255 0, 15 0;
v0x150f46120_0 .net "adr", 7 0, v0x150f46600_0;  1 drivers
v0x150f461d0_0 .net "clk", 0 0, v0x150f466b0_0;  1 drivers
v0x150f46280_0 .var "out", 15 0;
v0x150f46330_0 .net "pc_adr", 7 0, v0x150f46810_0;  1 drivers
v0x150f46420_0 .var "pc_out", 15 0;
v0x150f464d0_0 .net "read", 0 0, v0x150f46990_0;  1 drivers
v0x150f450b0_0 .array/port v0x150f450b0, 0;
v0x150f450b0_1 .array/port v0x150f450b0, 1;
v0x150f450b0_2 .array/port v0x150f450b0, 2;
E_0x150f45070/0 .event anyedge, v0x150f46330_0, v0x150f450b0_0, v0x150f450b0_1, v0x150f450b0_2;
v0x150f450b0_3 .array/port v0x150f450b0, 3;
v0x150f450b0_4 .array/port v0x150f450b0, 4;
v0x150f450b0_5 .array/port v0x150f450b0, 5;
v0x150f450b0_6 .array/port v0x150f450b0, 6;
E_0x150f45070/1 .event anyedge, v0x150f450b0_3, v0x150f450b0_4, v0x150f450b0_5, v0x150f450b0_6;
v0x150f450b0_7 .array/port v0x150f450b0, 7;
v0x150f450b0_8 .array/port v0x150f450b0, 8;
v0x150f450b0_9 .array/port v0x150f450b0, 9;
v0x150f450b0_10 .array/port v0x150f450b0, 10;
E_0x150f45070/2 .event anyedge, v0x150f450b0_7, v0x150f450b0_8, v0x150f450b0_9, v0x150f450b0_10;
v0x150f450b0_11 .array/port v0x150f450b0, 11;
v0x150f450b0_12 .array/port v0x150f450b0, 12;
v0x150f450b0_13 .array/port v0x150f450b0, 13;
v0x150f450b0_14 .array/port v0x150f450b0, 14;
E_0x150f45070/3 .event anyedge, v0x150f450b0_11, v0x150f450b0_12, v0x150f450b0_13, v0x150f450b0_14;
v0x150f450b0_15 .array/port v0x150f450b0, 15;
v0x150f450b0_16 .array/port v0x150f450b0, 16;
v0x150f450b0_17 .array/port v0x150f450b0, 17;
v0x150f450b0_18 .array/port v0x150f450b0, 18;
E_0x150f45070/4 .event anyedge, v0x150f450b0_15, v0x150f450b0_16, v0x150f450b0_17, v0x150f450b0_18;
v0x150f450b0_19 .array/port v0x150f450b0, 19;
v0x150f450b0_20 .array/port v0x150f450b0, 20;
v0x150f450b0_21 .array/port v0x150f450b0, 21;
v0x150f450b0_22 .array/port v0x150f450b0, 22;
E_0x150f45070/5 .event anyedge, v0x150f450b0_19, v0x150f450b0_20, v0x150f450b0_21, v0x150f450b0_22;
v0x150f450b0_23 .array/port v0x150f450b0, 23;
v0x150f450b0_24 .array/port v0x150f450b0, 24;
v0x150f450b0_25 .array/port v0x150f450b0, 25;
v0x150f450b0_26 .array/port v0x150f450b0, 26;
E_0x150f45070/6 .event anyedge, v0x150f450b0_23, v0x150f450b0_24, v0x150f450b0_25, v0x150f450b0_26;
v0x150f450b0_27 .array/port v0x150f450b0, 27;
v0x150f450b0_28 .array/port v0x150f450b0, 28;
v0x150f450b0_29 .array/port v0x150f450b0, 29;
v0x150f450b0_30 .array/port v0x150f450b0, 30;
E_0x150f45070/7 .event anyedge, v0x150f450b0_27, v0x150f450b0_28, v0x150f450b0_29, v0x150f450b0_30;
v0x150f450b0_31 .array/port v0x150f450b0, 31;
v0x150f450b0_32 .array/port v0x150f450b0, 32;
v0x150f450b0_33 .array/port v0x150f450b0, 33;
v0x150f450b0_34 .array/port v0x150f450b0, 34;
E_0x150f45070/8 .event anyedge, v0x150f450b0_31, v0x150f450b0_32, v0x150f450b0_33, v0x150f450b0_34;
v0x150f450b0_35 .array/port v0x150f450b0, 35;
v0x150f450b0_36 .array/port v0x150f450b0, 36;
v0x150f450b0_37 .array/port v0x150f450b0, 37;
v0x150f450b0_38 .array/port v0x150f450b0, 38;
E_0x150f45070/9 .event anyedge, v0x150f450b0_35, v0x150f450b0_36, v0x150f450b0_37, v0x150f450b0_38;
v0x150f450b0_39 .array/port v0x150f450b0, 39;
v0x150f450b0_40 .array/port v0x150f450b0, 40;
v0x150f450b0_41 .array/port v0x150f450b0, 41;
v0x150f450b0_42 .array/port v0x150f450b0, 42;
E_0x150f45070/10 .event anyedge, v0x150f450b0_39, v0x150f450b0_40, v0x150f450b0_41, v0x150f450b0_42;
v0x150f450b0_43 .array/port v0x150f450b0, 43;
v0x150f450b0_44 .array/port v0x150f450b0, 44;
v0x150f450b0_45 .array/port v0x150f450b0, 45;
v0x150f450b0_46 .array/port v0x150f450b0, 46;
E_0x150f45070/11 .event anyedge, v0x150f450b0_43, v0x150f450b0_44, v0x150f450b0_45, v0x150f450b0_46;
v0x150f450b0_47 .array/port v0x150f450b0, 47;
v0x150f450b0_48 .array/port v0x150f450b0, 48;
v0x150f450b0_49 .array/port v0x150f450b0, 49;
v0x150f450b0_50 .array/port v0x150f450b0, 50;
E_0x150f45070/12 .event anyedge, v0x150f450b0_47, v0x150f450b0_48, v0x150f450b0_49, v0x150f450b0_50;
v0x150f450b0_51 .array/port v0x150f450b0, 51;
v0x150f450b0_52 .array/port v0x150f450b0, 52;
v0x150f450b0_53 .array/port v0x150f450b0, 53;
v0x150f450b0_54 .array/port v0x150f450b0, 54;
E_0x150f45070/13 .event anyedge, v0x150f450b0_51, v0x150f450b0_52, v0x150f450b0_53, v0x150f450b0_54;
v0x150f450b0_55 .array/port v0x150f450b0, 55;
v0x150f450b0_56 .array/port v0x150f450b0, 56;
v0x150f450b0_57 .array/port v0x150f450b0, 57;
v0x150f450b0_58 .array/port v0x150f450b0, 58;
E_0x150f45070/14 .event anyedge, v0x150f450b0_55, v0x150f450b0_56, v0x150f450b0_57, v0x150f450b0_58;
v0x150f450b0_59 .array/port v0x150f450b0, 59;
v0x150f450b0_60 .array/port v0x150f450b0, 60;
v0x150f450b0_61 .array/port v0x150f450b0, 61;
v0x150f450b0_62 .array/port v0x150f450b0, 62;
E_0x150f45070/15 .event anyedge, v0x150f450b0_59, v0x150f450b0_60, v0x150f450b0_61, v0x150f450b0_62;
v0x150f450b0_63 .array/port v0x150f450b0, 63;
v0x150f450b0_64 .array/port v0x150f450b0, 64;
v0x150f450b0_65 .array/port v0x150f450b0, 65;
v0x150f450b0_66 .array/port v0x150f450b0, 66;
E_0x150f45070/16 .event anyedge, v0x150f450b0_63, v0x150f450b0_64, v0x150f450b0_65, v0x150f450b0_66;
v0x150f450b0_67 .array/port v0x150f450b0, 67;
v0x150f450b0_68 .array/port v0x150f450b0, 68;
v0x150f450b0_69 .array/port v0x150f450b0, 69;
v0x150f450b0_70 .array/port v0x150f450b0, 70;
E_0x150f45070/17 .event anyedge, v0x150f450b0_67, v0x150f450b0_68, v0x150f450b0_69, v0x150f450b0_70;
v0x150f450b0_71 .array/port v0x150f450b0, 71;
v0x150f450b0_72 .array/port v0x150f450b0, 72;
v0x150f450b0_73 .array/port v0x150f450b0, 73;
v0x150f450b0_74 .array/port v0x150f450b0, 74;
E_0x150f45070/18 .event anyedge, v0x150f450b0_71, v0x150f450b0_72, v0x150f450b0_73, v0x150f450b0_74;
v0x150f450b0_75 .array/port v0x150f450b0, 75;
v0x150f450b0_76 .array/port v0x150f450b0, 76;
v0x150f450b0_77 .array/port v0x150f450b0, 77;
v0x150f450b0_78 .array/port v0x150f450b0, 78;
E_0x150f45070/19 .event anyedge, v0x150f450b0_75, v0x150f450b0_76, v0x150f450b0_77, v0x150f450b0_78;
v0x150f450b0_79 .array/port v0x150f450b0, 79;
v0x150f450b0_80 .array/port v0x150f450b0, 80;
v0x150f450b0_81 .array/port v0x150f450b0, 81;
v0x150f450b0_82 .array/port v0x150f450b0, 82;
E_0x150f45070/20 .event anyedge, v0x150f450b0_79, v0x150f450b0_80, v0x150f450b0_81, v0x150f450b0_82;
v0x150f450b0_83 .array/port v0x150f450b0, 83;
v0x150f450b0_84 .array/port v0x150f450b0, 84;
v0x150f450b0_85 .array/port v0x150f450b0, 85;
v0x150f450b0_86 .array/port v0x150f450b0, 86;
E_0x150f45070/21 .event anyedge, v0x150f450b0_83, v0x150f450b0_84, v0x150f450b0_85, v0x150f450b0_86;
v0x150f450b0_87 .array/port v0x150f450b0, 87;
v0x150f450b0_88 .array/port v0x150f450b0, 88;
v0x150f450b0_89 .array/port v0x150f450b0, 89;
v0x150f450b0_90 .array/port v0x150f450b0, 90;
E_0x150f45070/22 .event anyedge, v0x150f450b0_87, v0x150f450b0_88, v0x150f450b0_89, v0x150f450b0_90;
v0x150f450b0_91 .array/port v0x150f450b0, 91;
v0x150f450b0_92 .array/port v0x150f450b0, 92;
v0x150f450b0_93 .array/port v0x150f450b0, 93;
v0x150f450b0_94 .array/port v0x150f450b0, 94;
E_0x150f45070/23 .event anyedge, v0x150f450b0_91, v0x150f450b0_92, v0x150f450b0_93, v0x150f450b0_94;
v0x150f450b0_95 .array/port v0x150f450b0, 95;
v0x150f450b0_96 .array/port v0x150f450b0, 96;
v0x150f450b0_97 .array/port v0x150f450b0, 97;
v0x150f450b0_98 .array/port v0x150f450b0, 98;
E_0x150f45070/24 .event anyedge, v0x150f450b0_95, v0x150f450b0_96, v0x150f450b0_97, v0x150f450b0_98;
v0x150f450b0_99 .array/port v0x150f450b0, 99;
v0x150f450b0_100 .array/port v0x150f450b0, 100;
v0x150f450b0_101 .array/port v0x150f450b0, 101;
v0x150f450b0_102 .array/port v0x150f450b0, 102;
E_0x150f45070/25 .event anyedge, v0x150f450b0_99, v0x150f450b0_100, v0x150f450b0_101, v0x150f450b0_102;
v0x150f450b0_103 .array/port v0x150f450b0, 103;
v0x150f450b0_104 .array/port v0x150f450b0, 104;
v0x150f450b0_105 .array/port v0x150f450b0, 105;
v0x150f450b0_106 .array/port v0x150f450b0, 106;
E_0x150f45070/26 .event anyedge, v0x150f450b0_103, v0x150f450b0_104, v0x150f450b0_105, v0x150f450b0_106;
v0x150f450b0_107 .array/port v0x150f450b0, 107;
v0x150f450b0_108 .array/port v0x150f450b0, 108;
v0x150f450b0_109 .array/port v0x150f450b0, 109;
v0x150f450b0_110 .array/port v0x150f450b0, 110;
E_0x150f45070/27 .event anyedge, v0x150f450b0_107, v0x150f450b0_108, v0x150f450b0_109, v0x150f450b0_110;
v0x150f450b0_111 .array/port v0x150f450b0, 111;
v0x150f450b0_112 .array/port v0x150f450b0, 112;
v0x150f450b0_113 .array/port v0x150f450b0, 113;
v0x150f450b0_114 .array/port v0x150f450b0, 114;
E_0x150f45070/28 .event anyedge, v0x150f450b0_111, v0x150f450b0_112, v0x150f450b0_113, v0x150f450b0_114;
v0x150f450b0_115 .array/port v0x150f450b0, 115;
v0x150f450b0_116 .array/port v0x150f450b0, 116;
v0x150f450b0_117 .array/port v0x150f450b0, 117;
v0x150f450b0_118 .array/port v0x150f450b0, 118;
E_0x150f45070/29 .event anyedge, v0x150f450b0_115, v0x150f450b0_116, v0x150f450b0_117, v0x150f450b0_118;
v0x150f450b0_119 .array/port v0x150f450b0, 119;
v0x150f450b0_120 .array/port v0x150f450b0, 120;
v0x150f450b0_121 .array/port v0x150f450b0, 121;
v0x150f450b0_122 .array/port v0x150f450b0, 122;
E_0x150f45070/30 .event anyedge, v0x150f450b0_119, v0x150f450b0_120, v0x150f450b0_121, v0x150f450b0_122;
v0x150f450b0_123 .array/port v0x150f450b0, 123;
v0x150f450b0_124 .array/port v0x150f450b0, 124;
v0x150f450b0_125 .array/port v0x150f450b0, 125;
v0x150f450b0_126 .array/port v0x150f450b0, 126;
E_0x150f45070/31 .event anyedge, v0x150f450b0_123, v0x150f450b0_124, v0x150f450b0_125, v0x150f450b0_126;
v0x150f450b0_127 .array/port v0x150f450b0, 127;
v0x150f450b0_128 .array/port v0x150f450b0, 128;
v0x150f450b0_129 .array/port v0x150f450b0, 129;
v0x150f450b0_130 .array/port v0x150f450b0, 130;
E_0x150f45070/32 .event anyedge, v0x150f450b0_127, v0x150f450b0_128, v0x150f450b0_129, v0x150f450b0_130;
v0x150f450b0_131 .array/port v0x150f450b0, 131;
v0x150f450b0_132 .array/port v0x150f450b0, 132;
v0x150f450b0_133 .array/port v0x150f450b0, 133;
v0x150f450b0_134 .array/port v0x150f450b0, 134;
E_0x150f45070/33 .event anyedge, v0x150f450b0_131, v0x150f450b0_132, v0x150f450b0_133, v0x150f450b0_134;
v0x150f450b0_135 .array/port v0x150f450b0, 135;
v0x150f450b0_136 .array/port v0x150f450b0, 136;
v0x150f450b0_137 .array/port v0x150f450b0, 137;
v0x150f450b0_138 .array/port v0x150f450b0, 138;
E_0x150f45070/34 .event anyedge, v0x150f450b0_135, v0x150f450b0_136, v0x150f450b0_137, v0x150f450b0_138;
v0x150f450b0_139 .array/port v0x150f450b0, 139;
v0x150f450b0_140 .array/port v0x150f450b0, 140;
v0x150f450b0_141 .array/port v0x150f450b0, 141;
v0x150f450b0_142 .array/port v0x150f450b0, 142;
E_0x150f45070/35 .event anyedge, v0x150f450b0_139, v0x150f450b0_140, v0x150f450b0_141, v0x150f450b0_142;
v0x150f450b0_143 .array/port v0x150f450b0, 143;
v0x150f450b0_144 .array/port v0x150f450b0, 144;
v0x150f450b0_145 .array/port v0x150f450b0, 145;
v0x150f450b0_146 .array/port v0x150f450b0, 146;
E_0x150f45070/36 .event anyedge, v0x150f450b0_143, v0x150f450b0_144, v0x150f450b0_145, v0x150f450b0_146;
v0x150f450b0_147 .array/port v0x150f450b0, 147;
v0x150f450b0_148 .array/port v0x150f450b0, 148;
v0x150f450b0_149 .array/port v0x150f450b0, 149;
v0x150f450b0_150 .array/port v0x150f450b0, 150;
E_0x150f45070/37 .event anyedge, v0x150f450b0_147, v0x150f450b0_148, v0x150f450b0_149, v0x150f450b0_150;
v0x150f450b0_151 .array/port v0x150f450b0, 151;
v0x150f450b0_152 .array/port v0x150f450b0, 152;
v0x150f450b0_153 .array/port v0x150f450b0, 153;
v0x150f450b0_154 .array/port v0x150f450b0, 154;
E_0x150f45070/38 .event anyedge, v0x150f450b0_151, v0x150f450b0_152, v0x150f450b0_153, v0x150f450b0_154;
v0x150f450b0_155 .array/port v0x150f450b0, 155;
v0x150f450b0_156 .array/port v0x150f450b0, 156;
v0x150f450b0_157 .array/port v0x150f450b0, 157;
v0x150f450b0_158 .array/port v0x150f450b0, 158;
E_0x150f45070/39 .event anyedge, v0x150f450b0_155, v0x150f450b0_156, v0x150f450b0_157, v0x150f450b0_158;
v0x150f450b0_159 .array/port v0x150f450b0, 159;
v0x150f450b0_160 .array/port v0x150f450b0, 160;
v0x150f450b0_161 .array/port v0x150f450b0, 161;
v0x150f450b0_162 .array/port v0x150f450b0, 162;
E_0x150f45070/40 .event anyedge, v0x150f450b0_159, v0x150f450b0_160, v0x150f450b0_161, v0x150f450b0_162;
v0x150f450b0_163 .array/port v0x150f450b0, 163;
v0x150f450b0_164 .array/port v0x150f450b0, 164;
v0x150f450b0_165 .array/port v0x150f450b0, 165;
v0x150f450b0_166 .array/port v0x150f450b0, 166;
E_0x150f45070/41 .event anyedge, v0x150f450b0_163, v0x150f450b0_164, v0x150f450b0_165, v0x150f450b0_166;
v0x150f450b0_167 .array/port v0x150f450b0, 167;
v0x150f450b0_168 .array/port v0x150f450b0, 168;
v0x150f450b0_169 .array/port v0x150f450b0, 169;
v0x150f450b0_170 .array/port v0x150f450b0, 170;
E_0x150f45070/42 .event anyedge, v0x150f450b0_167, v0x150f450b0_168, v0x150f450b0_169, v0x150f450b0_170;
v0x150f450b0_171 .array/port v0x150f450b0, 171;
v0x150f450b0_172 .array/port v0x150f450b0, 172;
v0x150f450b0_173 .array/port v0x150f450b0, 173;
v0x150f450b0_174 .array/port v0x150f450b0, 174;
E_0x150f45070/43 .event anyedge, v0x150f450b0_171, v0x150f450b0_172, v0x150f450b0_173, v0x150f450b0_174;
v0x150f450b0_175 .array/port v0x150f450b0, 175;
v0x150f450b0_176 .array/port v0x150f450b0, 176;
v0x150f450b0_177 .array/port v0x150f450b0, 177;
v0x150f450b0_178 .array/port v0x150f450b0, 178;
E_0x150f45070/44 .event anyedge, v0x150f450b0_175, v0x150f450b0_176, v0x150f450b0_177, v0x150f450b0_178;
v0x150f450b0_179 .array/port v0x150f450b0, 179;
v0x150f450b0_180 .array/port v0x150f450b0, 180;
v0x150f450b0_181 .array/port v0x150f450b0, 181;
v0x150f450b0_182 .array/port v0x150f450b0, 182;
E_0x150f45070/45 .event anyedge, v0x150f450b0_179, v0x150f450b0_180, v0x150f450b0_181, v0x150f450b0_182;
v0x150f450b0_183 .array/port v0x150f450b0, 183;
v0x150f450b0_184 .array/port v0x150f450b0, 184;
v0x150f450b0_185 .array/port v0x150f450b0, 185;
v0x150f450b0_186 .array/port v0x150f450b0, 186;
E_0x150f45070/46 .event anyedge, v0x150f450b0_183, v0x150f450b0_184, v0x150f450b0_185, v0x150f450b0_186;
v0x150f450b0_187 .array/port v0x150f450b0, 187;
v0x150f450b0_188 .array/port v0x150f450b0, 188;
v0x150f450b0_189 .array/port v0x150f450b0, 189;
v0x150f450b0_190 .array/port v0x150f450b0, 190;
E_0x150f45070/47 .event anyedge, v0x150f450b0_187, v0x150f450b0_188, v0x150f450b0_189, v0x150f450b0_190;
v0x150f450b0_191 .array/port v0x150f450b0, 191;
v0x150f450b0_192 .array/port v0x150f450b0, 192;
v0x150f450b0_193 .array/port v0x150f450b0, 193;
v0x150f450b0_194 .array/port v0x150f450b0, 194;
E_0x150f45070/48 .event anyedge, v0x150f450b0_191, v0x150f450b0_192, v0x150f450b0_193, v0x150f450b0_194;
v0x150f450b0_195 .array/port v0x150f450b0, 195;
v0x150f450b0_196 .array/port v0x150f450b0, 196;
v0x150f450b0_197 .array/port v0x150f450b0, 197;
v0x150f450b0_198 .array/port v0x150f450b0, 198;
E_0x150f45070/49 .event anyedge, v0x150f450b0_195, v0x150f450b0_196, v0x150f450b0_197, v0x150f450b0_198;
v0x150f450b0_199 .array/port v0x150f450b0, 199;
v0x150f450b0_200 .array/port v0x150f450b0, 200;
v0x150f450b0_201 .array/port v0x150f450b0, 201;
v0x150f450b0_202 .array/port v0x150f450b0, 202;
E_0x150f45070/50 .event anyedge, v0x150f450b0_199, v0x150f450b0_200, v0x150f450b0_201, v0x150f450b0_202;
v0x150f450b0_203 .array/port v0x150f450b0, 203;
v0x150f450b0_204 .array/port v0x150f450b0, 204;
v0x150f450b0_205 .array/port v0x150f450b0, 205;
v0x150f450b0_206 .array/port v0x150f450b0, 206;
E_0x150f45070/51 .event anyedge, v0x150f450b0_203, v0x150f450b0_204, v0x150f450b0_205, v0x150f450b0_206;
v0x150f450b0_207 .array/port v0x150f450b0, 207;
v0x150f450b0_208 .array/port v0x150f450b0, 208;
v0x150f450b0_209 .array/port v0x150f450b0, 209;
v0x150f450b0_210 .array/port v0x150f450b0, 210;
E_0x150f45070/52 .event anyedge, v0x150f450b0_207, v0x150f450b0_208, v0x150f450b0_209, v0x150f450b0_210;
v0x150f450b0_211 .array/port v0x150f450b0, 211;
v0x150f450b0_212 .array/port v0x150f450b0, 212;
v0x150f450b0_213 .array/port v0x150f450b0, 213;
v0x150f450b0_214 .array/port v0x150f450b0, 214;
E_0x150f45070/53 .event anyedge, v0x150f450b0_211, v0x150f450b0_212, v0x150f450b0_213, v0x150f450b0_214;
v0x150f450b0_215 .array/port v0x150f450b0, 215;
v0x150f450b0_216 .array/port v0x150f450b0, 216;
v0x150f450b0_217 .array/port v0x150f450b0, 217;
v0x150f450b0_218 .array/port v0x150f450b0, 218;
E_0x150f45070/54 .event anyedge, v0x150f450b0_215, v0x150f450b0_216, v0x150f450b0_217, v0x150f450b0_218;
v0x150f450b0_219 .array/port v0x150f450b0, 219;
v0x150f450b0_220 .array/port v0x150f450b0, 220;
v0x150f450b0_221 .array/port v0x150f450b0, 221;
v0x150f450b0_222 .array/port v0x150f450b0, 222;
E_0x150f45070/55 .event anyedge, v0x150f450b0_219, v0x150f450b0_220, v0x150f450b0_221, v0x150f450b0_222;
v0x150f450b0_223 .array/port v0x150f450b0, 223;
v0x150f450b0_224 .array/port v0x150f450b0, 224;
v0x150f450b0_225 .array/port v0x150f450b0, 225;
v0x150f450b0_226 .array/port v0x150f450b0, 226;
E_0x150f45070/56 .event anyedge, v0x150f450b0_223, v0x150f450b0_224, v0x150f450b0_225, v0x150f450b0_226;
v0x150f450b0_227 .array/port v0x150f450b0, 227;
v0x150f450b0_228 .array/port v0x150f450b0, 228;
v0x150f450b0_229 .array/port v0x150f450b0, 229;
v0x150f450b0_230 .array/port v0x150f450b0, 230;
E_0x150f45070/57 .event anyedge, v0x150f450b0_227, v0x150f450b0_228, v0x150f450b0_229, v0x150f450b0_230;
v0x150f450b0_231 .array/port v0x150f450b0, 231;
v0x150f450b0_232 .array/port v0x150f450b0, 232;
v0x150f450b0_233 .array/port v0x150f450b0, 233;
v0x150f450b0_234 .array/port v0x150f450b0, 234;
E_0x150f45070/58 .event anyedge, v0x150f450b0_231, v0x150f450b0_232, v0x150f450b0_233, v0x150f450b0_234;
v0x150f450b0_235 .array/port v0x150f450b0, 235;
v0x150f450b0_236 .array/port v0x150f450b0, 236;
v0x150f450b0_237 .array/port v0x150f450b0, 237;
v0x150f450b0_238 .array/port v0x150f450b0, 238;
E_0x150f45070/59 .event anyedge, v0x150f450b0_235, v0x150f450b0_236, v0x150f450b0_237, v0x150f450b0_238;
v0x150f450b0_239 .array/port v0x150f450b0, 239;
v0x150f450b0_240 .array/port v0x150f450b0, 240;
v0x150f450b0_241 .array/port v0x150f450b0, 241;
v0x150f450b0_242 .array/port v0x150f450b0, 242;
E_0x150f45070/60 .event anyedge, v0x150f450b0_239, v0x150f450b0_240, v0x150f450b0_241, v0x150f450b0_242;
v0x150f450b0_243 .array/port v0x150f450b0, 243;
v0x150f450b0_244 .array/port v0x150f450b0, 244;
v0x150f450b0_245 .array/port v0x150f450b0, 245;
v0x150f450b0_246 .array/port v0x150f450b0, 246;
E_0x150f45070/61 .event anyedge, v0x150f450b0_243, v0x150f450b0_244, v0x150f450b0_245, v0x150f450b0_246;
v0x150f450b0_247 .array/port v0x150f450b0, 247;
v0x150f450b0_248 .array/port v0x150f450b0, 248;
v0x150f450b0_249 .array/port v0x150f450b0, 249;
v0x150f450b0_250 .array/port v0x150f450b0, 250;
E_0x150f45070/62 .event anyedge, v0x150f450b0_247, v0x150f450b0_248, v0x150f450b0_249, v0x150f450b0_250;
v0x150f450b0_251 .array/port v0x150f450b0, 251;
v0x150f450b0_252 .array/port v0x150f450b0, 252;
v0x150f450b0_253 .array/port v0x150f450b0, 253;
v0x150f450b0_254 .array/port v0x150f450b0, 254;
E_0x150f45070/63 .event anyedge, v0x150f450b0_251, v0x150f450b0_252, v0x150f450b0_253, v0x150f450b0_254;
v0x150f450b0_255 .array/port v0x150f450b0, 255;
E_0x150f45070/64 .event anyedge, v0x150f450b0_255, v0x150f464d0_0, v0x150f46120_0;
E_0x150f45070 .event/or E_0x150f45070/0, E_0x150f45070/1, E_0x150f45070/2, E_0x150f45070/3, E_0x150f45070/4, E_0x150f45070/5, E_0x150f45070/6, E_0x150f45070/7, E_0x150f45070/8, E_0x150f45070/9, E_0x150f45070/10, E_0x150f45070/11, E_0x150f45070/12, E_0x150f45070/13, E_0x150f45070/14, E_0x150f45070/15, E_0x150f45070/16, E_0x150f45070/17, E_0x150f45070/18, E_0x150f45070/19, E_0x150f45070/20, E_0x150f45070/21, E_0x150f45070/22, E_0x150f45070/23, E_0x150f45070/24, E_0x150f45070/25, E_0x150f45070/26, E_0x150f45070/27, E_0x150f45070/28, E_0x150f45070/29, E_0x150f45070/30, E_0x150f45070/31, E_0x150f45070/32, E_0x150f45070/33, E_0x150f45070/34, E_0x150f45070/35, E_0x150f45070/36, E_0x150f45070/37, E_0x150f45070/38, E_0x150f45070/39, E_0x150f45070/40, E_0x150f45070/41, E_0x150f45070/42, E_0x150f45070/43, E_0x150f45070/44, E_0x150f45070/45, E_0x150f45070/46, E_0x150f45070/47, E_0x150f45070/48, E_0x150f45070/49, E_0x150f45070/50, E_0x150f45070/51, E_0x150f45070/52, E_0x150f45070/53, E_0x150f45070/54, E_0x150f45070/55, E_0x150f45070/56, E_0x150f45070/57, E_0x150f45070/58, E_0x150f45070/59, E_0x150f45070/60, E_0x150f45070/61, E_0x150f45070/62, E_0x150f45070/63, E_0x150f45070/64;
S_0x150f362c0 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x150f47730_0 .var "clk", 0 0;
v0x150f477c0_0 .var "read_adr1", 1 0;
v0x150f47850_0 .var "read_adr2", 1 0;
v0x150f47900_0 .net "read_data1", 15 0, v0x150f47000_0;  1 drivers
v0x150f479b0_0 .net "read_data2", 15 0, v0x150f470b0_0;  1 drivers
v0x150f47a80_0 .var "read_en", 0 0;
v0x150f47b30_0 .var "reset", 0 0;
v0x150f47be0_0 .var "write_adr", 1 0;
v0x150f47c90_0 .var "write_data", 15 0;
v0x150f47dc0_0 .var "write_en", 0 0;
S_0x150f46a40 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x150f362c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x150f46e00_0 .net "clk", 0 0, v0x150f47730_0;  1 drivers
v0x150f46e90_0 .net "read_adr1", 1 0, v0x150f477c0_0;  1 drivers
v0x150f46f40_0 .net "read_adr2", 1 0, v0x150f47850_0;  1 drivers
v0x150f47000_0 .var "read_data1", 15 0;
v0x150f470b0_0 .var "read_data2", 15 0;
v0x150f471a0_0 .net "read_en", 0 0, v0x150f47a80_0;  1 drivers
v0x150f47240 .array "reg_file", 3 0, 15 0;
v0x150f47320_0 .net "reset", 0 0, v0x150f47b30_0;  1 drivers
v0x150f473c0_0 .net "write_adr", 1 0, v0x150f47be0_0;  1 drivers
v0x150f474f0_0 .net "write_data", 15 0, v0x150f47c90_0;  1 drivers
v0x150f475a0_0 .net "write_en", 0 0, v0x150f47dc0_0;  1 drivers
v0x150f47240_0 .array/port v0x150f47240, 0;
v0x150f47240_1 .array/port v0x150f47240, 1;
E_0x150f46d40/0 .event anyedge, v0x150f471a0_0, v0x150f46e90_0, v0x150f47240_0, v0x150f47240_1;
v0x150f47240_2 .array/port v0x150f47240, 2;
v0x150f47240_3 .array/port v0x150f47240, 3;
E_0x150f46d40/1 .event anyedge, v0x150f47240_2, v0x150f47240_3, v0x150f46f40_0;
E_0x150f46d40 .event/or E_0x150f46d40/0, E_0x150f46d40/1;
E_0x150f46dc0 .event posedge, v0x150f46e00_0;
S_0x150f36430 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x150f48b80_0 .net "RAM_adr", 7 0, v0x150f48180_0;  1 drivers
v0x150f48c10_0 .net "RAM_read", 0 0, v0x150f48210_0;  1 drivers
v0x150f48ca0_0 .net "Reg_read", 0 0, v0x150f482a0_0;  1 drivers
v0x150f48d50_0 .net "Reg_write", 0 0, v0x150f48350_0;  1 drivers
v0x150f48e00_0 .net "alu_code", 3 0, v0x150f484d0_0;  1 drivers
v0x150f48ed0_0 .var "instruction", 15 0;
v0x150f48f80_0 .net "pc_jump", 0 0, v0x150f486e0_0;  1 drivers
v0x150f49030_0 .net "reg1", 1 0, v0x150f487f0_0;  1 drivers
v0x150f490e0_0 .net "reg2", 1 0, v0x150f48890_0;  1 drivers
S_0x150f47e50 .scope module, "uut" "Control_unit" 10 15, 11 1 0, S_0x150f36430;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x150f48180_0 .var "RAM_adr", 7 0;
v0x150f48210_0 .var "RAM_read", 0 0;
v0x150f482a0_0 .var "Reg_read", 0 0;
v0x150f48350_0 .var "Reg_write", 0 0;
v0x150f483e0_0 .net "adr", 7 0, L_0x150f4ed30;  1 drivers
v0x150f484d0_0 .var "alu_code", 3 0;
v0x150f48580_0 .net "instruction", 15 0, v0x150f48ed0_0;  1 drivers
v0x150f48630_0 .net "opcode", 3 0, L_0x150f4eab0;  1 drivers
v0x150f486e0_0 .var "pc_jump", 0 0;
v0x150f487f0_0 .var "reg1", 1 0;
v0x150f48890_0 .var "reg2", 1 0;
v0x150f48940_0 .net "rs1", 1 0, L_0x150f4eb50;  1 drivers
v0x150f489f0_0 .net "rs2", 1 0, L_0x150f4ebf0;  1 drivers
E_0x150f48140 .event anyedge, v0x150f48630_0, v0x150f48940_0, v0x150f489f0_0, v0x150f483e0_0;
L_0x150f4eab0 .part v0x150f48ed0_0, 12, 4;
L_0x150f4eb50 .part v0x150f48ed0_0, 10, 2;
L_0x150f4ebf0 .part v0x150f48ed0_0, 8, 2;
L_0x150f4ed30 .part v0x150f48ed0_0, 0, 8;
S_0x150f365a0 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x150f4e910_0 .var "clk", 0 0;
v0x150f4e9a0_0 .var "reset", 0 0;
E_0x150f48e90 .event anyedge, v0x150f4a470_0;
S_0x150f49210 .scope module, "uut" "cpu" 12 7, 13 3 0, S_0x150f365a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x150f4f010 .functor OR 1, L_0x150f4edd0, L_0x150f4eed0, C4<0>, C4<0>;
v0x150f4d7a0_0 .net "RAM_adress", 7 0, v0x150f49750_0;  1 drivers
v0x150f4d8d0_0 .net "RAM_output", 15 0, v0x150f4d450_0;  1 drivers
v0x150f4d960_0 .net "RAM_read", 0 0, v0x150f49800_0;  1 drivers
L_0x140040010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x150f4da30_0 .net/2u *"_ivl_0", 3 0, L_0x140040010;  1 drivers
v0x150f4dac0_0 .net *"_ivl_2", 0 0, L_0x150f4edd0;  1 drivers
L_0x140040058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x150f4db90_0 .net/2u *"_ivl_4", 3 0, L_0x140040058;  1 drivers
v0x150f4dc20_0 .net *"_ivl_6", 0 0, L_0x150f4eed0;  1 drivers
v0x150f4dcb0_0 .net *"_ivl_9", 0 0, L_0x150f4f010;  1 drivers
v0x150f4dd50_0 .net "alu_code", 3 0, v0x150f49ae0_0;  1 drivers
v0x150f4de60_0 .net "alu_result", 15 0, v0x150f4b9f0_0;  1 drivers
v0x150f4def0_0 .net "clk", 0 0, v0x150f4e910_0;  1 drivers
v0x150f4e000_0 .net "current_instruction", 15 0, v0x150f4d5d0_0;  1 drivers
v0x150f4e090_0 .net "pc_address", 7 0, v0x150f4a470_0;  1 drivers
v0x150f4e170_0 .net "pc_branch", 0 0, v0x150f4bc60_0;  1 drivers
v0x150f4e240_0 .net "pc_jump", 0 0, v0x150f49cf0_0;  1 drivers
v0x150f4e310_0 .net "reg_1_adr", 1 0, v0x150f49e00_0;  1 drivers
v0x150f4e3a0_0 .net "reg_1_data", 15 0, v0x150f4b040_0;  1 drivers
v0x150f4e530_0 .net "reg_2_adr", 1 0, v0x150f49ea0_0;  1 drivers
v0x150f4e5c0_0 .net "reg_2_data", 15 0, v0x150f4b0d0_0;  1 drivers
v0x150f4e650_0 .net "reg_read", 0 0, v0x150f498a0_0;  1 drivers
v0x150f4e720_0 .net "reg_write", 0 0, v0x150f49950_0;  1 drivers
v0x150f4e7f0_0 .net "reset", 0 0, v0x150f4e9a0_0;  1 drivers
v0x150f4e880_0 .net "write_data", 15 0, L_0x150f4f120;  1 drivers
L_0x150f4edd0 .cmp/eq 4, v0x150f49ae0_0, L_0x140040010;
L_0x150f4eed0 .cmp/eq 4, v0x150f49ae0_0, L_0x140040058;
L_0x150f4f120 .functor MUXZ 16, v0x150f4d450_0, v0x150f4b9f0_0, L_0x150f4f010, C4<>;
S_0x150f49400 .scope module, "CU" "Control_unit" 13 57, 11 1 0, S_0x150f49210;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x150f49750_0 .var "RAM_adr", 7 0;
v0x150f49800_0 .var "RAM_read", 0 0;
v0x150f498a0_0 .var "Reg_read", 0 0;
v0x150f49950_0 .var "Reg_write", 0 0;
v0x150f499f0_0 .net "adr", 7 0, L_0x150f4f520;  1 drivers
v0x150f49ae0_0 .var "alu_code", 3 0;
v0x150f49b90_0 .net "instruction", 15 0, v0x150f4d5d0_0;  alias, 1 drivers
v0x150f49c40_0 .net "opcode", 3 0, L_0x150f4f2c0;  1 drivers
v0x150f49cf0_0 .var "pc_jump", 0 0;
v0x150f49e00_0 .var "reg1", 1 0;
v0x150f49ea0_0 .var "reg2", 1 0;
v0x150f49f50_0 .net "rs1", 1 0, L_0x150f4f360;  1 drivers
v0x150f4a000_0 .net "rs2", 1 0, L_0x150f4f480;  1 drivers
E_0x150f496f0 .event anyedge, v0x150f49c40_0, v0x150f49f50_0, v0x150f4a000_0, v0x150f499f0_0;
L_0x150f4f2c0 .part v0x150f4d5d0_0, 12, 4;
L_0x150f4f360 .part v0x150f4d5d0_0, 10, 2;
L_0x150f4f480 .part v0x150f4d5d0_0, 8, 2;
L_0x150f4f520 .part v0x150f4d5d0_0, 0, 8;
S_0x150f4a190 .scope module, "PC" "Program_counter" 13 19, 5 1 0, S_0x150f49210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x150f4a470_0 .var "address", 7 0;
v0x150f4a520_0 .net "branch", 0 0, v0x150f4bc60_0;  alias, 1 drivers
v0x150f4a5c0_0 .net "branch_adr", 7 0, v0x150f49750_0;  alias, 1 drivers
v0x150f4a690_0 .net "clk", 0 0, v0x150f4e910_0;  alias, 1 drivers
v0x150f4a720_0 .net "jump", 0 0, v0x150f49cf0_0;  alias, 1 drivers
v0x150f4a7f0_0 .net "jump_adr", 7 0, v0x150f49750_0;  alias, 1 drivers
v0x150f4a8c0_0 .var "program", 7 0;
v0x150f4a970_0 .net "reset", 0 0, v0x150f4e9a0_0;  alias, 1 drivers
E_0x150f4a3f0 .event anyedge, v0x150f4a8c0_0;
E_0x150f4a430 .event posedge, v0x150f4a690_0;
S_0x150f4aac0 .scope module, "RF" "Register_file" 13 44, 9 1 0, S_0x150f49210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x150f4ae00_0 .net "clk", 0 0, v0x150f4e910_0;  alias, 1 drivers
v0x150f4aec0_0 .net "read_adr1", 1 0, v0x150f49e00_0;  alias, 1 drivers
v0x150f4af70_0 .net "read_adr2", 1 0, v0x150f49ea0_0;  alias, 1 drivers
v0x150f4b040_0 .var "read_data1", 15 0;
v0x150f4b0d0_0 .var "read_data2", 15 0;
v0x150f4b1c0_0 .net "read_en", 0 0, v0x150f498a0_0;  alias, 1 drivers
v0x150f4b250 .array "reg_file", 3 0, 15 0;
v0x150f4b340_0 .net "reset", 0 0, v0x150f4e9a0_0;  alias, 1 drivers
v0x150f4b3f0_0 .net "write_adr", 1 0, v0x150f49e00_0;  alias, 1 drivers
v0x150f4b500_0 .net "write_data", 15 0, L_0x150f4f120;  alias, 1 drivers
v0x150f4b5b0_0 .net "write_en", 0 0, v0x150f49950_0;  alias, 1 drivers
v0x150f4b250_0 .array/port v0x150f4b250, 0;
v0x150f4b250_1 .array/port v0x150f4b250, 1;
E_0x150f4a300/0 .event anyedge, v0x150f498a0_0, v0x150f49e00_0, v0x150f4b250_0, v0x150f4b250_1;
v0x150f4b250_2 .array/port v0x150f4b250, 2;
v0x150f4b250_3 .array/port v0x150f4b250, 3;
E_0x150f4a300/1 .event anyedge, v0x150f4b250_2, v0x150f4b250_3, v0x150f49ea0_0;
E_0x150f4a300 .event/or E_0x150f4a300/0, E_0x150f4a300/1;
S_0x150f4b720 .scope module, "alu" "ALU" 13 69, 3 1 0, S_0x150f49210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x150f4b9f0_0 .var "accum", 15 0;
v0x150f4bab0_0 .net "alu_code", 3 0, v0x150f49ae0_0;  alias, 1 drivers
v0x150f4bb70_0 .net "clk", 0 0, v0x150f4e910_0;  alias, 1 drivers
v0x150f4bc60_0 .var "pc_branch", 0 0;
v0x150f4bcf0_0 .net "reg_data1", 15 0, v0x150f4b040_0;  alias, 1 drivers
v0x150f4bdc0_0 .net "reg_data2", 15 0, v0x150f4b0d0_0;  alias, 1 drivers
v0x150f4be70_0 .net "reset", 0 0, v0x150f4e9a0_0;  alias, 1 drivers
E_0x150f4b980 .event anyedge, v0x150f49ae0_0, v0x150f4b040_0, v0x150f4b0d0_0;
S_0x150f4bfc0 .scope module, "ram" "RAM" 13 32, 7 1 0, S_0x150f49210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x150f4c280 .array "RAM", 255 0, 15 0;
v0x150f4d320_0 .net "adr", 7 0, v0x150f49750_0;  alias, 1 drivers
v0x150f4d3c0_0 .net "clk", 0 0, v0x150f4e910_0;  alias, 1 drivers
v0x150f4d450_0 .var "out", 15 0;
v0x150f4d4f0_0 .net "pc_adr", 7 0, v0x150f4a470_0;  alias, 1 drivers
v0x150f4d5d0_0 .var "pc_out", 15 0;
v0x150f4d680_0 .net "read", 0 0, v0x150f49800_0;  alias, 1 drivers
v0x150f4c280_0 .array/port v0x150f4c280, 0;
v0x150f4c280_1 .array/port v0x150f4c280, 1;
v0x150f4c280_2 .array/port v0x150f4c280, 2;
E_0x150f4c240/0 .event anyedge, v0x150f4a470_0, v0x150f4c280_0, v0x150f4c280_1, v0x150f4c280_2;
v0x150f4c280_3 .array/port v0x150f4c280, 3;
v0x150f4c280_4 .array/port v0x150f4c280, 4;
v0x150f4c280_5 .array/port v0x150f4c280, 5;
v0x150f4c280_6 .array/port v0x150f4c280, 6;
E_0x150f4c240/1 .event anyedge, v0x150f4c280_3, v0x150f4c280_4, v0x150f4c280_5, v0x150f4c280_6;
v0x150f4c280_7 .array/port v0x150f4c280, 7;
v0x150f4c280_8 .array/port v0x150f4c280, 8;
v0x150f4c280_9 .array/port v0x150f4c280, 9;
v0x150f4c280_10 .array/port v0x150f4c280, 10;
E_0x150f4c240/2 .event anyedge, v0x150f4c280_7, v0x150f4c280_8, v0x150f4c280_9, v0x150f4c280_10;
v0x150f4c280_11 .array/port v0x150f4c280, 11;
v0x150f4c280_12 .array/port v0x150f4c280, 12;
v0x150f4c280_13 .array/port v0x150f4c280, 13;
v0x150f4c280_14 .array/port v0x150f4c280, 14;
E_0x150f4c240/3 .event anyedge, v0x150f4c280_11, v0x150f4c280_12, v0x150f4c280_13, v0x150f4c280_14;
v0x150f4c280_15 .array/port v0x150f4c280, 15;
v0x150f4c280_16 .array/port v0x150f4c280, 16;
v0x150f4c280_17 .array/port v0x150f4c280, 17;
v0x150f4c280_18 .array/port v0x150f4c280, 18;
E_0x150f4c240/4 .event anyedge, v0x150f4c280_15, v0x150f4c280_16, v0x150f4c280_17, v0x150f4c280_18;
v0x150f4c280_19 .array/port v0x150f4c280, 19;
v0x150f4c280_20 .array/port v0x150f4c280, 20;
v0x150f4c280_21 .array/port v0x150f4c280, 21;
v0x150f4c280_22 .array/port v0x150f4c280, 22;
E_0x150f4c240/5 .event anyedge, v0x150f4c280_19, v0x150f4c280_20, v0x150f4c280_21, v0x150f4c280_22;
v0x150f4c280_23 .array/port v0x150f4c280, 23;
v0x150f4c280_24 .array/port v0x150f4c280, 24;
v0x150f4c280_25 .array/port v0x150f4c280, 25;
v0x150f4c280_26 .array/port v0x150f4c280, 26;
E_0x150f4c240/6 .event anyedge, v0x150f4c280_23, v0x150f4c280_24, v0x150f4c280_25, v0x150f4c280_26;
v0x150f4c280_27 .array/port v0x150f4c280, 27;
v0x150f4c280_28 .array/port v0x150f4c280, 28;
v0x150f4c280_29 .array/port v0x150f4c280, 29;
v0x150f4c280_30 .array/port v0x150f4c280, 30;
E_0x150f4c240/7 .event anyedge, v0x150f4c280_27, v0x150f4c280_28, v0x150f4c280_29, v0x150f4c280_30;
v0x150f4c280_31 .array/port v0x150f4c280, 31;
v0x150f4c280_32 .array/port v0x150f4c280, 32;
v0x150f4c280_33 .array/port v0x150f4c280, 33;
v0x150f4c280_34 .array/port v0x150f4c280, 34;
E_0x150f4c240/8 .event anyedge, v0x150f4c280_31, v0x150f4c280_32, v0x150f4c280_33, v0x150f4c280_34;
v0x150f4c280_35 .array/port v0x150f4c280, 35;
v0x150f4c280_36 .array/port v0x150f4c280, 36;
v0x150f4c280_37 .array/port v0x150f4c280, 37;
v0x150f4c280_38 .array/port v0x150f4c280, 38;
E_0x150f4c240/9 .event anyedge, v0x150f4c280_35, v0x150f4c280_36, v0x150f4c280_37, v0x150f4c280_38;
v0x150f4c280_39 .array/port v0x150f4c280, 39;
v0x150f4c280_40 .array/port v0x150f4c280, 40;
v0x150f4c280_41 .array/port v0x150f4c280, 41;
v0x150f4c280_42 .array/port v0x150f4c280, 42;
E_0x150f4c240/10 .event anyedge, v0x150f4c280_39, v0x150f4c280_40, v0x150f4c280_41, v0x150f4c280_42;
v0x150f4c280_43 .array/port v0x150f4c280, 43;
v0x150f4c280_44 .array/port v0x150f4c280, 44;
v0x150f4c280_45 .array/port v0x150f4c280, 45;
v0x150f4c280_46 .array/port v0x150f4c280, 46;
E_0x150f4c240/11 .event anyedge, v0x150f4c280_43, v0x150f4c280_44, v0x150f4c280_45, v0x150f4c280_46;
v0x150f4c280_47 .array/port v0x150f4c280, 47;
v0x150f4c280_48 .array/port v0x150f4c280, 48;
v0x150f4c280_49 .array/port v0x150f4c280, 49;
v0x150f4c280_50 .array/port v0x150f4c280, 50;
E_0x150f4c240/12 .event anyedge, v0x150f4c280_47, v0x150f4c280_48, v0x150f4c280_49, v0x150f4c280_50;
v0x150f4c280_51 .array/port v0x150f4c280, 51;
v0x150f4c280_52 .array/port v0x150f4c280, 52;
v0x150f4c280_53 .array/port v0x150f4c280, 53;
v0x150f4c280_54 .array/port v0x150f4c280, 54;
E_0x150f4c240/13 .event anyedge, v0x150f4c280_51, v0x150f4c280_52, v0x150f4c280_53, v0x150f4c280_54;
v0x150f4c280_55 .array/port v0x150f4c280, 55;
v0x150f4c280_56 .array/port v0x150f4c280, 56;
v0x150f4c280_57 .array/port v0x150f4c280, 57;
v0x150f4c280_58 .array/port v0x150f4c280, 58;
E_0x150f4c240/14 .event anyedge, v0x150f4c280_55, v0x150f4c280_56, v0x150f4c280_57, v0x150f4c280_58;
v0x150f4c280_59 .array/port v0x150f4c280, 59;
v0x150f4c280_60 .array/port v0x150f4c280, 60;
v0x150f4c280_61 .array/port v0x150f4c280, 61;
v0x150f4c280_62 .array/port v0x150f4c280, 62;
E_0x150f4c240/15 .event anyedge, v0x150f4c280_59, v0x150f4c280_60, v0x150f4c280_61, v0x150f4c280_62;
v0x150f4c280_63 .array/port v0x150f4c280, 63;
v0x150f4c280_64 .array/port v0x150f4c280, 64;
v0x150f4c280_65 .array/port v0x150f4c280, 65;
v0x150f4c280_66 .array/port v0x150f4c280, 66;
E_0x150f4c240/16 .event anyedge, v0x150f4c280_63, v0x150f4c280_64, v0x150f4c280_65, v0x150f4c280_66;
v0x150f4c280_67 .array/port v0x150f4c280, 67;
v0x150f4c280_68 .array/port v0x150f4c280, 68;
v0x150f4c280_69 .array/port v0x150f4c280, 69;
v0x150f4c280_70 .array/port v0x150f4c280, 70;
E_0x150f4c240/17 .event anyedge, v0x150f4c280_67, v0x150f4c280_68, v0x150f4c280_69, v0x150f4c280_70;
v0x150f4c280_71 .array/port v0x150f4c280, 71;
v0x150f4c280_72 .array/port v0x150f4c280, 72;
v0x150f4c280_73 .array/port v0x150f4c280, 73;
v0x150f4c280_74 .array/port v0x150f4c280, 74;
E_0x150f4c240/18 .event anyedge, v0x150f4c280_71, v0x150f4c280_72, v0x150f4c280_73, v0x150f4c280_74;
v0x150f4c280_75 .array/port v0x150f4c280, 75;
v0x150f4c280_76 .array/port v0x150f4c280, 76;
v0x150f4c280_77 .array/port v0x150f4c280, 77;
v0x150f4c280_78 .array/port v0x150f4c280, 78;
E_0x150f4c240/19 .event anyedge, v0x150f4c280_75, v0x150f4c280_76, v0x150f4c280_77, v0x150f4c280_78;
v0x150f4c280_79 .array/port v0x150f4c280, 79;
v0x150f4c280_80 .array/port v0x150f4c280, 80;
v0x150f4c280_81 .array/port v0x150f4c280, 81;
v0x150f4c280_82 .array/port v0x150f4c280, 82;
E_0x150f4c240/20 .event anyedge, v0x150f4c280_79, v0x150f4c280_80, v0x150f4c280_81, v0x150f4c280_82;
v0x150f4c280_83 .array/port v0x150f4c280, 83;
v0x150f4c280_84 .array/port v0x150f4c280, 84;
v0x150f4c280_85 .array/port v0x150f4c280, 85;
v0x150f4c280_86 .array/port v0x150f4c280, 86;
E_0x150f4c240/21 .event anyedge, v0x150f4c280_83, v0x150f4c280_84, v0x150f4c280_85, v0x150f4c280_86;
v0x150f4c280_87 .array/port v0x150f4c280, 87;
v0x150f4c280_88 .array/port v0x150f4c280, 88;
v0x150f4c280_89 .array/port v0x150f4c280, 89;
v0x150f4c280_90 .array/port v0x150f4c280, 90;
E_0x150f4c240/22 .event anyedge, v0x150f4c280_87, v0x150f4c280_88, v0x150f4c280_89, v0x150f4c280_90;
v0x150f4c280_91 .array/port v0x150f4c280, 91;
v0x150f4c280_92 .array/port v0x150f4c280, 92;
v0x150f4c280_93 .array/port v0x150f4c280, 93;
v0x150f4c280_94 .array/port v0x150f4c280, 94;
E_0x150f4c240/23 .event anyedge, v0x150f4c280_91, v0x150f4c280_92, v0x150f4c280_93, v0x150f4c280_94;
v0x150f4c280_95 .array/port v0x150f4c280, 95;
v0x150f4c280_96 .array/port v0x150f4c280, 96;
v0x150f4c280_97 .array/port v0x150f4c280, 97;
v0x150f4c280_98 .array/port v0x150f4c280, 98;
E_0x150f4c240/24 .event anyedge, v0x150f4c280_95, v0x150f4c280_96, v0x150f4c280_97, v0x150f4c280_98;
v0x150f4c280_99 .array/port v0x150f4c280, 99;
v0x150f4c280_100 .array/port v0x150f4c280, 100;
v0x150f4c280_101 .array/port v0x150f4c280, 101;
v0x150f4c280_102 .array/port v0x150f4c280, 102;
E_0x150f4c240/25 .event anyedge, v0x150f4c280_99, v0x150f4c280_100, v0x150f4c280_101, v0x150f4c280_102;
v0x150f4c280_103 .array/port v0x150f4c280, 103;
v0x150f4c280_104 .array/port v0x150f4c280, 104;
v0x150f4c280_105 .array/port v0x150f4c280, 105;
v0x150f4c280_106 .array/port v0x150f4c280, 106;
E_0x150f4c240/26 .event anyedge, v0x150f4c280_103, v0x150f4c280_104, v0x150f4c280_105, v0x150f4c280_106;
v0x150f4c280_107 .array/port v0x150f4c280, 107;
v0x150f4c280_108 .array/port v0x150f4c280, 108;
v0x150f4c280_109 .array/port v0x150f4c280, 109;
v0x150f4c280_110 .array/port v0x150f4c280, 110;
E_0x150f4c240/27 .event anyedge, v0x150f4c280_107, v0x150f4c280_108, v0x150f4c280_109, v0x150f4c280_110;
v0x150f4c280_111 .array/port v0x150f4c280, 111;
v0x150f4c280_112 .array/port v0x150f4c280, 112;
v0x150f4c280_113 .array/port v0x150f4c280, 113;
v0x150f4c280_114 .array/port v0x150f4c280, 114;
E_0x150f4c240/28 .event anyedge, v0x150f4c280_111, v0x150f4c280_112, v0x150f4c280_113, v0x150f4c280_114;
v0x150f4c280_115 .array/port v0x150f4c280, 115;
v0x150f4c280_116 .array/port v0x150f4c280, 116;
v0x150f4c280_117 .array/port v0x150f4c280, 117;
v0x150f4c280_118 .array/port v0x150f4c280, 118;
E_0x150f4c240/29 .event anyedge, v0x150f4c280_115, v0x150f4c280_116, v0x150f4c280_117, v0x150f4c280_118;
v0x150f4c280_119 .array/port v0x150f4c280, 119;
v0x150f4c280_120 .array/port v0x150f4c280, 120;
v0x150f4c280_121 .array/port v0x150f4c280, 121;
v0x150f4c280_122 .array/port v0x150f4c280, 122;
E_0x150f4c240/30 .event anyedge, v0x150f4c280_119, v0x150f4c280_120, v0x150f4c280_121, v0x150f4c280_122;
v0x150f4c280_123 .array/port v0x150f4c280, 123;
v0x150f4c280_124 .array/port v0x150f4c280, 124;
v0x150f4c280_125 .array/port v0x150f4c280, 125;
v0x150f4c280_126 .array/port v0x150f4c280, 126;
E_0x150f4c240/31 .event anyedge, v0x150f4c280_123, v0x150f4c280_124, v0x150f4c280_125, v0x150f4c280_126;
v0x150f4c280_127 .array/port v0x150f4c280, 127;
v0x150f4c280_128 .array/port v0x150f4c280, 128;
v0x150f4c280_129 .array/port v0x150f4c280, 129;
v0x150f4c280_130 .array/port v0x150f4c280, 130;
E_0x150f4c240/32 .event anyedge, v0x150f4c280_127, v0x150f4c280_128, v0x150f4c280_129, v0x150f4c280_130;
v0x150f4c280_131 .array/port v0x150f4c280, 131;
v0x150f4c280_132 .array/port v0x150f4c280, 132;
v0x150f4c280_133 .array/port v0x150f4c280, 133;
v0x150f4c280_134 .array/port v0x150f4c280, 134;
E_0x150f4c240/33 .event anyedge, v0x150f4c280_131, v0x150f4c280_132, v0x150f4c280_133, v0x150f4c280_134;
v0x150f4c280_135 .array/port v0x150f4c280, 135;
v0x150f4c280_136 .array/port v0x150f4c280, 136;
v0x150f4c280_137 .array/port v0x150f4c280, 137;
v0x150f4c280_138 .array/port v0x150f4c280, 138;
E_0x150f4c240/34 .event anyedge, v0x150f4c280_135, v0x150f4c280_136, v0x150f4c280_137, v0x150f4c280_138;
v0x150f4c280_139 .array/port v0x150f4c280, 139;
v0x150f4c280_140 .array/port v0x150f4c280, 140;
v0x150f4c280_141 .array/port v0x150f4c280, 141;
v0x150f4c280_142 .array/port v0x150f4c280, 142;
E_0x150f4c240/35 .event anyedge, v0x150f4c280_139, v0x150f4c280_140, v0x150f4c280_141, v0x150f4c280_142;
v0x150f4c280_143 .array/port v0x150f4c280, 143;
v0x150f4c280_144 .array/port v0x150f4c280, 144;
v0x150f4c280_145 .array/port v0x150f4c280, 145;
v0x150f4c280_146 .array/port v0x150f4c280, 146;
E_0x150f4c240/36 .event anyedge, v0x150f4c280_143, v0x150f4c280_144, v0x150f4c280_145, v0x150f4c280_146;
v0x150f4c280_147 .array/port v0x150f4c280, 147;
v0x150f4c280_148 .array/port v0x150f4c280, 148;
v0x150f4c280_149 .array/port v0x150f4c280, 149;
v0x150f4c280_150 .array/port v0x150f4c280, 150;
E_0x150f4c240/37 .event anyedge, v0x150f4c280_147, v0x150f4c280_148, v0x150f4c280_149, v0x150f4c280_150;
v0x150f4c280_151 .array/port v0x150f4c280, 151;
v0x150f4c280_152 .array/port v0x150f4c280, 152;
v0x150f4c280_153 .array/port v0x150f4c280, 153;
v0x150f4c280_154 .array/port v0x150f4c280, 154;
E_0x150f4c240/38 .event anyedge, v0x150f4c280_151, v0x150f4c280_152, v0x150f4c280_153, v0x150f4c280_154;
v0x150f4c280_155 .array/port v0x150f4c280, 155;
v0x150f4c280_156 .array/port v0x150f4c280, 156;
v0x150f4c280_157 .array/port v0x150f4c280, 157;
v0x150f4c280_158 .array/port v0x150f4c280, 158;
E_0x150f4c240/39 .event anyedge, v0x150f4c280_155, v0x150f4c280_156, v0x150f4c280_157, v0x150f4c280_158;
v0x150f4c280_159 .array/port v0x150f4c280, 159;
v0x150f4c280_160 .array/port v0x150f4c280, 160;
v0x150f4c280_161 .array/port v0x150f4c280, 161;
v0x150f4c280_162 .array/port v0x150f4c280, 162;
E_0x150f4c240/40 .event anyedge, v0x150f4c280_159, v0x150f4c280_160, v0x150f4c280_161, v0x150f4c280_162;
v0x150f4c280_163 .array/port v0x150f4c280, 163;
v0x150f4c280_164 .array/port v0x150f4c280, 164;
v0x150f4c280_165 .array/port v0x150f4c280, 165;
v0x150f4c280_166 .array/port v0x150f4c280, 166;
E_0x150f4c240/41 .event anyedge, v0x150f4c280_163, v0x150f4c280_164, v0x150f4c280_165, v0x150f4c280_166;
v0x150f4c280_167 .array/port v0x150f4c280, 167;
v0x150f4c280_168 .array/port v0x150f4c280, 168;
v0x150f4c280_169 .array/port v0x150f4c280, 169;
v0x150f4c280_170 .array/port v0x150f4c280, 170;
E_0x150f4c240/42 .event anyedge, v0x150f4c280_167, v0x150f4c280_168, v0x150f4c280_169, v0x150f4c280_170;
v0x150f4c280_171 .array/port v0x150f4c280, 171;
v0x150f4c280_172 .array/port v0x150f4c280, 172;
v0x150f4c280_173 .array/port v0x150f4c280, 173;
v0x150f4c280_174 .array/port v0x150f4c280, 174;
E_0x150f4c240/43 .event anyedge, v0x150f4c280_171, v0x150f4c280_172, v0x150f4c280_173, v0x150f4c280_174;
v0x150f4c280_175 .array/port v0x150f4c280, 175;
v0x150f4c280_176 .array/port v0x150f4c280, 176;
v0x150f4c280_177 .array/port v0x150f4c280, 177;
v0x150f4c280_178 .array/port v0x150f4c280, 178;
E_0x150f4c240/44 .event anyedge, v0x150f4c280_175, v0x150f4c280_176, v0x150f4c280_177, v0x150f4c280_178;
v0x150f4c280_179 .array/port v0x150f4c280, 179;
v0x150f4c280_180 .array/port v0x150f4c280, 180;
v0x150f4c280_181 .array/port v0x150f4c280, 181;
v0x150f4c280_182 .array/port v0x150f4c280, 182;
E_0x150f4c240/45 .event anyedge, v0x150f4c280_179, v0x150f4c280_180, v0x150f4c280_181, v0x150f4c280_182;
v0x150f4c280_183 .array/port v0x150f4c280, 183;
v0x150f4c280_184 .array/port v0x150f4c280, 184;
v0x150f4c280_185 .array/port v0x150f4c280, 185;
v0x150f4c280_186 .array/port v0x150f4c280, 186;
E_0x150f4c240/46 .event anyedge, v0x150f4c280_183, v0x150f4c280_184, v0x150f4c280_185, v0x150f4c280_186;
v0x150f4c280_187 .array/port v0x150f4c280, 187;
v0x150f4c280_188 .array/port v0x150f4c280, 188;
v0x150f4c280_189 .array/port v0x150f4c280, 189;
v0x150f4c280_190 .array/port v0x150f4c280, 190;
E_0x150f4c240/47 .event anyedge, v0x150f4c280_187, v0x150f4c280_188, v0x150f4c280_189, v0x150f4c280_190;
v0x150f4c280_191 .array/port v0x150f4c280, 191;
v0x150f4c280_192 .array/port v0x150f4c280, 192;
v0x150f4c280_193 .array/port v0x150f4c280, 193;
v0x150f4c280_194 .array/port v0x150f4c280, 194;
E_0x150f4c240/48 .event anyedge, v0x150f4c280_191, v0x150f4c280_192, v0x150f4c280_193, v0x150f4c280_194;
v0x150f4c280_195 .array/port v0x150f4c280, 195;
v0x150f4c280_196 .array/port v0x150f4c280, 196;
v0x150f4c280_197 .array/port v0x150f4c280, 197;
v0x150f4c280_198 .array/port v0x150f4c280, 198;
E_0x150f4c240/49 .event anyedge, v0x150f4c280_195, v0x150f4c280_196, v0x150f4c280_197, v0x150f4c280_198;
v0x150f4c280_199 .array/port v0x150f4c280, 199;
v0x150f4c280_200 .array/port v0x150f4c280, 200;
v0x150f4c280_201 .array/port v0x150f4c280, 201;
v0x150f4c280_202 .array/port v0x150f4c280, 202;
E_0x150f4c240/50 .event anyedge, v0x150f4c280_199, v0x150f4c280_200, v0x150f4c280_201, v0x150f4c280_202;
v0x150f4c280_203 .array/port v0x150f4c280, 203;
v0x150f4c280_204 .array/port v0x150f4c280, 204;
v0x150f4c280_205 .array/port v0x150f4c280, 205;
v0x150f4c280_206 .array/port v0x150f4c280, 206;
E_0x150f4c240/51 .event anyedge, v0x150f4c280_203, v0x150f4c280_204, v0x150f4c280_205, v0x150f4c280_206;
v0x150f4c280_207 .array/port v0x150f4c280, 207;
v0x150f4c280_208 .array/port v0x150f4c280, 208;
v0x150f4c280_209 .array/port v0x150f4c280, 209;
v0x150f4c280_210 .array/port v0x150f4c280, 210;
E_0x150f4c240/52 .event anyedge, v0x150f4c280_207, v0x150f4c280_208, v0x150f4c280_209, v0x150f4c280_210;
v0x150f4c280_211 .array/port v0x150f4c280, 211;
v0x150f4c280_212 .array/port v0x150f4c280, 212;
v0x150f4c280_213 .array/port v0x150f4c280, 213;
v0x150f4c280_214 .array/port v0x150f4c280, 214;
E_0x150f4c240/53 .event anyedge, v0x150f4c280_211, v0x150f4c280_212, v0x150f4c280_213, v0x150f4c280_214;
v0x150f4c280_215 .array/port v0x150f4c280, 215;
v0x150f4c280_216 .array/port v0x150f4c280, 216;
v0x150f4c280_217 .array/port v0x150f4c280, 217;
v0x150f4c280_218 .array/port v0x150f4c280, 218;
E_0x150f4c240/54 .event anyedge, v0x150f4c280_215, v0x150f4c280_216, v0x150f4c280_217, v0x150f4c280_218;
v0x150f4c280_219 .array/port v0x150f4c280, 219;
v0x150f4c280_220 .array/port v0x150f4c280, 220;
v0x150f4c280_221 .array/port v0x150f4c280, 221;
v0x150f4c280_222 .array/port v0x150f4c280, 222;
E_0x150f4c240/55 .event anyedge, v0x150f4c280_219, v0x150f4c280_220, v0x150f4c280_221, v0x150f4c280_222;
v0x150f4c280_223 .array/port v0x150f4c280, 223;
v0x150f4c280_224 .array/port v0x150f4c280, 224;
v0x150f4c280_225 .array/port v0x150f4c280, 225;
v0x150f4c280_226 .array/port v0x150f4c280, 226;
E_0x150f4c240/56 .event anyedge, v0x150f4c280_223, v0x150f4c280_224, v0x150f4c280_225, v0x150f4c280_226;
v0x150f4c280_227 .array/port v0x150f4c280, 227;
v0x150f4c280_228 .array/port v0x150f4c280, 228;
v0x150f4c280_229 .array/port v0x150f4c280, 229;
v0x150f4c280_230 .array/port v0x150f4c280, 230;
E_0x150f4c240/57 .event anyedge, v0x150f4c280_227, v0x150f4c280_228, v0x150f4c280_229, v0x150f4c280_230;
v0x150f4c280_231 .array/port v0x150f4c280, 231;
v0x150f4c280_232 .array/port v0x150f4c280, 232;
v0x150f4c280_233 .array/port v0x150f4c280, 233;
v0x150f4c280_234 .array/port v0x150f4c280, 234;
E_0x150f4c240/58 .event anyedge, v0x150f4c280_231, v0x150f4c280_232, v0x150f4c280_233, v0x150f4c280_234;
v0x150f4c280_235 .array/port v0x150f4c280, 235;
v0x150f4c280_236 .array/port v0x150f4c280, 236;
v0x150f4c280_237 .array/port v0x150f4c280, 237;
v0x150f4c280_238 .array/port v0x150f4c280, 238;
E_0x150f4c240/59 .event anyedge, v0x150f4c280_235, v0x150f4c280_236, v0x150f4c280_237, v0x150f4c280_238;
v0x150f4c280_239 .array/port v0x150f4c280, 239;
v0x150f4c280_240 .array/port v0x150f4c280, 240;
v0x150f4c280_241 .array/port v0x150f4c280, 241;
v0x150f4c280_242 .array/port v0x150f4c280, 242;
E_0x150f4c240/60 .event anyedge, v0x150f4c280_239, v0x150f4c280_240, v0x150f4c280_241, v0x150f4c280_242;
v0x150f4c280_243 .array/port v0x150f4c280, 243;
v0x150f4c280_244 .array/port v0x150f4c280, 244;
v0x150f4c280_245 .array/port v0x150f4c280, 245;
v0x150f4c280_246 .array/port v0x150f4c280, 246;
E_0x150f4c240/61 .event anyedge, v0x150f4c280_243, v0x150f4c280_244, v0x150f4c280_245, v0x150f4c280_246;
v0x150f4c280_247 .array/port v0x150f4c280, 247;
v0x150f4c280_248 .array/port v0x150f4c280, 248;
v0x150f4c280_249 .array/port v0x150f4c280, 249;
v0x150f4c280_250 .array/port v0x150f4c280, 250;
E_0x150f4c240/62 .event anyedge, v0x150f4c280_247, v0x150f4c280_248, v0x150f4c280_249, v0x150f4c280_250;
v0x150f4c280_251 .array/port v0x150f4c280, 251;
v0x150f4c280_252 .array/port v0x150f4c280, 252;
v0x150f4c280_253 .array/port v0x150f4c280, 253;
v0x150f4c280_254 .array/port v0x150f4c280, 254;
E_0x150f4c240/63 .event anyedge, v0x150f4c280_251, v0x150f4c280_252, v0x150f4c280_253, v0x150f4c280_254;
v0x150f4c280_255 .array/port v0x150f4c280, 255;
E_0x150f4c240/64 .event anyedge, v0x150f4c280_255, v0x150f49800_0, v0x150f49750_0;
E_0x150f4c240 .event/or E_0x150f4c240/0, E_0x150f4c240/1, E_0x150f4c240/2, E_0x150f4c240/3, E_0x150f4c240/4, E_0x150f4c240/5, E_0x150f4c240/6, E_0x150f4c240/7, E_0x150f4c240/8, E_0x150f4c240/9, E_0x150f4c240/10, E_0x150f4c240/11, E_0x150f4c240/12, E_0x150f4c240/13, E_0x150f4c240/14, E_0x150f4c240/15, E_0x150f4c240/16, E_0x150f4c240/17, E_0x150f4c240/18, E_0x150f4c240/19, E_0x150f4c240/20, E_0x150f4c240/21, E_0x150f4c240/22, E_0x150f4c240/23, E_0x150f4c240/24, E_0x150f4c240/25, E_0x150f4c240/26, E_0x150f4c240/27, E_0x150f4c240/28, E_0x150f4c240/29, E_0x150f4c240/30, E_0x150f4c240/31, E_0x150f4c240/32, E_0x150f4c240/33, E_0x150f4c240/34, E_0x150f4c240/35, E_0x150f4c240/36, E_0x150f4c240/37, E_0x150f4c240/38, E_0x150f4c240/39, E_0x150f4c240/40, E_0x150f4c240/41, E_0x150f4c240/42, E_0x150f4c240/43, E_0x150f4c240/44, E_0x150f4c240/45, E_0x150f4c240/46, E_0x150f4c240/47, E_0x150f4c240/48, E_0x150f4c240/49, E_0x150f4c240/50, E_0x150f4c240/51, E_0x150f4c240/52, E_0x150f4c240/53, E_0x150f4c240/54, E_0x150f4c240/55, E_0x150f4c240/56, E_0x150f4c240/57, E_0x150f4c240/58, E_0x150f4c240/59, E_0x150f4c240/60, E_0x150f4c240/61, E_0x150f4c240/62, E_0x150f4c240/63, E_0x150f4c240/64;
    .scope S_0x150f36710;
T_0 ;
    %wait E_0x150f2e370;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150f2f1a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f43890_0, 0, 1;
    %load/vec4 v0x150f43730_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x150f43930_0;
    %load/vec4 v0x150f43a20_0;
    %add;
    %store/vec4 v0x150f2f1a0_0, 0, 16;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x150f43930_0;
    %load/vec4 v0x150f43a20_0;
    %sub;
    %store/vec4 v0x150f2f1a0_0, 0, 16;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x150f43930_0;
    %load/vec4 v0x150f43a20_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f43890_0, 0, 1;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x150f43930_0;
    %load/vec4 v0x150f43a20_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f43890_0, 0, 1;
T_0.8 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x150f43a20_0;
    %load/vec4 v0x150f43930_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f43890_0, 0, 1;
T_0.10 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x150f35e70;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | pc_branch=%b", $time, v0x150f43cd0_0, v0x150f43e10_0, v0x150f43ec0_0, v0x150f43c20_0, v0x150f43d60_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x150f43cd0_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x150f43e10_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x150f43ec0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x150f43f90;
T_2 ;
    %wait E_0x150f44280;
    %load/vec4 v0x150f447d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150f44720_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x150f44590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x150f44670_0;
    %assign/vec4 v0x150f44720_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x150f44390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x150f44430_0;
    %assign/vec4 v0x150f44720_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x150f44720_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x150f44720_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150f43f90;
T_3 ;
    %wait E_0x150f44240;
    %load/vec4 v0x150f44720_0;
    %store/vec4 v0x150f442d0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x150f35fe0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f44b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f44d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f44bc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x150f44c90_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f449d0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x150f44a60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x150f35fe0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x150f44b10_0;
    %inv;
    %store/vec4 v0x150f44b10_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x150f35fe0;
T_6 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x150f44bc0_0, v0x150f449d0_0, v0x150f44920_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f44d40_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f44bc0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x150f44c90_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f44bc0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f449d0_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x150f44a60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f449d0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x150f44df0;
T_7 ;
    %wait E_0x150f45070;
    %load/vec4 v0x150f46330_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x150f450b0, 4;
    %assign/vec4 v0x150f46420_0, 0;
    %load/vec4 v0x150f464d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x150f46120_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x150f450b0, 4;
    %assign/vec4 v0x150f46280_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x150f36150;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x150f466b0_0;
    %inv;
    %store/vec4 v0x150f466b0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x150f36150;
T_9 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f450b0, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f450b0, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f450b0, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f450b0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f466b0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x150f36150;
T_10 ;
    %vpi_call 6 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b | pc_out=%b", $time, v0x150f46990_0, v0x150f46600_0, v0x150f46810_0, v0x150f46740_0, v0x150f468c0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f46990_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x150f46600_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x150f46810_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f46990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f46990_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x150f46600_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x150f46810_0, 0, 8;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 6 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x150f46a40;
T_11 ;
    %wait E_0x150f46dc0;
    %load/vec4 v0x150f47320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f47240, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f47240, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f47240, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f47240, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x150f475a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x150f474f0_0;
    %load/vec4 v0x150f473c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f47240, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x150f46a40;
T_12 ;
    %wait E_0x150f46d40;
    %load/vec4 v0x150f471a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x150f46e90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x150f47240, 4;
    %assign/vec4 v0x150f47000_0, 0;
    %load/vec4 v0x150f46f40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x150f47240, 4;
    %assign/vec4 v0x150f470b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x150f47000_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x150f470b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x150f362c0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x150f47730_0;
    %inv;
    %store/vec4 v0x150f47730_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x150f362c0;
T_14 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f47240, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f47240, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f47240, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f47240, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f47730_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x150f362c0;
T_15 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b", $time, v0x150f47a80_0, v0x150f47dc0_0, v0x150f47900_0, v0x150f479b0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f47a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x150f477c0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x150f47850_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f47b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f47a80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f47b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f47dc0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x150f47be0_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x150f47c90_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f47a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x150f477c0_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 8 61 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x150f47e50;
T_16 ;
    %wait E_0x150f48140;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f48210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f482a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f48350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f486e0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x150f48890_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x150f48180_0, 0, 8;
    %load/vec4 v0x150f48630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f48350_0, 0, 1;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f489f0_0;
    %store/vec4 v0x150f48890_0, 0, 2;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f48350_0, 0, 1;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f489f0_0;
    %store/vec4 v0x150f48890_0, 0, 2;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f48350_0, 0, 1;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f483e0_0;
    %store/vec4 v0x150f48180_0, 0, 8;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f486e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f482a0_0, 0, 1;
    %load/vec4 v0x150f483e0_0;
    %store/vec4 v0x150f48180_0, 0, 8;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x150f48630_0;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f489f0_0;
    %store/vec4 v0x150f48890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f48210_0, 0, 1;
    %load/vec4 v0x150f483e0_0;
    %store/vec4 v0x150f48180_0, 0, 8;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x150f48630_0;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f489f0_0;
    %store/vec4 v0x150f48890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f48210_0, 0, 1;
    %load/vec4 v0x150f483e0_0;
    %store/vec4 v0x150f48180_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x150f48630_0;
    %store/vec4 v0x150f484d0_0, 0, 4;
    %load/vec4 v0x150f48940_0;
    %store/vec4 v0x150f487f0_0, 0, 2;
    %load/vec4 v0x150f489f0_0;
    %store/vec4 v0x150f48890_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f48210_0, 0, 1;
    %load/vec4 v0x150f483e0_0;
    %store/vec4 v0x150f48180_0, 0, 8;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x150f36430;
T_17 ;
    %vpi_call 10 29 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x150f48ed0_0, v0x150f48e00_0, v0x150f48ca0_0, v0x150f48d50_0, v0x150f48f80_0, v0x150f49030_0, v0x150f490e0_0, v0x150f48b80_0, v0x150f48c10_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x150f48ed0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x150f48ed0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x150f48ed0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x150f48ed0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x150f48ed0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 10 47 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x150f4a190;
T_18 ;
    %wait E_0x150f4a430;
    %load/vec4 v0x150f4a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x150f4a8c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x150f4a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x150f4a7f0_0;
    %assign/vec4 v0x150f4a8c0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x150f4a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x150f4a5c0_0;
    %assign/vec4 v0x150f4a8c0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x150f4a8c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x150f4a8c0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x150f4a190;
T_19 ;
    %wait E_0x150f4a3f0;
    %load/vec4 v0x150f4a8c0_0;
    %store/vec4 v0x150f4a470_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x150f4bfc0;
T_20 ;
    %wait E_0x150f4c240;
    %load/vec4 v0x150f4d4f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x150f4c280, 4;
    %assign/vec4 v0x150f4d5d0_0, 0;
    %load/vec4 v0x150f4d680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x150f4d320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x150f4c280, 4;
    %assign/vec4 v0x150f4d450_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x150f4aac0;
T_21 ;
    %wait E_0x150f4a430;
    %load/vec4 v0x150f4b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f4b250, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f4b250, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f4b250, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f4b250, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x150f4b5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x150f4b500_0;
    %load/vec4 v0x150f4b3f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150f4b250, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x150f4aac0;
T_22 ;
    %wait E_0x150f4a300;
    %load/vec4 v0x150f4b1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x150f4aec0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x150f4b250, 4;
    %assign/vec4 v0x150f4b040_0, 0;
    %load/vec4 v0x150f4af70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x150f4b250, 4;
    %assign/vec4 v0x150f4b0d0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x150f4b040_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x150f4b0d0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x150f49400;
T_23 ;
    %wait E_0x150f496f0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f49800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f498a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f49950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f49cf0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x150f49750_0, 0, 8;
    %load/vec4 v0x150f49c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f49950_0, 0, 1;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f4a000_0;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %jmp T_23.7;
T_23.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f49950_0, 0, 1;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f4a000_0;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %jmp T_23.7;
T_23.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f49950_0, 0, 1;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f499f0_0;
    %store/vec4 v0x150f49750_0, 0, 8;
    %jmp T_23.7;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f49cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f498a0_0, 0, 1;
    %load/vec4 v0x150f499f0_0;
    %store/vec4 v0x150f49750_0, 0, 8;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x150f49c40_0;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f4a000_0;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f49800_0, 0, 1;
    %load/vec4 v0x150f499f0_0;
    %store/vec4 v0x150f49750_0, 0, 8;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x150f49c40_0;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f4a000_0;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f49800_0, 0, 1;
    %load/vec4 v0x150f499f0_0;
    %store/vec4 v0x150f49750_0, 0, 8;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x150f49c40_0;
    %store/vec4 v0x150f49ae0_0, 0, 4;
    %load/vec4 v0x150f49f50_0;
    %store/vec4 v0x150f49e00_0, 0, 2;
    %load/vec4 v0x150f4a000_0;
    %store/vec4 v0x150f49ea0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f49800_0, 0, 1;
    %load/vec4 v0x150f499f0_0;
    %store/vec4 v0x150f49750_0, 0, 8;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x150f4b720;
T_24 ;
    %wait E_0x150f4b980;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x150f4b9f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f4bc60_0, 0, 1;
    %load/vec4 v0x150f4bab0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v0x150f4bcf0_0;
    %load/vec4 v0x150f4bdc0_0;
    %add;
    %store/vec4 v0x150f4b9f0_0, 0, 16;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v0x150f4bcf0_0;
    %load/vec4 v0x150f4bdc0_0;
    %sub;
    %store/vec4 v0x150f4b9f0_0, 0, 16;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x150f4bcf0_0;
    %load/vec4 v0x150f4bdc0_0;
    %cmp/e;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f4bc60_0, 0, 1;
T_24.6 ;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x150f4bcf0_0;
    %load/vec4 v0x150f4bdc0_0;
    %cmp/u;
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f4bc60_0, 0, 1;
T_24.8 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x150f4bdc0_0;
    %load/vec4 v0x150f4bcf0_0;
    %cmp/u;
    %jmp/0xz  T_24.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f4bc60_0, 0, 1;
T_24.10 ;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x150f365a0;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x150f4e910_0;
    %inv;
    %store/vec4 v0x150f4e910_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x150f365a0;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150f4e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f4e910_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150f4e9a0_0, 0, 1;
    %pushi/vec4 16385, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %pushi/vec4 17408, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %pushi/vec4 32771, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %pushi/vec4 57605, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x150f4c280, 4, 0;
    %delay 500000, 0;
    %vpi_call 12 26 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x150f365a0;
T_27 ;
    %wait E_0x150f48e90;
    %vpi_call 12 31 "$display", "Time=%0t | PC Address=%b | instruction=%b | reg_1=%b | pc_branch=%b | pc_jump=%b | RAM_adress", $time, v0x150f4e090_0, v0x150f4e000_0, &A<v0x150f4b250, 0>, v0x150f4e170_0, v0x150f4e240_0, v0x150f4d7a0_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x150f365a0;
T_28 ;
    %vpi_call 12 35 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 12 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150f365a0 {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
