
---------- Begin Simulation Statistics ----------
final_tick                               107505066000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 333041                       # Simulator instruction rate (inst/s)
host_mem_usage                                 712336                       # Number of bytes of host memory used
host_op_rate                                   363479                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   300.26                       # Real time elapsed on the host
host_tick_rate                              358035496                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.107505                       # Number of seconds simulated
sim_ticks                                107505066000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.961214                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8062924                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8673428                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88892                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15821659                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           263327                       # Number of indirect misses.
system.cpu.branchPred.lookups                19662095                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050606                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          986                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.075051                       # CPI: cycles per instruction
system.cpu.discardedOps                        430577                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49085866                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17528802                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10083669                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2024574                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.930189                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        107505066                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       105480492                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5470                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         25078                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           79                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        45456                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          203                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        91385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            204                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5368                       # Transaction distribution
system.membus.trans_dist::CleanEvict              100                       # Transaction distribution
system.membus.trans_dist::ReadExReq             18976                       # Transaction distribution
system.membus.trans_dist::ReadExResp            18976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           634                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        44688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  44688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3197184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3197184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19610                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19610    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19610                       # Request fanout histogram
system.membus.respLayer1.occupancy          185220000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            68022000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             26079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          862                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19853                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19853                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1085                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        24994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       134285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                137317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       249216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     10654976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10904192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5672                       # Total snoops (count)
system.tol2bus.snoopTraffic                    687104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            51604                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005562                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.074629                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51318     99.45%     99.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    285      0.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51604                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          248413000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224237997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5425000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  753                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                25566                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26319                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 753                       # number of overall hits
system.l2.overall_hits::.cpu.data               25566                       # number of overall hits
system.l2.overall_hits::total                   26319                       # number of overall hits
system.l2.demand_misses::.cpu.inst                332                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              19281                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19613                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               332                       # number of overall misses
system.l2.overall_misses::.cpu.data             19281                       # number of overall misses
system.l2.overall_misses::total                 19613                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33663000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2104719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2138382000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33663000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2104719000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2138382000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            44847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45932                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           44847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45932                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.305991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.429928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.427001                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.305991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.429928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.427001                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 101394.578313                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109160.261397                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109028.807424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 101394.578313                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109160.261397                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109028.807424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                5368                       # number of writebacks
system.l2.writebacks::total                      5368                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         19278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19610                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        19278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19610                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27023000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1718884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1745907000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27023000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1718884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1745907000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.305991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.429862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426935                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.305991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.429862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426935                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 81394.578313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 89162.983712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89031.463539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 81394.578313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 89162.983712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89031.463539                       # average overall mshr miss latency
system.l2.replacements                           5672                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38395                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38395                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38395                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          855                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              855                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          855                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          855                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               877                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   877                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           18976                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18976                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2069684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2069684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19853                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109068.507589                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109068.507589                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1690164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1690164000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89068.507589                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89068.507589                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                753                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              332                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33663000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.305991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.305991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 101394.578313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101394.578313                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27023000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27023000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.305991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.305991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 81394.578313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81394.578313                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         24689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             24689                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        24994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         24994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.012203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114868.852459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114868.852459                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          302                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     28720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28720000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.012083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95099.337748                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95099.337748                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 11978.666173                       # Cycle average of tags in use
system.l2.tags.total_refs                       91303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19616                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.654517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.909855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       121.341304                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     11852.415013                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007406                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.723414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.731120                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         13944                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1029                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.851074                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    202228                       # Number of tag accesses
system.l2.tags.data_accesses                   202228                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2467584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2510080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       687104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          687104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           19278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5368                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5368                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            395293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          22953188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              23348481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       395293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           395293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6391364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              6391364                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6391364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           395293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         22953188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29739845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     10736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       664.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     38550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.075686762500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          595                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          595                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               91774                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              10144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19610                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5368                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              656                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    640584750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  196070000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1375847250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16335.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35085.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    24122                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    9414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.69                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39220                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    194.912107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.146580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.531625                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           54      0.33%      0.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12209     74.47%     74.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2512     15.32%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          955      5.82%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      0.35%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           54      0.33%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           58      0.35%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           56      0.34%     97.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          439      2.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16395                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      65.636975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.768887                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    904.839567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          593     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           595                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.011765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.011042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.168763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              592     99.50%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.34%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           595                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2509696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  685888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2510080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               687104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     23.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      6.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  107497507000                       # Total gap between requests
system.mem_ctrls.avgGap                    4303687.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2467200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       685888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 395292.999494554067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22949616.160414244980                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6380052.824673397467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          664                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        38556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        10736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18307500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1357539750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2141030071500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27571.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35209.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 199425304.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             57041460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             30318255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           136159800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           27540720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8486334480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14253630900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      29278887840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52269913455                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.208840                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  75959432500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3589820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27955813500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             60018840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             31900770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           143828160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           28402020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8486334480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14445674730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29117166720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        52313325720                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        486.612656                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75536013000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3589820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28379233000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25653889                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25653889                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25653889                       # number of overall hits
system.cpu.icache.overall_hits::total        25653889                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1085                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1085                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1085                       # number of overall misses
system.cpu.icache.overall_misses::total          1085                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55198000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55198000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55198000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55198000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     25654974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     25654974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     25654974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     25654974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000042                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000042                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50873.732719                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50873.732719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50873.732719                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50873.732719                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          862                       # number of writebacks
system.cpu.icache.writebacks::total               862                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53028000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53028000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53028000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000042                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000042                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48873.732719                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48873.732719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48873.732719                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48873.732719                       # average overall mshr miss latency
system.cpu.icache.replacements                    862                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25653889                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25653889                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1085                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55198000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55198000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     25654974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     25654974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50873.732719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50873.732719                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53028000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48873.732719                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48873.732719                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           222.825003                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            25654974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          23645.137327                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.825003                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.870410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.870410                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          223                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          51311033                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         51311033                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34981250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34981250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34984308                       # number of overall hits
system.cpu.dcache.overall_hits::total        34984308                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57773                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57773                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57844                       # number of overall misses
system.cpu.dcache.overall_misses::total         57844                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3664751000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3664751000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3664751000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3664751000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35039023                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35039023                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35042152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35042152                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001649                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001649                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001651                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001651                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63433.628165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63433.628165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63355.767236                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63355.767236                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38395                       # number of writebacks
system.cpu.dcache.writebacks::total             38395                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12963                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12963                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12963                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        44810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44810                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44847                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44847                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2776278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2776278000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2777893000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2777893000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001279                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001279                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001280                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001280                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61956.661459                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61956.661459                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61941.556849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61941.556849                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44591                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20828819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20828819                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    797349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    797349000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20857626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20857626                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27679.001632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27679.001632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3850                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24957                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    628524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    628524000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001197                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25184.276956                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25184.276956                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14152431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14152431                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        28966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        28966                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2867402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2867402000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14181397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002043                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98991.990610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98991.990610                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9113                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19853                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2147754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2147754000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001400                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108182.843903                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108182.843903                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.022691                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.022691                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1615000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1615000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011825                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 43648.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 43648.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.714770                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35200375                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             44847                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            784.899213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.714770                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998886                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          70471591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         70471591                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 107505066000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
