INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Task2/Task2.srcs/sources_1/new/odd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module odd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_projects/Task2/Task2.srcs/sim_1/new/tb_odd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_odd
