#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001f5681501d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001f5681c59d0_0 .net "PC", 31 0, v000001f5681890a0_0;  1 drivers
v000001f5681c4030_0 .var "clk", 0 0;
v000001f5681c4ad0_0 .net "clkout", 0 0, L_000001f5681c16e0;  1 drivers
v000001f5681c5a70_0 .net "cycles_consumed", 31 0, v000001f5681c4850_0;  1 drivers
v000001f5681c5890_0 .var "rst", 0 0;
S_000001f5681504f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001f5681501d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001f56816e8d0 .param/l "RType" 0 4 2, C4<000000>;
P_000001f56816e908 .param/l "add" 0 4 5, C4<100000>;
P_000001f56816e940 .param/l "addi" 0 4 8, C4<001000>;
P_000001f56816e978 .param/l "addu" 0 4 5, C4<100001>;
P_000001f56816e9b0 .param/l "and_" 0 4 5, C4<100100>;
P_000001f56816e9e8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f56816ea20 .param/l "beq" 0 4 10, C4<000100>;
P_000001f56816ea58 .param/l "bne" 0 4 10, C4<000101>;
P_000001f56816ea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f56816eac8 .param/l "j" 0 4 12, C4<000010>;
P_000001f56816eb00 .param/l "jal" 0 4 12, C4<000011>;
P_000001f56816eb38 .param/l "jr" 0 4 6, C4<001000>;
P_000001f56816eb70 .param/l "lw" 0 4 8, C4<100011>;
P_000001f56816eba8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f56816ebe0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f56816ec18 .param/l "ori" 0 4 8, C4<001101>;
P_000001f56816ec50 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f56816ec88 .param/l "sll" 0 4 6, C4<000000>;
P_000001f56816ecc0 .param/l "slt" 0 4 5, C4<101010>;
P_000001f56816ecf8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f56816ed30 .param/l "srl" 0 4 6, C4<000010>;
P_000001f56816ed68 .param/l "sub" 0 4 5, C4<100010>;
P_000001f56816eda0 .param/l "subu" 0 4 5, C4<100011>;
P_000001f56816edd8 .param/l "sw" 0 4 8, C4<101011>;
P_000001f56816ee10 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f56816ee48 .param/l "xori" 0 4 8, C4<001110>;
L_000001f5681c18a0 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c1670 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c1b40 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c1130 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c1980 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c0e20 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c0c60 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c0cd0 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c16e0 .functor OR 1, v000001f5681c4030_0, v000001f568158d80_0, C4<0>, C4<0>;
L_000001f5681c0e90 .functor OR 1, L_000001f56820eb80, L_000001f56820f620, C4<0>, C4<0>;
L_000001f5681c0fe0 .functor AND 1, L_000001f56820ee00, L_000001f56820e900, C4<1>, C4<1>;
L_000001f5681c1050 .functor NOT 1, v000001f5681c5890_0, C4<0>, C4<0>, C4<0>;
L_000001f5681c10c0 .functor OR 1, L_000001f56820f760, L_000001f56820fe40, C4<0>, C4<0>;
L_000001f5681c1910 .functor OR 1, L_000001f5681c10c0, L_000001f568210020, C4<0>, C4<0>;
L_000001f5681c11a0 .functor OR 1, L_000001f5682103e0, L_000001f568224f70, C4<0>, C4<0>;
L_000001f5681c1750 .functor AND 1, L_000001f568210340, L_000001f5681c11a0, C4<1>, C4<1>;
L_000001f5681c1280 .functor OR 1, L_000001f568224c50, L_000001f568224cf0, C4<0>, C4<0>;
L_000001f5681c0d40 .functor AND 1, L_000001f5682256f0, L_000001f5681c1280, C4<1>, C4<1>;
L_000001f5681c17c0 .functor NOT 1, L_000001f5681c16e0, C4<0>, C4<0>, C4<0>;
v000001f56818a220_0 .net "ALUOp", 3 0, v000001f5681591e0_0;  1 drivers
v000001f568189280_0 .net "ALUResult", 31 0, v000001f568189fa0_0;  1 drivers
v000001f56818a2c0_0 .net "ALUSrc", 0 0, v000001f568157f20_0;  1 drivers
v000001f56818ec40_0 .net "ALUin2", 31 0, L_000001f568225c90;  1 drivers
v000001f56818d200_0 .net "MemReadEn", 0 0, v000001f568158920_0;  1 drivers
v000001f56818d980_0 .net "MemWriteEn", 0 0, v000001f568158b00_0;  1 drivers
v000001f56818db60_0 .net "MemtoReg", 0 0, v000001f5681589c0_0;  1 drivers
v000001f56818d480_0 .net "PC", 31 0, v000001f5681890a0_0;  alias, 1 drivers
v000001f56818d340_0 .net "PCPlus1", 31 0, L_000001f56820ea40;  1 drivers
v000001f56818e100_0 .net "PCsrc", 0 0, v000001f56818aa40_0;  1 drivers
v000001f56818e920_0 .net "RegDst", 0 0, v000001f568159000_0;  1 drivers
v000001f56818d3e0_0 .net "RegWriteEn", 0 0, v000001f568157ca0_0;  1 drivers
v000001f56818cf80_0 .net "WriteRegister", 4 0, L_000001f56820f8a0;  1 drivers
v000001f56818e1a0_0 .net *"_ivl_0", 0 0, L_000001f5681c18a0;  1 drivers
L_000001f5681c6850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f56818e420_0 .net/2u *"_ivl_10", 4 0, L_000001f5681c6850;  1 drivers
L_000001f5681c6c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818e880_0 .net *"_ivl_101", 15 0, L_000001f5681c6c40;  1 drivers
v000001f56818e240_0 .net *"_ivl_102", 31 0, L_000001f56820ecc0;  1 drivers
L_000001f5681c6c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818dd40_0 .net *"_ivl_105", 25 0, L_000001f5681c6c88;  1 drivers
L_000001f5681c6cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818e2e0_0 .net/2u *"_ivl_106", 31 0, L_000001f5681c6cd0;  1 drivers
v000001f56818e6a0_0 .net *"_ivl_108", 0 0, L_000001f56820ee00;  1 drivers
L_000001f5681c6d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001f56818e740_0 .net/2u *"_ivl_110", 5 0, L_000001f5681c6d18;  1 drivers
v000001f56818ea60_0 .net *"_ivl_112", 0 0, L_000001f56820e900;  1 drivers
v000001f56818e560_0 .net *"_ivl_115", 0 0, L_000001f5681c0fe0;  1 drivers
v000001f56818dde0_0 .net *"_ivl_116", 47 0, L_000001f56820ef40;  1 drivers
L_000001f5681c6d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818d840_0 .net *"_ivl_119", 15 0, L_000001f5681c6d60;  1 drivers
L_000001f5681c6898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f56818d7a0_0 .net/2u *"_ivl_12", 5 0, L_000001f5681c6898;  1 drivers
v000001f56818d520_0 .net *"_ivl_120", 47 0, L_000001f56820fbc0;  1 drivers
L_000001f5681c6da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818dca0_0 .net *"_ivl_123", 15 0, L_000001f5681c6da8;  1 drivers
v000001f56818e380_0 .net *"_ivl_125", 0 0, L_000001f56820fee0;  1 drivers
v000001f56818eb00_0 .net *"_ivl_126", 31 0, L_000001f568210200;  1 drivers
v000001f56818d020_0 .net *"_ivl_128", 47 0, L_000001f56820fa80;  1 drivers
v000001f56818e4c0_0 .net *"_ivl_130", 47 0, L_000001f56820ed60;  1 drivers
v000001f56818e9c0_0 .net *"_ivl_132", 47 0, L_000001f56820f080;  1 drivers
v000001f56818e600_0 .net *"_ivl_134", 47 0, L_000001f56820fd00;  1 drivers
v000001f56818e7e0_0 .net *"_ivl_14", 0 0, L_000001f5681c5b10;  1 drivers
v000001f56818ed80_0 .net *"_ivl_140", 0 0, L_000001f5681c1050;  1 drivers
L_000001f5681c6e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818de80_0 .net/2u *"_ivl_142", 31 0, L_000001f5681c6e38;  1 drivers
L_000001f5681c6f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001f56818eba0_0 .net/2u *"_ivl_146", 5 0, L_000001f5681c6f10;  1 drivers
v000001f56818d0c0_0 .net *"_ivl_148", 0 0, L_000001f56820f760;  1 drivers
L_000001f5681c6f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001f56818d160_0 .net/2u *"_ivl_150", 5 0, L_000001f5681c6f58;  1 drivers
v000001f56818d2a0_0 .net *"_ivl_152", 0 0, L_000001f56820fe40;  1 drivers
v000001f56818d5c0_0 .net *"_ivl_155", 0 0, L_000001f5681c10c0;  1 drivers
L_000001f5681c6fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001f56818ece0_0 .net/2u *"_ivl_156", 5 0, L_000001f5681c6fa0;  1 drivers
v000001f56818dc00_0 .net *"_ivl_158", 0 0, L_000001f568210020;  1 drivers
L_000001f5681c68e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001f56818d660_0 .net/2u *"_ivl_16", 4 0, L_000001f5681c68e0;  1 drivers
v000001f56818d700_0 .net *"_ivl_161", 0 0, L_000001f5681c1910;  1 drivers
L_000001f5681c6fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818df20_0 .net/2u *"_ivl_162", 15 0, L_000001f5681c6fe8;  1 drivers
v000001f56818dfc0_0 .net *"_ivl_164", 31 0, L_000001f56820f9e0;  1 drivers
v000001f56818ee20_0 .net *"_ivl_167", 0 0, L_000001f5682100c0;  1 drivers
v000001f56818d8e0_0 .net *"_ivl_168", 15 0, L_000001f56820fc60;  1 drivers
v000001f56818da20_0 .net *"_ivl_170", 31 0, L_000001f56820fda0;  1 drivers
v000001f56818dac0_0 .net *"_ivl_174", 31 0, L_000001f5682102a0;  1 drivers
L_000001f5681c7030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818e060_0 .net *"_ivl_177", 25 0, L_000001f5681c7030;  1 drivers
L_000001f5681c7078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2520_0 .net/2u *"_ivl_178", 31 0, L_000001f5681c7078;  1 drivers
v000001f5681c3ba0_0 .net *"_ivl_180", 0 0, L_000001f568210340;  1 drivers
L_000001f5681c70c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c25c0_0 .net/2u *"_ivl_182", 5 0, L_000001f5681c70c0;  1 drivers
v000001f5681c3ce0_0 .net *"_ivl_184", 0 0, L_000001f5682103e0;  1 drivers
L_000001f5681c7108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5681c3420_0 .net/2u *"_ivl_186", 5 0, L_000001f5681c7108;  1 drivers
v000001f5681c34c0_0 .net *"_ivl_188", 0 0, L_000001f568224f70;  1 drivers
v000001f5681c3560_0 .net *"_ivl_19", 4 0, L_000001f5681c5bb0;  1 drivers
v000001f5681c2480_0 .net *"_ivl_191", 0 0, L_000001f5681c11a0;  1 drivers
v000001f5681c3740_0 .net *"_ivl_193", 0 0, L_000001f5681c1750;  1 drivers
L_000001f5681c7150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5681c2ca0_0 .net/2u *"_ivl_194", 5 0, L_000001f5681c7150;  1 drivers
v000001f5681c37e0_0 .net *"_ivl_196", 0 0, L_000001f5682253d0;  1 drivers
L_000001f5681c7198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f5681c2a20_0 .net/2u *"_ivl_198", 31 0, L_000001f5681c7198;  1 drivers
L_000001f5681c6808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c3880_0 .net/2u *"_ivl_2", 5 0, L_000001f5681c6808;  1 drivers
v000001f5681c2660_0 .net *"_ivl_20", 4 0, L_000001f5681c5cf0;  1 drivers
v000001f5681c2fc0_0 .net *"_ivl_200", 31 0, L_000001f5682260f0;  1 drivers
v000001f5681c3600_0 .net *"_ivl_204", 31 0, L_000001f568224930;  1 drivers
L_000001f5681c71e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c3ec0_0 .net *"_ivl_207", 25 0, L_000001f5681c71e0;  1 drivers
L_000001f5681c7228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2e80_0 .net/2u *"_ivl_208", 31 0, L_000001f5681c7228;  1 drivers
v000001f5681c23e0_0 .net *"_ivl_210", 0 0, L_000001f5682256f0;  1 drivers
L_000001f5681c7270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c3380_0 .net/2u *"_ivl_212", 5 0, L_000001f5681c7270;  1 drivers
v000001f5681c2700_0 .net *"_ivl_214", 0 0, L_000001f568224c50;  1 drivers
L_000001f5681c72b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5681c2f20_0 .net/2u *"_ivl_216", 5 0, L_000001f5681c72b8;  1 drivers
v000001f5681c2d40_0 .net *"_ivl_218", 0 0, L_000001f568224cf0;  1 drivers
v000001f5681c3e20_0 .net *"_ivl_221", 0 0, L_000001f5681c1280;  1 drivers
v000001f5681c36a0_0 .net *"_ivl_223", 0 0, L_000001f5681c0d40;  1 drivers
L_000001f5681c7300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5681c20c0_0 .net/2u *"_ivl_224", 5 0, L_000001f5681c7300;  1 drivers
v000001f5681c3b00_0 .net *"_ivl_226", 0 0, L_000001f568226730;  1 drivers
v000001f5681c3920_0 .net *"_ivl_228", 31 0, L_000001f568226230;  1 drivers
v000001f5681c39c0_0 .net *"_ivl_24", 0 0, L_000001f5681c1b40;  1 drivers
L_000001f5681c6928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2b60_0 .net/2u *"_ivl_26", 4 0, L_000001f5681c6928;  1 drivers
v000001f5681c27a0_0 .net *"_ivl_29", 4 0, L_000001f5681c4b70;  1 drivers
v000001f5681c2840_0 .net *"_ivl_32", 0 0, L_000001f5681c1130;  1 drivers
L_000001f5681c6970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f5681c28e0_0 .net/2u *"_ivl_34", 4 0, L_000001f5681c6970;  1 drivers
v000001f5681c32e0_0 .net *"_ivl_37", 4 0, L_000001f5681c42b0;  1 drivers
v000001f5681c3060_0 .net *"_ivl_40", 0 0, L_000001f5681c1980;  1 drivers
L_000001f5681c69b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2de0_0 .net/2u *"_ivl_42", 15 0, L_000001f5681c69b8;  1 drivers
v000001f5681c2980_0 .net *"_ivl_45", 15 0, L_000001f568210520;  1 drivers
v000001f5681c3c40_0 .net *"_ivl_48", 0 0, L_000001f5681c0e20;  1 drivers
v000001f5681c2ac0_0 .net *"_ivl_5", 5 0, L_000001f5681c54d0;  1 drivers
L_000001f5681c6a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c3100_0 .net/2u *"_ivl_50", 36 0, L_000001f5681c6a00;  1 drivers
L_000001f5681c6a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c31a0_0 .net/2u *"_ivl_52", 31 0, L_000001f5681c6a48;  1 drivers
v000001f5681c22a0_0 .net *"_ivl_55", 4 0, L_000001f56820f800;  1 drivers
v000001f5681c3d80_0 .net *"_ivl_56", 36 0, L_000001f568210660;  1 drivers
v000001f5681c2200_0 .net *"_ivl_58", 36 0, L_000001f56820ec20;  1 drivers
v000001f5681c2c00_0 .net *"_ivl_62", 0 0, L_000001f5681c0c60;  1 drivers
L_000001f5681c6a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2340_0 .net/2u *"_ivl_64", 5 0, L_000001f5681c6a90;  1 drivers
v000001f5681c3240_0 .net *"_ivl_67", 5 0, L_000001f56820ff80;  1 drivers
v000001f5681c2020_0 .net *"_ivl_70", 0 0, L_000001f5681c0cd0;  1 drivers
L_000001f5681c6ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c2160_0 .net/2u *"_ivl_72", 57 0, L_000001f5681c6ad8;  1 drivers
L_000001f5681c6b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f5681c3a60_0 .net/2u *"_ivl_74", 31 0, L_000001f5681c6b20;  1 drivers
v000001f5681c4530_0 .net *"_ivl_77", 25 0, L_000001f568210480;  1 drivers
v000001f5681c5110_0 .net *"_ivl_78", 57 0, L_000001f56820e860;  1 drivers
v000001f5681c4210_0 .net *"_ivl_8", 0 0, L_000001f5681c1670;  1 drivers
v000001f5681c4670_0 .net *"_ivl_80", 57 0, L_000001f56820f6c0;  1 drivers
L_000001f5681c6b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001f5681c4490_0 .net/2u *"_ivl_84", 31 0, L_000001f5681c6b68;  1 drivers
L_000001f5681c6bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001f5681c4e90_0 .net/2u *"_ivl_88", 5 0, L_000001f5681c6bb0;  1 drivers
v000001f5681c5750_0 .net *"_ivl_90", 0 0, L_000001f56820eb80;  1 drivers
L_000001f5681c6bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001f5681c4d50_0 .net/2u *"_ivl_92", 5 0, L_000001f5681c6bf8;  1 drivers
v000001f5681c51b0_0 .net *"_ivl_94", 0 0, L_000001f56820f620;  1 drivers
v000001f5681c4df0_0 .net *"_ivl_97", 0 0, L_000001f5681c0e90;  1 drivers
v000001f5681c5570_0 .net *"_ivl_98", 47 0, L_000001f56820eae0;  1 drivers
v000001f5681c43f0_0 .net "adderResult", 31 0, L_000001f56820eea0;  1 drivers
v000001f5681c5610_0 .net "address", 31 0, L_000001f56820efe0;  1 drivers
v000001f5681c4710_0 .net "clk", 0 0, L_000001f5681c16e0;  alias, 1 drivers
v000001f5681c4850_0 .var "cycles_consumed", 31 0;
v000001f5681c47b0_0 .net "extImm", 31 0, L_000001f568210160;  1 drivers
v000001f5681c45d0_0 .net "funct", 5 0, L_000001f5682105c0;  1 drivers
v000001f5681c4cb0_0 .net "hlt", 0 0, v000001f568158d80_0;  1 drivers
v000001f5681c56b0_0 .net "imm", 15 0, L_000001f56820e9a0;  1 drivers
v000001f5681c5d90_0 .net "immediate", 31 0, L_000001f568225bf0;  1 drivers
v000001f5681c5c50_0 .net "input_clk", 0 0, v000001f5681c4030_0;  1 drivers
v000001f5681c4c10_0 .net "instruction", 31 0, L_000001f56820f440;  1 drivers
v000001f5681c5390_0 .net "memoryReadData", 31 0, v000001f56818a180_0;  1 drivers
v000001f5681c4f30_0 .net "nextPC", 31 0, L_000001f56820f1c0;  1 drivers
v000001f5681c57f0_0 .net "opcode", 5 0, L_000001f5681c5e30;  1 drivers
v000001f5681c4fd0_0 .net "rd", 4 0, L_000001f5681c5ed0;  1 drivers
v000001f5681c4350_0 .net "readData1", 31 0, L_000001f5681c12f0;  1 drivers
v000001f5681c5070_0 .net "readData1_w", 31 0, L_000001f568225fb0;  1 drivers
v000001f5681c5430_0 .net "readData2", 31 0, L_000001f5681c0f70;  1 drivers
v000001f5681c5930_0 .net "rs", 4 0, L_000001f5681c4170;  1 drivers
v000001f5681c40d0_0 .net "rst", 0 0, v000001f5681c5890_0;  1 drivers
v000001f5681c5250_0 .net "rt", 4 0, L_000001f56820f120;  1 drivers
v000001f5681c52f0_0 .net "shamt", 31 0, L_000001f568210700;  1 drivers
v000001f5681c48f0_0 .net "wire_instruction", 31 0, L_000001f5681c14b0;  1 drivers
v000001f5681c4990_0 .net "writeData", 31 0, L_000001f568225330;  1 drivers
v000001f5681c4a30_0 .net "zero", 0 0, L_000001f568226550;  1 drivers
L_000001f5681c54d0 .part L_000001f56820f440, 26, 6;
L_000001f5681c5e30 .functor MUXZ 6, L_000001f5681c54d0, L_000001f5681c6808, L_000001f5681c18a0, C4<>;
L_000001f5681c5b10 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6898;
L_000001f5681c5bb0 .part L_000001f56820f440, 11, 5;
L_000001f5681c5cf0 .functor MUXZ 5, L_000001f5681c5bb0, L_000001f5681c68e0, L_000001f5681c5b10, C4<>;
L_000001f5681c5ed0 .functor MUXZ 5, L_000001f5681c5cf0, L_000001f5681c6850, L_000001f5681c1670, C4<>;
L_000001f5681c4b70 .part L_000001f56820f440, 21, 5;
L_000001f5681c4170 .functor MUXZ 5, L_000001f5681c4b70, L_000001f5681c6928, L_000001f5681c1b40, C4<>;
L_000001f5681c42b0 .part L_000001f56820f440, 16, 5;
L_000001f56820f120 .functor MUXZ 5, L_000001f5681c42b0, L_000001f5681c6970, L_000001f5681c1130, C4<>;
L_000001f568210520 .part L_000001f56820f440, 0, 16;
L_000001f56820e9a0 .functor MUXZ 16, L_000001f568210520, L_000001f5681c69b8, L_000001f5681c1980, C4<>;
L_000001f56820f800 .part L_000001f56820f440, 6, 5;
L_000001f568210660 .concat [ 5 32 0 0], L_000001f56820f800, L_000001f5681c6a48;
L_000001f56820ec20 .functor MUXZ 37, L_000001f568210660, L_000001f5681c6a00, L_000001f5681c0e20, C4<>;
L_000001f568210700 .part L_000001f56820ec20, 0, 32;
L_000001f56820ff80 .part L_000001f56820f440, 0, 6;
L_000001f5682105c0 .functor MUXZ 6, L_000001f56820ff80, L_000001f5681c6a90, L_000001f5681c0c60, C4<>;
L_000001f568210480 .part L_000001f56820f440, 0, 26;
L_000001f56820e860 .concat [ 26 32 0 0], L_000001f568210480, L_000001f5681c6b20;
L_000001f56820f6c0 .functor MUXZ 58, L_000001f56820e860, L_000001f5681c6ad8, L_000001f5681c0cd0, C4<>;
L_000001f56820efe0 .part L_000001f56820f6c0, 0, 32;
L_000001f56820ea40 .arith/sum 32, v000001f5681890a0_0, L_000001f5681c6b68;
L_000001f56820eb80 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6bb0;
L_000001f56820f620 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6bf8;
L_000001f56820eae0 .concat [ 32 16 0 0], L_000001f56820efe0, L_000001f5681c6c40;
L_000001f56820ecc0 .concat [ 6 26 0 0], L_000001f5681c5e30, L_000001f5681c6c88;
L_000001f56820ee00 .cmp/eq 32, L_000001f56820ecc0, L_000001f5681c6cd0;
L_000001f56820e900 .cmp/eq 6, L_000001f5682105c0, L_000001f5681c6d18;
L_000001f56820ef40 .concat [ 32 16 0 0], L_000001f5681c12f0, L_000001f5681c6d60;
L_000001f56820fbc0 .concat [ 32 16 0 0], v000001f5681890a0_0, L_000001f5681c6da8;
L_000001f56820fee0 .part L_000001f56820e9a0, 15, 1;
LS_000001f568210200_0_0 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_4 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_8 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_12 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_16 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_20 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_24 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_0_28 .concat [ 1 1 1 1], L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0, L_000001f56820fee0;
LS_000001f568210200_1_0 .concat [ 4 4 4 4], LS_000001f568210200_0_0, LS_000001f568210200_0_4, LS_000001f568210200_0_8, LS_000001f568210200_0_12;
LS_000001f568210200_1_4 .concat [ 4 4 4 4], LS_000001f568210200_0_16, LS_000001f568210200_0_20, LS_000001f568210200_0_24, LS_000001f568210200_0_28;
L_000001f568210200 .concat [ 16 16 0 0], LS_000001f568210200_1_0, LS_000001f568210200_1_4;
L_000001f56820fa80 .concat [ 16 32 0 0], L_000001f56820e9a0, L_000001f568210200;
L_000001f56820ed60 .arith/sum 48, L_000001f56820fbc0, L_000001f56820fa80;
L_000001f56820f080 .functor MUXZ 48, L_000001f56820ed60, L_000001f56820ef40, L_000001f5681c0fe0, C4<>;
L_000001f56820fd00 .functor MUXZ 48, L_000001f56820f080, L_000001f56820eae0, L_000001f5681c0e90, C4<>;
L_000001f56820eea0 .part L_000001f56820fd00, 0, 32;
L_000001f56820f1c0 .functor MUXZ 32, L_000001f56820ea40, L_000001f56820eea0, v000001f56818aa40_0, C4<>;
L_000001f56820f440 .functor MUXZ 32, L_000001f5681c14b0, L_000001f5681c6e38, L_000001f5681c1050, C4<>;
L_000001f56820f760 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6f10;
L_000001f56820fe40 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6f58;
L_000001f568210020 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c6fa0;
L_000001f56820f9e0 .concat [ 16 16 0 0], L_000001f56820e9a0, L_000001f5681c6fe8;
L_000001f5682100c0 .part L_000001f56820e9a0, 15, 1;
LS_000001f56820fc60_0_0 .concat [ 1 1 1 1], L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0;
LS_000001f56820fc60_0_4 .concat [ 1 1 1 1], L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0;
LS_000001f56820fc60_0_8 .concat [ 1 1 1 1], L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0;
LS_000001f56820fc60_0_12 .concat [ 1 1 1 1], L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0, L_000001f5682100c0;
L_000001f56820fc60 .concat [ 4 4 4 4], LS_000001f56820fc60_0_0, LS_000001f56820fc60_0_4, LS_000001f56820fc60_0_8, LS_000001f56820fc60_0_12;
L_000001f56820fda0 .concat [ 16 16 0 0], L_000001f56820e9a0, L_000001f56820fc60;
L_000001f568210160 .functor MUXZ 32, L_000001f56820fda0, L_000001f56820f9e0, L_000001f5681c1910, C4<>;
L_000001f5682102a0 .concat [ 6 26 0 0], L_000001f5681c5e30, L_000001f5681c7030;
L_000001f568210340 .cmp/eq 32, L_000001f5682102a0, L_000001f5681c7078;
L_000001f5682103e0 .cmp/eq 6, L_000001f5682105c0, L_000001f5681c70c0;
L_000001f568224f70 .cmp/eq 6, L_000001f5682105c0, L_000001f5681c7108;
L_000001f5682253d0 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c7150;
L_000001f5682260f0 .functor MUXZ 32, L_000001f568210160, L_000001f5681c7198, L_000001f5682253d0, C4<>;
L_000001f568225bf0 .functor MUXZ 32, L_000001f5682260f0, L_000001f568210700, L_000001f5681c1750, C4<>;
L_000001f568224930 .concat [ 6 26 0 0], L_000001f5681c5e30, L_000001f5681c71e0;
L_000001f5682256f0 .cmp/eq 32, L_000001f568224930, L_000001f5681c7228;
L_000001f568224c50 .cmp/eq 6, L_000001f5682105c0, L_000001f5681c7270;
L_000001f568224cf0 .cmp/eq 6, L_000001f5682105c0, L_000001f5681c72b8;
L_000001f568226730 .cmp/eq 6, L_000001f5681c5e30, L_000001f5681c7300;
L_000001f568226230 .functor MUXZ 32, L_000001f5681c12f0, v000001f5681890a0_0, L_000001f568226730, C4<>;
L_000001f568225fb0 .functor MUXZ 32, L_000001f568226230, L_000001f5681c0f70, L_000001f5681c0d40, C4<>;
S_000001f568150680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f568147f00 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f5681c1210 .functor NOT 1, v000001f568157f20_0, C4<0>, C4<0>, C4<0>;
v000001f568157700_0 .net *"_ivl_0", 0 0, L_000001f5681c1210;  1 drivers
v000001f568158f60_0 .net "in1", 31 0, L_000001f5681c0f70;  alias, 1 drivers
v000001f568157840_0 .net "in2", 31 0, L_000001f568225bf0;  alias, 1 drivers
v000001f568157de0_0 .net "out", 31 0, L_000001f568225c90;  alias, 1 drivers
v000001f568158880_0 .net "s", 0 0, v000001f568157f20_0;  alias, 1 drivers
L_000001f568225c90 .functor MUXZ 32, L_000001f568225bf0, L_000001f5681c0f70, L_000001f5681c1210, C4<>;
S_000001f5680f4450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001f5681c0090 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5681c00c8 .param/l "add" 0 4 5, C4<100000>;
P_000001f5681c0100 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5681c0138 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5681c0170 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5681c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5681c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5681c0218 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5681c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5681c0288 .param/l "j" 0 4 12, C4<000010>;
P_000001f5681c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5681c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5681c0330 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5681c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5681c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5681c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5681c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5681c0448 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5681c0480 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5681c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5681c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5681c0528 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5681c0560 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5681c0598 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5681c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5681c0608 .param/l "xori" 0 4 8, C4<001110>;
v000001f5681591e0_0 .var "ALUOp", 3 0;
v000001f568157f20_0 .var "ALUSrc", 0 0;
v000001f568158920_0 .var "MemReadEn", 0 0;
v000001f568158b00_0 .var "MemWriteEn", 0 0;
v000001f5681589c0_0 .var "MemtoReg", 0 0;
v000001f568159000_0 .var "RegDst", 0 0;
v000001f568157ca0_0 .var "RegWriteEn", 0 0;
v000001f568158c40_0 .net "funct", 5 0, L_000001f5682105c0;  alias, 1 drivers
v000001f568158d80_0 .var "hlt", 0 0;
v000001f568158240_0 .net "opcode", 5 0, L_000001f5681c5e30;  alias, 1 drivers
v000001f568158060_0 .net "rst", 0 0, v000001f5681c5890_0;  alias, 1 drivers
E_000001f568148840 .event anyedge, v000001f568158060_0, v000001f568158240_0, v000001f568158c40_0;
S_000001f5680f46a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001f568148040 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001f5681c14b0 .functor BUFZ 32, L_000001f56820f260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f568158ec0_0 .net "Data_Out", 31 0, L_000001f5681c14b0;  alias, 1 drivers
v000001f568157fc0 .array "InstMem", 0 1023, 31 0;
v000001f568159460_0 .net *"_ivl_0", 31 0, L_000001f56820f260;  1 drivers
v000001f5681582e0_0 .net *"_ivl_3", 9 0, L_000001f56820f300;  1 drivers
v000001f5681578e0_0 .net *"_ivl_4", 11 0, L_000001f56820f3a0;  1 drivers
L_000001f5681c6df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f568157a20_0 .net *"_ivl_7", 1 0, L_000001f5681c6df0;  1 drivers
v000001f568157d40_0 .net "addr", 31 0, v000001f5681890a0_0;  alias, 1 drivers
v000001f5681593c0_0 .var/i "i", 31 0;
L_000001f56820f260 .array/port v000001f568157fc0, L_000001f56820f3a0;
L_000001f56820f300 .part v000001f5681890a0_0, 0, 10;
L_000001f56820f3a0 .concat [ 10 2 0 0], L_000001f56820f300, L_000001f5681c6df0;
S_000001f5680869c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001f5681c12f0 .functor BUFZ 32, L_000001f56820fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f5681c0f70 .functor BUFZ 32, L_000001f56820f580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f568158380_0 .net *"_ivl_0", 31 0, L_000001f56820fb20;  1 drivers
v000001f568158560_0 .net *"_ivl_10", 6 0, L_000001f56820f940;  1 drivers
L_000001f5681c6ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f568133c50_0 .net *"_ivl_13", 1 0, L_000001f5681c6ec8;  1 drivers
v000001f568135410_0 .net *"_ivl_2", 6 0, L_000001f56820f4e0;  1 drivers
L_000001f5681c6e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f568189820_0 .net *"_ivl_5", 1 0, L_000001f5681c6e80;  1 drivers
v000001f568189460_0 .net *"_ivl_8", 31 0, L_000001f56820f580;  1 drivers
v000001f56818ac20_0 .net "clk", 0 0, L_000001f5681c16e0;  alias, 1 drivers
v000001f56818a360_0 .var/i "i", 31 0;
v000001f56818a400_0 .net "readData1", 31 0, L_000001f5681c12f0;  alias, 1 drivers
v000001f568189dc0_0 .net "readData2", 31 0, L_000001f5681c0f70;  alias, 1 drivers
v000001f56818a680_0 .net "readRegister1", 4 0, L_000001f5681c4170;  alias, 1 drivers
v000001f56818a4a0_0 .net "readRegister2", 4 0, L_000001f56820f120;  alias, 1 drivers
v000001f568189f00 .array "registers", 31 0, 31 0;
v000001f568189be0_0 .net "rst", 0 0, v000001f5681c5890_0;  alias, 1 drivers
v000001f56818a720_0 .net "we", 0 0, v000001f568157ca0_0;  alias, 1 drivers
v000001f568189c80_0 .net "writeData", 31 0, L_000001f568225330;  alias, 1 drivers
v000001f568189320_0 .net "writeRegister", 4 0, L_000001f56820f8a0;  alias, 1 drivers
E_000001f568149380/0 .event negedge, v000001f568158060_0;
E_000001f568149380/1 .event posedge, v000001f56818ac20_0;
E_000001f568149380 .event/or E_000001f568149380/0, E_000001f568149380/1;
L_000001f56820fb20 .array/port v000001f568189f00, L_000001f56820f4e0;
L_000001f56820f4e0 .concat [ 5 2 0 0], L_000001f5681c4170, L_000001f5681c6e80;
L_000001f56820f580 .array/port v000001f568189f00, L_000001f56820f940;
L_000001f56820f940 .concat [ 5 2 0 0], L_000001f56820f120, L_000001f5681c6ec8;
S_000001f568086b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001f5680869c0;
 .timescale 0 0;
v000001f5681595a0_0 .var/i "i", 31 0;
S_000001f5680f1af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001f568149d80 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001f5681c0f00 .functor NOT 1, v000001f568159000_0, C4<0>, C4<0>, C4<0>;
v000001f56818ab80_0 .net *"_ivl_0", 0 0, L_000001f5681c0f00;  1 drivers
v000001f56818a540_0 .net "in1", 4 0, L_000001f56820f120;  alias, 1 drivers
v000001f56818a900_0 .net "in2", 4 0, L_000001f5681c5ed0;  alias, 1 drivers
v000001f56818a5e0_0 .net "out", 4 0, L_000001f56820f8a0;  alias, 1 drivers
v000001f56818a860_0 .net "s", 0 0, v000001f568159000_0;  alias, 1 drivers
L_000001f56820f8a0 .functor MUXZ 5, L_000001f5681c5ed0, L_000001f56820f120, L_000001f5681c0f00, C4<>;
S_000001f5680f1c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001f56814a7c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001f5681c1520 .functor NOT 1, v000001f5681589c0_0, C4<0>, C4<0>, C4<0>;
v000001f568189960_0 .net *"_ivl_0", 0 0, L_000001f5681c1520;  1 drivers
v000001f568189d20_0 .net "in1", 31 0, v000001f568189fa0_0;  alias, 1 drivers
v000001f568189b40_0 .net "in2", 31 0, v000001f56818a180_0;  alias, 1 drivers
v000001f56818acc0_0 .net "out", 31 0, L_000001f568225330;  alias, 1 drivers
v000001f568189aa0_0 .net "s", 0 0, v000001f5681589c0_0;  alias, 1 drivers
L_000001f568225330 .functor MUXZ 32, v000001f56818a180_0, v000001f568189fa0_0, L_000001f5681c1520, C4<>;
S_000001f5680ddd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001f5680ddf00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001f5680ddf38 .param/l "AND" 0 9 12, C4<0010>;
P_000001f5680ddf70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001f5680ddfa8 .param/l "OR" 0 9 12, C4<0011>;
P_000001f5680ddfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001f5680de018 .param/l "SLL" 0 9 12, C4<1000>;
P_000001f5680de050 .param/l "SLT" 0 9 12, C4<0110>;
P_000001f5680de088 .param/l "SRL" 0 9 12, C4<1001>;
P_000001f5680de0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001f5680de0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001f5680de130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001f5680de168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001f5681c7348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f56818a7c0_0 .net/2u *"_ivl_0", 31 0, L_000001f5681c7348;  1 drivers
v000001f56818a9a0_0 .net "opSel", 3 0, v000001f5681591e0_0;  alias, 1 drivers
v000001f568189e60_0 .net "operand1", 31 0, L_000001f568225fb0;  alias, 1 drivers
v000001f5681898c0_0 .net "operand2", 31 0, L_000001f568225c90;  alias, 1 drivers
v000001f568189fa0_0 .var "result", 31 0;
v000001f56818ad60_0 .net "zero", 0 0, L_000001f568226550;  alias, 1 drivers
E_000001f56814a0c0 .event anyedge, v000001f5681591e0_0, v000001f568189e60_0, v000001f568157de0_0;
L_000001f568226550 .cmp/eq 32, v000001f568189fa0_0, L_000001f5681c7348;
S_000001f568124950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001f5681c0650 .param/l "RType" 0 4 2, C4<000000>;
P_000001f5681c0688 .param/l "add" 0 4 5, C4<100000>;
P_000001f5681c06c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001f5681c06f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001f5681c0730 .param/l "and_" 0 4 5, C4<100100>;
P_000001f5681c0768 .param/l "andi" 0 4 8, C4<001100>;
P_000001f5681c07a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001f5681c07d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001f5681c0810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001f5681c0848 .param/l "j" 0 4 12, C4<000010>;
P_000001f5681c0880 .param/l "jal" 0 4 12, C4<000011>;
P_000001f5681c08b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001f5681c08f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001f5681c0928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001f5681c0960 .param/l "or_" 0 4 5, C4<100101>;
P_000001f5681c0998 .param/l "ori" 0 4 8, C4<001101>;
P_000001f5681c09d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001f5681c0a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001f5681c0a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001f5681c0a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001f5681c0ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001f5681c0ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001f5681c0b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001f5681c0b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001f5681c0b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001f5681c0bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001f56818aa40_0 .var "PCsrc", 0 0;
v000001f56818a040_0 .net "funct", 5 0, L_000001f5682105c0;  alias, 1 drivers
v000001f568189780_0 .net "opcode", 5 0, L_000001f5681c5e30;  alias, 1 drivers
v000001f56818aae0_0 .net "operand1", 31 0, L_000001f5681c12f0;  alias, 1 drivers
v000001f5681893c0_0 .net "operand2", 31 0, L_000001f568225c90;  alias, 1 drivers
v000001f56818ae00_0 .net "rst", 0 0, v000001f5681c5890_0;  alias, 1 drivers
E_000001f5681478c0/0 .event anyedge, v000001f568158060_0, v000001f568158240_0, v000001f56818a400_0, v000001f568157de0_0;
E_000001f5681478c0/1 .event anyedge, v000001f568158c40_0;
E_000001f5681478c0 .event/or E_000001f5681478c0/0, E_000001f5681478c0/1;
S_000001f568124ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001f568188f60 .array "DataMem", 0 1023, 31 0;
v000001f568189500_0 .net "address", 31 0, v000001f568189fa0_0;  alias, 1 drivers
v000001f5681891e0_0 .net "clock", 0 0, L_000001f5681c17c0;  1 drivers
v000001f568189640_0 .net "data", 31 0, L_000001f5681c0f70;  alias, 1 drivers
v000001f5681895a0_0 .var/i "i", 31 0;
v000001f56818a180_0 .var "q", 31 0;
v000001f568189000_0 .net "rden", 0 0, v000001f568158920_0;  alias, 1 drivers
v000001f5681896e0_0 .net "wren", 0 0, v000001f568158b00_0;  alias, 1 drivers
E_000001f568146d80 .event posedge, v000001f5681891e0_0;
S_000001f5681c1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001f5681504f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001f56814a140 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001f56818a0e0_0 .net "PCin", 31 0, L_000001f56820f1c0;  alias, 1 drivers
v000001f5681890a0_0 .var "PCout", 31 0;
v000001f568189140_0 .net "clk", 0 0, L_000001f5681c16e0;  alias, 1 drivers
v000001f568189a00_0 .net "rst", 0 0, v000001f5681c5890_0;  alias, 1 drivers
    .scope S_000001f568124950;
T_0 ;
    %wait E_000001f5681478c0;
    %load/vec4 v000001f56818ae00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f56818aa40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f568189780_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001f56818aae0_0;
    %load/vec4 v000001f5681893c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001f568189780_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001f56818aae0_0;
    %load/vec4 v000001f5681893c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001f568189780_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001f568189780_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001f568189780_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001f56818a040_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001f56818aa40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f5681c1c20;
T_1 ;
    %wait E_000001f568149380;
    %load/vec4 v000001f568189a00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f5681890a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001f56818a0e0_0;
    %assign/vec4 v000001f5681890a0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001f5680f46a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5681593c0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001f5681593c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5681593c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %load/vec4 v000001f5681593c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5681593c0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568157fc0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001f5680f4450;
T_3 ;
    %wait E_000001f568148840;
    %load/vec4 v000001f568158060_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001f568158d80_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f568158b00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f5681589c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f568158920_0, 0;
    %assign/vec4 v000001f568159000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001f568158d80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001f5681591e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001f568157f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f568157ca0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f568158b00_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f5681589c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001f568158920_0, 0, 1;
    %store/vec4 v000001f568159000_0, 0, 1;
    %load/vec4 v000001f568158240_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568158d80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568159000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %load/vec4 v000001f568158c40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568159000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f568159000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568158920_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f5681589c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568158b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f568157f20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001f5681591e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f5680869c0;
T_4 ;
    %wait E_000001f568149380;
    %fork t_1, S_000001f568086b50;
    %jmp t_0;
    .scope S_000001f568086b50;
t_1 ;
    %load/vec4 v000001f568189be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5681595a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001f5681595a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5681595a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568189f00, 0, 4;
    %load/vec4 v000001f5681595a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5681595a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f56818a720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001f568189c80_0;
    %load/vec4 v000001f568189320_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568189f00, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568189f00, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001f5680869c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f5680869c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f56818a360_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f56818a360_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001f56818a360_0;
    %ix/getv/s 4, v000001f56818a360_0;
    %load/vec4a v000001f568189f00, 4;
    %ix/getv/s 4, v000001f56818a360_0;
    %load/vec4a v000001f568189f00, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001f56818a360_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f56818a360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f5680ddd70;
T_6 ;
    %wait E_000001f56814a0c0;
    %load/vec4 v000001f56818a9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %add;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %sub;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %and;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %or;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %xor;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %or;
    %inv;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001f568189e60_0;
    %load/vec4 v000001f5681898c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001f5681898c0_0;
    %load/vec4 v000001f568189e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001f568189e60_0;
    %ix/getv 4, v000001f5681898c0_0;
    %shiftl 4;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001f568189e60_0;
    %ix/getv 4, v000001f5681898c0_0;
    %shiftr 4;
    %assign/vec4 v000001f568189fa0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f568124ae0;
T_7 ;
    %wait E_000001f568146d80;
    %load/vec4 v000001f568189000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001f568189500_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001f568188f60, 4;
    %assign/vec4 v000001f56818a180_0, 0;
T_7.0 ;
    %load/vec4 v000001f5681896e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001f568189640_0;
    %ix/getv 3, v000001f568189500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001f568124ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5681895a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001f5681895a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001f5681895a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %load/vec4 v000001f5681895a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5681895a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f568188f60, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001f568124ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f5681895a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001f5681895a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001f5681895a0_0;
    %load/vec4a v000001f568188f60, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001f5681895a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001f5681895a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f5681895a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001f5681504f0;
T_10 ;
    %wait E_000001f568149380;
    %load/vec4 v000001f5681c40d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f5681c4850_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f5681c4850_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f5681c4850_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f5681501d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5681c4030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5681c5890_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001f5681501d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001f5681c4030_0;
    %inv;
    %assign/vec4 v000001f5681c4030_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f5681501d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f5681c5890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f5681c5890_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001f5681c5a70_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
