
led_elf:     file format elf32-littlearm


Disassembly of section .text:

00000020 <__start>:
  20:	ea000012 	b	70 <reset>
  24:	e59ff014 	ldr	pc, [pc, #20]	; 40 <_undefined_instruction>
  28:	e59ff014 	ldr	pc, [pc, #20]	; 44 <_software_interrupt>
  2c:	e59ff014 	ldr	pc, [pc, #20]	; 48 <_prefetch_abort>
  30:	e59ff014 	ldr	pc, [pc, #20]	; 4c <_data_abort>
  34:	e59ff014 	ldr	pc, [pc, #20]	; 50 <_not_used>
  38:	e59ff014 	ldr	pc, [pc, #20]	; 54 <_irq>
  3c:	e59ff014 	ldr	pc, [pc, #20]	; 58 <_fiq>

00000040 <_undefined_instruction>:
  40:	00000040 	andeq	r0, r0, r0, asr #32

00000044 <_software_interrupt>:
  44:	00000044 	andeq	r0, r0, r4, asr #32

00000048 <_prefetch_abort>:
  48:	00000048 	andeq	r0, r0, r8, asr #32

0000004c <_data_abort>:
  4c:	0000004c 	andeq	r0, r0, ip, asr #32

00000050 <_not_used>:
  50:	00000050 	andeq	r0, r0, r0, asr r0

00000054 <_irq>:
  54:	00000054 	andeq	r0, r0, r4, asr r0

00000058 <_fiq>:
  58:	00000058 	andeq	r0, r0, r8, asr r0

0000005c <_pad>:
  5c:	12345678 	eorsne	r5, r4, #125829120	; 0x7800000

00000060 <_TEXT_BASE>:
  60:	4a000000 	bmi	68 <_bss_end_ofs>

00000064 <_bss_start_ofs>:
  64:	4fffffe0 	svcmi	0x00ffffe0

00000068 <_bss_end_ofs>:
  68:	4fffffe0 	svcmi	0x00ffffe0

0000006c <_end_ofs>:
  6c:	0000029c 	muleq	r0, ip, r2

00000070 <reset>:
  70:	e10f0000 	mrs	r0, CPSR
  74:	e200101f 	and	r1, r0, #31
  78:	e331001a 	teq	r1, #26
  7c:	13c0001f 	bicne	r0, r0, #31
  80:	13800013 	orrne	r0, r0, #19
  84:	e38000c0 	orr	r0, r0, #192	; 0xc0
  88:	e129f000 	msr	CPSR_fc, r0
  8c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  90:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  94:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  98:	e59f005c 	ldr	r0, [pc, #92]	; fc <cpu_init_crit+0xc>
  9c:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
  a0:	eb000002 	bl	b0 <cpu_init_cp15>
  a4:	eb000011 	bl	f0 <cpu_init_crit>
  a8:	eb00004e 	bl	1e8 <main>
  ac:	e1a00000 	nop			; (mov r0, r0)

000000b0 <cpu_init_cp15>:
  b0:	e3a00000 	mov	r0, #0
  b4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
  b8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
  bc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
  c0:	ee070f9a 	mcr	15, 0, r0, cr7, cr10, {4}
  c4:	ee070f95 	mcr	15, 0, r0, cr7, cr5, {4}
  c8:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
  cc:	e3c00a02 	bic	r0, r0, #8192	; 0x2000
  d0:	e3c00007 	bic	r0, r0, #7
  d4:	e3800002 	orr	r0, r0, #2
  d8:	e3800b02 	orr	r0, r0, #2048	; 0x800
  dc:	e3800a01 	orr	r0, r0, #4096	; 0x1000
  e0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
  e4:	e1a0f00e 	mov	pc, lr
  e8:	e1a00000 	nop			; (mov r0, r0)
  ec:	e1a00000 	nop			; (mov r0, r0)

000000f0 <cpu_init_crit>:
  f0:	e3a0d902 	mov	sp, #32768	; 0x8000
  f4:	e3cdd007 	bic	sp, sp, #7
  f8:	e1a0f00e 	mov	pc, lr
  fc:	00000020 	andeq	r0, r0, r0, lsr #32

00000100 <gpio_init>:
 100:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 104:	e28db000 	add	fp, sp, #0
 108:	e59f306c 	ldr	r3, [pc, #108]	; 17c <gpio_init+0x7c>
 10c:	e59f206c 	ldr	r2, [pc, #108]	; 180 <gpio_init+0x80>
 110:	e5832000 	str	r2, [r3]
 114:	e59f2068 	ldr	r2, [pc, #104]	; 184 <gpio_init+0x84>
 118:	e59f3064 	ldr	r3, [pc, #100]	; 184 <gpio_init+0x84>
 11c:	e5933000 	ldr	r3, [r3]
 120:	e3833201 	orr	r3, r3, #268435456	; 0x10000000
 124:	e3833e11 	orr	r3, r3, #272	; 0x110
 128:	e5823000 	str	r3, [r2]
 12c:	e59f3054 	ldr	r3, [pc, #84]	; 188 <gpio_init+0x88>
 130:	e59f2050 	ldr	r2, [pc, #80]	; 188 <gpio_init+0x88>
 134:	e5922000 	ldr	r2, [r2]
 138:	e3822001 	orr	r2, r2, #1
 13c:	e5832000 	str	r2, [r3]
 140:	e59f3044 	ldr	r3, [pc, #68]	; 18c <gpio_init+0x8c>
 144:	e3e02000 	mvn	r2, #0
 148:	e5832000 	str	r2, [r3]
 14c:	e59f303c 	ldr	r3, [pc, #60]	; 190 <gpio_init+0x90>
 150:	e3e02000 	mvn	r2, #0
 154:	e5832000 	str	r2, [r3]
 158:	e59f3034 	ldr	r3, [pc, #52]	; 194 <gpio_init+0x94>
 15c:	e59f2034 	ldr	r2, [pc, #52]	; 198 <gpio_init+0x98>
 160:	e5832000 	str	r2, [r3]
 164:	e59f3030 	ldr	r3, [pc, #48]	; 19c <gpio_init+0x9c>
 168:	e59f2028 	ldr	r2, [pc, #40]	; 198 <gpio_init+0x98>
 16c:	e5832000 	str	r2, [r3]
 170:	e28bd000 	add	sp, fp, #0
 174:	e8bd0800 	pop	{fp}
 178:	e12fff1e 	bx	lr
 17c:	01c208fc 	strdeq	r0, [r2, #140]	; 0x8c
 180:	11111111 	tstne	r1, r1, lsl r1
 184:	01c20900 	biceq	r0, r2, r0, lsl #18
 188:	01c20904 	biceq	r0, r2, r4, lsl #18
 18c:	01c20910 	biceq	r0, r2, r0, lsl r9
 190:	01c20914 	biceq	r0, r2, r4, lsl r9
 194:	01c20918 	biceq	r0, r2, r8, lsl r9
 198:	55555555 	ldrbpl	r5, [r5, #-1365]	; 0x555
 19c:	01c2091c 	biceq	r0, r2, ip, lsl r9

000001a0 <delay>:
 1a0:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 1a4:	e28db000 	add	fp, sp, #0
 1a8:	e24dd014 	sub	sp, sp, #20
 1ac:	e50b0010 	str	r0, [fp, #-16]
 1b0:	e51b3010 	ldr	r3, [fp, #-16]
 1b4:	e50b3008 	str	r3, [fp, #-8]
 1b8:	e51b3008 	ldr	r3, [fp, #-8]
 1bc:	e3530000 	cmp	r3, #0
 1c0:	03a02000 	moveq	r2, #0
 1c4:	13a02001 	movne	r2, #1
 1c8:	e20220ff 	and	r2, r2, #255	; 0xff
 1cc:	e2433001 	sub	r3, r3, #1
 1d0:	e50b3008 	str	r3, [fp, #-8]
 1d4:	e3520000 	cmp	r2, #0
 1d8:	1afffff6 	bne	1b8 <delay+0x18>
 1dc:	e28bd000 	add	sp, fp, #0
 1e0:	e8bd0800 	pop	{fp}
 1e4:	e12fff1e 	bx	lr

000001e8 <main>:
 1e8:	e92d4800 	push	{fp, lr}
 1ec:	e28db004 	add	fp, sp, #4
 1f0:	e24dd008 	sub	sp, sp, #8
 1f4:	eb00001a 	bl	264 <clock_init>
 1f8:	ebffffc0 	bl	100 <gpio_init>
 1fc:	e59f3024 	ldr	r3, [pc, #36]	; 228 <main+0x40>
 200:	e59f2024 	ldr	r2, [pc, #36]	; 22c <main+0x44>
 204:	e5832000 	str	r2, [r3]
 208:	e59f0020 	ldr	r0, [pc, #32]	; 230 <main+0x48>
 20c:	ebffffe3 	bl	1a0 <delay>
 210:	e59f3010 	ldr	r3, [pc, #16]	; 228 <main+0x40>
 214:	e59f2018 	ldr	r2, [pc, #24]	; 234 <main+0x4c>
 218:	e5832000 	str	r2, [r3]
 21c:	e59f000c 	ldr	r0, [pc, #12]	; 230 <main+0x48>
 220:	ebffffde 	bl	1a0 <delay>
 224:	eafffff4 	b	1fc <main+0x14>
 228:	01c2090c 	biceq	r0, r2, ip, lsl #18
 22c:	0fff0000 	svceq	0x00ff0000
 230:	000186a0 	andeq	r8, r1, r0, lsr #13
 234:	0000ffff 	strdeq	pc, [r0], -pc

00000238 <sdelay>:
 238:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
 23c:	e28db000 	add	fp, sp, #0
 240:	e24dd00c 	sub	sp, sp, #12
 244:	e50b0008 	str	r0, [fp, #-8]
 248:	e51b3008 	ldr	r3, [fp, #-8]
 24c:	e2533001 	subs	r3, r3, #1
 250:	1afffffd 	bne	24c <sdelay+0x14>
 254:	e50b3008 	str	r3, [fp, #-8]
 258:	e28bd000 	add	sp, fp, #0
 25c:	e8bd0800 	pop	{fp}
 260:	e12fff1e 	bx	lr

00000264 <clock_init>:
 264:	e92d4800 	push	{fp, lr}
 268:	e28db004 	add	fp, sp, #4
 26c:	e59f3034 	ldr	r3, [pc, #52]	; 2a8 <clock_init+0x44>
 270:	e59f2034 	ldr	r2, [pc, #52]	; 2ac <clock_init+0x48>
 274:	e5832000 	str	r2, [r3]
 278:	e3a000c8 	mov	r0, #200	; 0xc8
 27c:	ebffffed 	bl	238 <sdelay>
 280:	e59f3028 	ldr	r3, [pc, #40]	; 2b0 <clock_init+0x4c>
 284:	e3a02802 	mov	r2, #131072	; 0x20000
 288:	e5832000 	str	r2, [r3]
 28c:	e59f3020 	ldr	r3, [pc, #32]	; 2b4 <clock_init+0x50>
 290:	e3a02000 	mov	r2, #0
 294:	e5832000 	str	r2, [r3]
 298:	e59f3018 	ldr	r3, [pc, #24]	; 2b8 <clock_init+0x54>
 29c:	e3a02801 	mov	r2, #65536	; 0x10000
 2a0:	e5832000 	str	r2, [r3]
 2a4:	e8bd8800 	pop	{fp, pc}
 2a8:	01c20000 	biceq	r0, r2, r0
 2ac:	80001420 	andhi	r1, r0, r0, lsr #8
 2b0:	01c20054 	biceq	r0, r2, r4, asr r0
 2b4:	01c20058 	biceq	r0, r2, r8, asr r0
 2b8:	01c2006c 	biceq	r0, r2, ip, rrx

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002641 	andeq	r2, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000001c 	andeq	r0, r0, ip, lsl r0
  10:	45543505 	ldrbmi	r3, [r4, #-1285]	; 0x505
  14:	08040600 	stmdaeq	r4, {r9, sl}
  18:	12010901 	andne	r0, r1, #16384	; 0x4000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0x404
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	Address 0x00000024 is out of bounds.


Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5328203a 	teqpl	r8, #58	; 0x3a
   8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
   c:	20797265 	rsbscs	r7, r9, r5, ror #4
  10:	202b2b47 	eorcs	r2, fp, r7, asr #22
  14:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0x94c
  18:	30303220 	eorscc	r3, r0, r0, lsr #4
  1c:	2d337139 	ldfcss	f7, [r3, #-228]!	; 0xffffff1c
  20:	20293736 	eorcs	r3, r9, r6, lsr r7
  24:	2e342e34 	mrccs	14, 1, r2, cr4, cr4, {1}
  28:	47000031 	smladxmi	r0, r1, r0, r0
  2c:	203a4343 	eorscs	r4, sl, r3, asr #6
  30:	756f5328 	strbvc	r5, [pc, #-808]!	; fffffd10 <__bss_end+0xaffffd10>
  34:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
  38:	2b472079 	blcs	11c8224 <__image_copy_end+0x11c7f68>
  3c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
  40:	32206574 	eorcc	r6, r0, #486539264	; 0x1d000000
  44:	71393030 	teqvc	r9, r0, lsr r0
  48:	37362d33 	undefined instruction 0x37362d33
  4c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  50:	00312e34 	eorseq	r2, r1, r4, lsr lr
