// Seed: 200567353
module module_0;
  logic id_0;
  generate
    assign {id_0, id_0} = 1;
    begin
      logic id_1;
      assign id_1 = 1 || 1;
      logic id_2 = id_2 & id_1 + &1, id_3;
    end
  endgenerate
endmodule
