[INF:CM0023] Creating log file "/home/alain/uhdm2rtlil/test/simple_hierarchy/slpp_all/surelog.log".
[WRN:PA0205] /home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv:1:1: No timescale set for "submodule".
[WRN:PA0205] /home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv:15:1: No timescale set for "simple_hierarchy".
[INF:CP0300] Compilation...
[INF:CP0303] /home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv:15:1: Compile module "work@simple_hierarchy".
[INF:CP0303] /home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv:1:1: Compile module "work@submodule".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] /home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv:15:1: Top level module "work@simple_hierarchy".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 4.
[NTE:EL0511] Nb leaf instances: 3.
[INF:UH0706] Creating UHDM Model...
[INF:UH0708] Writing UHDM DB: /home/alain/uhdm2rtlil/test/simple_hierarchy/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: /home/alain/uhdm2rtlil/test/simple_hierarchy/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: /home/alain/uhdm2rtlil/test/simple_hierarchy/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@simple_hierarchy)
|vpiName:work@simple_hierarchy
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallModules:
\_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiFullName:work@simple_hierarchy
  |vpiDefName:work@simple_hierarchy
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a1
    |vpiFullName:work@simple_hierarchy.a1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b1
    |vpiFullName:work@simple_hierarchy.b1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c1
    |vpiFullName:work@simple_hierarchy.c1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a2
    |vpiFullName:work@simple_hierarchy.a2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b2
    |vpiFullName:work@simple_hierarchy.b2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c2
    |vpiFullName:work@simple_hierarchy.c2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a3
    |vpiFullName:work@simple_hierarchy.a3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b3
    |vpiFullName:work@simple_hierarchy.b3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c3
    |vpiFullName:work@simple_hierarchy.c3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out1
    |vpiFullName:work@simple_hierarchy.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out2
    |vpiFullName:work@simple_hierarchy.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out3
    |vpiFullName:work@simple_hierarchy.out3
    |vpiNetType:1
  |vpiPort:
  \_port: (a1), line:16:24, endln:16:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a1.a1), line:16:24, endln:16:26
      |vpiParent:
      \_port: (a1), line:16:24, endln:16:26
      |vpiName:a1
      |vpiFullName:work@simple_hierarchy.a1.a1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a1)
      |vpiParent:
      \_port: (a1), line:16:24, endln:16:26
      |vpiFullName:work@simple_hierarchy.a1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (b1), line:16:28, endln:16:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b1.b1), line:16:28, endln:16:30
      |vpiParent:
      \_port: (b1), line:16:28, endln:16:30
      |vpiName:b1
      |vpiFullName:work@simple_hierarchy.b1.b1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b1)
      |vpiParent:
      \_port: (b1), line:16:28, endln:16:30
      |vpiFullName:work@simple_hierarchy.b1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (c1), line:16:32, endln:16:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c1.c1), line:16:32, endln:16:34
      |vpiParent:
      \_port: (c1), line:16:32, endln:16:34
      |vpiName:c1
      |vpiFullName:work@simple_hierarchy.c1.c1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c1)
      |vpiParent:
      \_port: (c1), line:16:32, endln:16:34
      |vpiFullName:work@simple_hierarchy.c1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (a2), line:17:24, endln:17:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a2.a2), line:17:24, endln:17:26
      |vpiParent:
      \_port: (a2), line:17:24, endln:17:26
      |vpiName:a2
      |vpiFullName:work@simple_hierarchy.a2.a2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a2)
      |vpiParent:
      \_port: (a2), line:17:24, endln:17:26
      |vpiFullName:work@simple_hierarchy.a2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (b2), line:17:28, endln:17:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b2.b2), line:17:28, endln:17:30
      |vpiParent:
      \_port: (b2), line:17:28, endln:17:30
      |vpiName:b2
      |vpiFullName:work@simple_hierarchy.b2.b2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b2)
      |vpiParent:
      \_port: (b2), line:17:28, endln:17:30
      |vpiFullName:work@simple_hierarchy.b2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (c2), line:17:32, endln:17:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c2.c2), line:17:32, endln:17:34
      |vpiParent:
      \_port: (c2), line:17:32, endln:17:34
      |vpiName:c2
      |vpiFullName:work@simple_hierarchy.c2.c2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c2)
      |vpiParent:
      \_port: (c2), line:17:32, endln:17:34
      |vpiFullName:work@simple_hierarchy.c2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (a3), line:18:24, endln:18:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a3.a3), line:18:24, endln:18:26
      |vpiParent:
      \_port: (a3), line:18:24, endln:18:26
      |vpiName:a3
      |vpiFullName:work@simple_hierarchy.a3.a3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a3)
      |vpiParent:
      \_port: (a3), line:18:24, endln:18:26
      |vpiFullName:work@simple_hierarchy.a3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (b3), line:18:28, endln:18:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b3.b3), line:18:28, endln:18:30
      |vpiParent:
      \_port: (b3), line:18:28, endln:18:30
      |vpiName:b3
      |vpiFullName:work@simple_hierarchy.b3.b3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b3)
      |vpiParent:
      \_port: (b3), line:18:28, endln:18:30
      |vpiFullName:work@simple_hierarchy.b3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (c3), line:18:32, endln:18:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c3.c3), line:18:32, endln:18:34
      |vpiParent:
      \_port: (c3), line:18:32, endln:18:34
      |vpiName:c3
      |vpiFullName:work@simple_hierarchy.c3.c3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c3)
      |vpiParent:
      \_port: (c3), line:18:32, endln:18:34
      |vpiFullName:work@simple_hierarchy.c3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (out1), line:19:24, endln:19:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out1.out1), line:19:24, endln:19:28
      |vpiParent:
      \_port: (out1), line:19:24, endln:19:28
      |vpiName:out1
      |vpiFullName:work@simple_hierarchy.out1.out1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out1)
      |vpiParent:
      \_port: (out1), line:19:24, endln:19:28
      |vpiFullName:work@simple_hierarchy.out1
      |vpiActual:
      \_logic_typespec: , line:19:12, endln:19:22
  |vpiPort:
  \_port: (out2), line:20:24, endln:20:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out2.out2), line:20:24, endln:20:28
      |vpiParent:
      \_port: (out2), line:20:24, endln:20:28
      |vpiName:out2
      |vpiFullName:work@simple_hierarchy.out2.out2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out2)
      |vpiParent:
      \_port: (out2), line:20:24, endln:20:28
      |vpiFullName:work@simple_hierarchy.out2
      |vpiActual:
      \_logic_typespec: , line:20:12, endln:20:22
  |vpiPort:
  \_port: (out3), line:21:24, endln:21:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out3.out3), line:21:24, endln:21:28
      |vpiParent:
      \_port: (out3), line:21:24, endln:21:28
      |vpiName:out3
      |vpiFullName:work@simple_hierarchy.out3.out3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out3)
      |vpiParent:
      \_port: (out3), line:21:24, endln:21:28
      |vpiFullName:work@simple_hierarchy.out3
      |vpiActual:
      \_logic_typespec: , line:21:12, endln:21:23
  |vpiRefModule:
  \_ref_module: work@submodule (inst1), line:25:28, endln:25:33
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst1
    |vpiDefName:work@submodule
    |vpiActual:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiPort:
    \_port: (a), line:26:9, endln:26:15
      |vpiParent:
      \_ref_module: work@submodule (inst1), line:25:28, endln:25:33
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst1.a.a1), line:26:12, endln:26:14
        |vpiParent:
        \_port: (a), line:26:9, endln:26:15
        |vpiName:a1
        |vpiFullName:work@simple_hierarchy.inst1.a.a1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
    |vpiPort:
    \_port: (b), line:27:9, endln:27:15
      |vpiParent:
      \_ref_module: work@submodule (inst1), line:25:28, endln:25:33
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst1.b.b1), line:27:12, endln:27:14
        |vpiParent:
        \_port: (b), line:27:9, endln:27:15
        |vpiName:b1
        |vpiFullName:work@simple_hierarchy.inst1.b.b1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
    |vpiPort:
    \_port: (c), line:28:9, endln:28:15
      |vpiParent:
      \_ref_module: work@submodule (inst1), line:25:28, endln:25:33
      |vpiName:c
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst1.c.c1), line:28:12, endln:28:14
        |vpiParent:
        \_port: (c), line:28:9, endln:28:15
        |vpiName:c1
        |vpiFullName:work@simple_hierarchy.inst1.c.c1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
    |vpiPort:
    \_port: (out), line:29:9, endln:29:19
      |vpiParent:
      \_ref_module: work@submodule (inst1), line:25:28, endln:25:33
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst1.out.out1), line:29:14, endln:29:18
        |vpiParent:
        \_port: (out), line:29:9, endln:29:19
        |vpiName:out1
        |vpiFullName:work@simple_hierarchy.inst1.out.out1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
  |vpiRefModule:
  \_ref_module: work@submodule (inst2), line:33:28, endln:33:33
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst2
    |vpiDefName:work@submodule
    |vpiActual:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiPort:
    \_port: (a), line:34:9, endln:34:15
      |vpiParent:
      \_ref_module: work@submodule (inst2), line:33:28, endln:33:33
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst2.a.a2), line:34:12, endln:34:14
        |vpiParent:
        \_port: (a), line:34:9, endln:34:15
        |vpiName:a2
        |vpiFullName:work@simple_hierarchy.inst2.a.a2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
    |vpiPort:
    \_port: (b), line:35:9, endln:35:15
      |vpiParent:
      \_ref_module: work@submodule (inst2), line:33:28, endln:33:33
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst2.b.b2), line:35:12, endln:35:14
        |vpiParent:
        \_port: (b), line:35:9, endln:35:15
        |vpiName:b2
        |vpiFullName:work@simple_hierarchy.inst2.b.b2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
    |vpiPort:
    \_port: (c), line:36:9, endln:36:15
      |vpiParent:
      \_ref_module: work@submodule (inst2), line:33:28, endln:33:33
      |vpiName:c
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst2.c.c2), line:36:12, endln:36:14
        |vpiParent:
        \_port: (c), line:36:9, endln:36:15
        |vpiName:c2
        |vpiFullName:work@simple_hierarchy.inst2.c.c2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
    |vpiPort:
    \_port: (out), line:37:9, endln:37:19
      |vpiParent:
      \_ref_module: work@submodule (inst2), line:33:28, endln:33:33
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst2.out.out2), line:37:14, endln:37:18
        |vpiParent:
        \_port: (out), line:37:9, endln:37:19
        |vpiName:out2
        |vpiFullName:work@simple_hierarchy.inst2.out.out2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
  |vpiRefModule:
  \_ref_module: work@submodule (inst3), line:41:29, endln:41:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst3
    |vpiDefName:work@submodule
    |vpiActual:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiPort:
    \_port: (a), line:42:9, endln:42:15
      |vpiParent:
      \_ref_module: work@submodule (inst3), line:41:29, endln:41:34
      |vpiName:a
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst3.a.a3), line:42:12, endln:42:14
        |vpiParent:
        \_port: (a), line:42:9, endln:42:15
        |vpiName:a3
        |vpiFullName:work@simple_hierarchy.inst3.a.a3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
    |vpiPort:
    \_port: (b), line:43:9, endln:43:15
      |vpiParent:
      \_ref_module: work@submodule (inst3), line:41:29, endln:41:34
      |vpiName:b
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst3.b.b3), line:43:12, endln:43:14
        |vpiParent:
        \_port: (b), line:43:9, endln:43:15
        |vpiName:b3
        |vpiFullName:work@simple_hierarchy.inst3.b.b3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
    |vpiPort:
    \_port: (c), line:44:9, endln:44:15
      |vpiParent:
      \_ref_module: work@submodule (inst3), line:41:29, endln:41:34
      |vpiName:c
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst3.c.c3), line:44:12, endln:44:14
        |vpiParent:
        \_port: (c), line:44:9, endln:44:15
        |vpiName:c3
        |vpiFullName:work@simple_hierarchy.inst3.c.c3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
    |vpiPort:
    \_port: (out), line:45:9, endln:45:19
      |vpiParent:
      \_ref_module: work@submodule (inst3), line:41:29, endln:41:34
      |vpiName:out
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.inst3.out.out3), line:45:14, endln:45:18
        |vpiParent:
        \_port: (out), line:45:9, endln:45:19
        |vpiName:out3
        |vpiFullName:work@simple_hierarchy.inst3.out.out3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
|uhdmallModules:
\_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
  |vpiParent:
  \_design: (work@simple_hierarchy)
  |vpiFullName:work@submodule
  |vpiParameter:
  \_parameter: (work@submodule.WIDTH), line:2:15, endln:2:20
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@submodule.WIDTH)
      |vpiParent:
      \_parameter: (work@submodule.WIDTH), line:2:15, endln:2:20
      |vpiFullName:work@submodule.WIDTH
      |vpiActual:
      \_int_typespec: , line:2:5, endln:2:24
    |vpiName:WIDTH
    |vpiFullName:work@submodule.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:15, endln:2:24
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_param_assign: , line:2:15, endln:2:24
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@submodule)
        |vpiParent:
        \_constant: , line:2:23, endln:2:24
        |vpiFullName:work@submodule
        |vpiActual:
        \_int_typespec: , line:2:5, endln:2:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@submodule.WIDTH), line:2:15, endln:2:20
  |vpiDefName:work@submodule
  |vpiNet:
  \_logic_net: (work@submodule.a), line:4:29, endln:4:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:a
    |vpiFullName:work@submodule.a
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@submodule.b), line:5:29, endln:5:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:b
    |vpiFullName:work@submodule.b
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@submodule.c), line:6:29, endln:6:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:c
    |vpiFullName:work@submodule.c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@submodule.out), line:7:29, endln:7:32
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:out
    |vpiFullName:work@submodule.out
    |vpiNetType:1
  |vpiPort:
  \_port: (a), line:4:29, endln:4:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:a
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@submodule.a.a), line:4:29, endln:4:30
      |vpiParent:
      \_port: (a), line:4:29, endln:4:30
      |vpiName:a
      |vpiFullName:work@submodule.a.a
      |vpiActual:
      \_logic_net: (work@submodule.a), line:4:29, endln:4:30
    |vpiTypedef:
    \_ref_typespec: (work@submodule.a)
      |vpiParent:
      \_port: (a), line:4:29, endln:4:30
      |vpiFullName:work@submodule.a
      |vpiActual:
      \_logic_typespec: , line:4:12, endln:4:28
  |vpiPort:
  \_port: (b), line:5:29, endln:5:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@submodule.b.b), line:5:29, endln:5:30
      |vpiParent:
      \_port: (b), line:5:29, endln:5:30
      |vpiName:b
      |vpiFullName:work@submodule.b.b
      |vpiActual:
      \_logic_net: (work@submodule.b), line:5:29, endln:5:30
    |vpiTypedef:
    \_ref_typespec: (work@submodule.b)
      |vpiParent:
      \_port: (b), line:5:29, endln:5:30
      |vpiFullName:work@submodule.b
      |vpiActual:
      \_logic_typespec: , line:5:12, endln:5:28
  |vpiPort:
  \_port: (c), line:6:29, endln:6:30
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:c
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@submodule.c.c), line:6:29, endln:6:30
      |vpiParent:
      \_port: (c), line:6:29, endln:6:30
      |vpiName:c
      |vpiFullName:work@submodule.c.c
      |vpiActual:
      \_logic_net: (work@submodule.c), line:6:29, endln:6:30
    |vpiTypedef:
    \_ref_typespec: (work@submodule.c)
      |vpiParent:
      \_port: (c), line:6:29, endln:6:30
      |vpiFullName:work@submodule.c
      |vpiActual:
      \_logic_typespec: , line:6:12, endln:6:28
  |vpiPort:
  \_port: (out), line:7:29, endln:7:32
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@submodule.out.out), line:7:29, endln:7:32
      |vpiParent:
      \_port: (out), line:7:29, endln:7:32
      |vpiName:out
      |vpiFullName:work@submodule.out.out
      |vpiActual:
      \_logic_net: (work@submodule.out), line:7:29, endln:7:32
    |vpiTypedef:
    \_ref_typespec: (work@submodule.out)
      |vpiParent:
      \_port: (out), line:7:29, endln:7:32
      |vpiFullName:work@submodule.out
      |vpiActual:
      \_logic_typespec: , line:7:12, endln:7:28
  |vpiContAssign:
  \_cont_assign: , line:11:12, endln:11:27
    |vpiParent:
    \_module_inst: work@submodule (work@submodule), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:1:1, endln:13:10
    |vpiRhs:
    \_operation: , line:11:18, endln:11:27
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:27
      |vpiOpType:28
      |vpiOperand:
      \_operation: , line:11:18, endln:11:23
        |vpiParent:
        \_operation: , line:11:18, endln:11:27
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@submodule.a), line:11:18, endln:11:19
          |vpiParent:
          \_operation: , line:11:18, endln:11:23
          |vpiName:a
          |vpiFullName:work@submodule.a
          |vpiActual:
          \_logic_net: (work@submodule.a), line:4:29, endln:4:30
        |vpiOperand:
        \_ref_obj: (work@submodule.b), line:11:22, endln:11:23
          |vpiParent:
          \_operation: , line:11:18, endln:11:23
          |vpiName:b
          |vpiFullName:work@submodule.b
          |vpiActual:
          \_logic_net: (work@submodule.b), line:5:29, endln:5:30
      |vpiOperand:
      \_ref_obj: (work@submodule.c), line:11:26, endln:11:27
        |vpiParent:
        \_operation: , line:11:18, endln:11:27
        |vpiName:c
        |vpiFullName:work@submodule.c
        |vpiActual:
        \_logic_net: (work@submodule.c), line:6:29, endln:6:30
    |vpiLhs:
    \_ref_obj: (work@submodule.out), line:11:12, endln:11:15
      |vpiParent:
      \_cont_assign: , line:11:12, endln:11:27
      |vpiName:out
      |vpiFullName:work@submodule.out
      |vpiActual:
      \_logic_net: (work@submodule.out), line:7:29, endln:7:32
|uhdmtopModules:
\_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
  |vpiName:work@simple_hierarchy
  |vpiDefName:work@simple_hierarchy
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.a1)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
      |vpiFullName:work@simple_hierarchy.a1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
    |vpiName:a1
    |vpiFullName:work@simple_hierarchy.a1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.b1)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
      |vpiFullName:work@simple_hierarchy.b1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
    |vpiName:b1
    |vpiFullName:work@simple_hierarchy.b1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.c1)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
      |vpiFullName:work@simple_hierarchy.c1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
    |vpiName:c1
    |vpiFullName:work@simple_hierarchy.c1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.a2)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
      |vpiFullName:work@simple_hierarchy.a2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
    |vpiName:a2
    |vpiFullName:work@simple_hierarchy.a2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.b2)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
      |vpiFullName:work@simple_hierarchy.b2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
    |vpiName:b2
    |vpiFullName:work@simple_hierarchy.b2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.c2)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
      |vpiFullName:work@simple_hierarchy.c2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
    |vpiName:c2
    |vpiFullName:work@simple_hierarchy.c2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.a3)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
      |vpiFullName:work@simple_hierarchy.a3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
    |vpiName:a3
    |vpiFullName:work@simple_hierarchy.a3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.b3)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
      |vpiFullName:work@simple_hierarchy.b3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
    |vpiName:b3
    |vpiFullName:work@simple_hierarchy.b3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.c3)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
      |vpiFullName:work@simple_hierarchy.c3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
    |vpiName:c3
    |vpiFullName:work@simple_hierarchy.c3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.out1)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
      |vpiFullName:work@simple_hierarchy.out1
      |vpiActual:
      \_logic_typespec: , line:19:12, endln:19:22
    |vpiName:out1
    |vpiFullName:work@simple_hierarchy.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.out2)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
      |vpiFullName:work@simple_hierarchy.out2
      |vpiActual:
      \_logic_typespec: , line:20:12, endln:20:22
    |vpiName:out2
    |vpiFullName:work@simple_hierarchy.out2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiTypespec:
    \_ref_typespec: (work@simple_hierarchy.out3)
      |vpiParent:
      \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
      |vpiFullName:work@simple_hierarchy.out3
      |vpiActual:
      \_logic_typespec: , line:21:12, endln:21:23
    |vpiName:out3
    |vpiFullName:work@simple_hierarchy.out3
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (a1), line:16:24, endln:16:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a1), line:16:24, endln:16:26
      |vpiParent:
      \_port: (a1), line:16:24, endln:16:26
      |vpiName:a1
      |vpiFullName:work@simple_hierarchy.a1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a1)
      |vpiParent:
      \_port: (a1), line:16:24, endln:16:26
      |vpiFullName:work@simple_hierarchy.a1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (b1), line:16:28, endln:16:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b1), line:16:28, endln:16:30
      |vpiParent:
      \_port: (b1), line:16:28, endln:16:30
      |vpiName:b1
      |vpiFullName:work@simple_hierarchy.b1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b1)
      |vpiParent:
      \_port: (b1), line:16:28, endln:16:30
      |vpiFullName:work@simple_hierarchy.b1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (c1), line:16:32, endln:16:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c1), line:16:32, endln:16:34
      |vpiParent:
      \_port: (c1), line:16:32, endln:16:34
      |vpiName:c1
      |vpiFullName:work@simple_hierarchy.c1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c1)
      |vpiParent:
      \_port: (c1), line:16:32, endln:16:34
      |vpiFullName:work@simple_hierarchy.c1
      |vpiActual:
      \_logic_typespec: , line:16:12, endln:16:22
  |vpiPort:
  \_port: (a2), line:17:24, endln:17:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a2), line:17:24, endln:17:26
      |vpiParent:
      \_port: (a2), line:17:24, endln:17:26
      |vpiName:a2
      |vpiFullName:work@simple_hierarchy.a2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a2)
      |vpiParent:
      \_port: (a2), line:17:24, endln:17:26
      |vpiFullName:work@simple_hierarchy.a2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (b2), line:17:28, endln:17:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b2), line:17:28, endln:17:30
      |vpiParent:
      \_port: (b2), line:17:28, endln:17:30
      |vpiName:b2
      |vpiFullName:work@simple_hierarchy.b2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b2)
      |vpiParent:
      \_port: (b2), line:17:28, endln:17:30
      |vpiFullName:work@simple_hierarchy.b2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (c2), line:17:32, endln:17:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c2), line:17:32, endln:17:34
      |vpiParent:
      \_port: (c2), line:17:32, endln:17:34
      |vpiName:c2
      |vpiFullName:work@simple_hierarchy.c2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c2)
      |vpiParent:
      \_port: (c2), line:17:32, endln:17:34
      |vpiFullName:work@simple_hierarchy.c2
      |vpiActual:
      \_logic_typespec: , line:17:12, endln:17:22
  |vpiPort:
  \_port: (a3), line:18:24, endln:18:26
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:a3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.a3), line:18:24, endln:18:26
      |vpiParent:
      \_port: (a3), line:18:24, endln:18:26
      |vpiName:a3
      |vpiFullName:work@simple_hierarchy.a3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.a3)
      |vpiParent:
      \_port: (a3), line:18:24, endln:18:26
      |vpiFullName:work@simple_hierarchy.a3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (b3), line:18:28, endln:18:30
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:b3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.b3), line:18:28, endln:18:30
      |vpiParent:
      \_port: (b3), line:18:28, endln:18:30
      |vpiName:b3
      |vpiFullName:work@simple_hierarchy.b3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.b3)
      |vpiParent:
      \_port: (b3), line:18:28, endln:18:30
      |vpiFullName:work@simple_hierarchy.b3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (c3), line:18:32, endln:18:34
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:c3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.c3), line:18:32, endln:18:34
      |vpiParent:
      \_port: (c3), line:18:32, endln:18:34
      |vpiName:c3
      |vpiFullName:work@simple_hierarchy.c3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.c3)
      |vpiParent:
      \_port: (c3), line:18:32, endln:18:34
      |vpiFullName:work@simple_hierarchy.c3
      |vpiActual:
      \_logic_typespec: , line:18:12, endln:18:23
  |vpiPort:
  \_port: (out1), line:19:24, endln:19:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out1), line:19:24, endln:19:28
      |vpiParent:
      \_port: (out1), line:19:24, endln:19:28
      |vpiName:out1
      |vpiFullName:work@simple_hierarchy.out1
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out1)
      |vpiParent:
      \_port: (out1), line:19:24, endln:19:28
      |vpiFullName:work@simple_hierarchy.out1
      |vpiActual:
      \_logic_typespec: , line:19:12, endln:19:22
  |vpiPort:
  \_port: (out2), line:20:24, endln:20:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out2), line:20:24, endln:20:28
      |vpiParent:
      \_port: (out2), line:20:24, endln:20:28
      |vpiName:out2
      |vpiFullName:work@simple_hierarchy.out2
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out2)
      |vpiParent:
      \_port: (out2), line:20:24, endln:20:28
      |vpiFullName:work@simple_hierarchy.out2
      |vpiActual:
      \_logic_typespec: , line:20:12, endln:20:22
  |vpiPort:
  \_port: (out3), line:21:24, endln:21:28
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:out3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@simple_hierarchy.out3), line:21:24, endln:21:28
      |vpiParent:
      \_port: (out3), line:21:24, endln:21:28
      |vpiName:out3
      |vpiFullName:work@simple_hierarchy.out3
      |vpiActual:
      \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
    |vpiTypedef:
    \_ref_typespec: (work@simple_hierarchy.out3)
      |vpiParent:
      \_port: (out3), line:21:24, endln:21:28
      |vpiFullName:work@simple_hierarchy.out3
      |vpiActual:
      \_logic_typespec: , line:21:12, endln:21:23
  |vpiModule:
  \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst1
    |vpiFullName:work@simple_hierarchy.inst1
    |vpiParameter:
    \_parameter: (work@simple_hierarchy.inst1.WIDTH), line:2:15, endln:2:20
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst1.WIDTH)
        |vpiParent:
        \_parameter: (work@simple_hierarchy.inst1.WIDTH), line:2:15, endln:2:20
        |vpiFullName:work@simple_hierarchy.inst1.WIDTH
        |vpiActual:
        \_int_typespec: , line:2:5, endln:2:24
      |vpiName:WIDTH
      |vpiFullName:work@simple_hierarchy.inst1.WIDTH
    |vpiParamAssign:
    \_param_assign: , line:2:15, endln:2:24
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:23, endln:2:24
        |vpiParent:
        \_param_assign: , line:2:15, endln:2:24
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_ref_typespec: (work@simple_hierarchy.inst1)
          |vpiParent:
          \_constant: , line:2:23, endln:2:24
          |vpiFullName:work@simple_hierarchy.inst1
          |vpiActual:
          \_int_typespec: , line:2:5, endln:2:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@simple_hierarchy.inst1.WIDTH), line:2:15, endln:2:20
    |vpiDefName:work@submodule
    |vpiDefFile:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst1.a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst1.a)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst1.a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst1.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
      |vpiName:a
      |vpiFullName:work@simple_hierarchy.inst1.a
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst1.b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst1.b)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst1.b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst1.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
      |vpiName:b
      |vpiFullName:work@simple_hierarchy.inst1.b
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst1.c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst1.c)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst1.c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst1.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
      |vpiName:c
      |vpiFullName:work@simple_hierarchy.inst1.c
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst1.out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst1.out)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst1.out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst1.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
      |vpiName:out
      |vpiFullName:work@simple_hierarchy.inst1.out
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiPort:
    \_port: (a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.a1), line:26:12, endln:26:14
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a1
        |vpiFullName:work@simple_hierarchy.a1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a1), line:16:24, endln:16:26
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst1.a), line:26:10, endln:26:11
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a
        |vpiFullName:work@simple_hierarchy.inst1.a
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst1.a), line:4:29, endln:4:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst1.a)
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst1.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
    |vpiPort:
    \_port: (b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.b1), line:27:12, endln:27:14
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b1
        |vpiFullName:work@simple_hierarchy.b1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b1), line:16:28, endln:16:30
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst1.b), line:27:10, endln:27:11
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b
        |vpiFullName:work@simple_hierarchy.inst1.b
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst1.b), line:5:29, endln:5:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst1.b)
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst1.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
    |vpiPort:
    \_port: (c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiName:c
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.c1), line:28:12, endln:28:14
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c1
        |vpiFullName:work@simple_hierarchy.c1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst1.c), line:28:10, endln:28:11
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c
        |vpiFullName:work@simple_hierarchy.inst1.c
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst1.c), line:6:29, endln:6:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst1.c)
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst1.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
    |vpiPort:
    \_port: (out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.out1), line:29:14, endln:29:18
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out1
        |vpiFullName:work@simple_hierarchy.out1
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst1.out), line:29:10, endln:29:13
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst1.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst1.out), line:7:29, endln:7:32
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst1.out)
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst1.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
    |vpiContAssign:
    \_cont_assign: , line:11:12, endln:11:27
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst1), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:25:5, endln:30:7
      |vpiRhs:
      \_operation: , line:11:18, endln:11:27
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:11:18, endln:11:23
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst1.a), line:11:18, endln:11:19
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:a
            |vpiFullName:work@simple_hierarchy.inst1.a
            |vpiActual:
            \_logic_net: (work@submodule.a), line:4:29, endln:4:30
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst1.b), line:11:22, endln:11:23
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:b
            |vpiFullName:work@simple_hierarchy.inst1.b
            |vpiActual:
            \_logic_net: (work@submodule.b), line:5:29, endln:5:30
        |vpiOperand:
        \_ref_obj: (work@simple_hierarchy.inst1.c), line:11:26, endln:11:27
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiName:c
          |vpiFullName:work@simple_hierarchy.inst1.c
          |vpiActual:
          \_logic_net: (work@submodule.c), line:6:29, endln:6:30
      |vpiLhs:
      \_ref_obj: (work@simple_hierarchy.inst1.out), line:11:12, endln:11:15
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst1.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst1.out), line:7:29, endln:7:32
  |vpiModule:
  \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst2
    |vpiFullName:work@simple_hierarchy.inst2
    |vpiParameter:
    \_parameter: (work@simple_hierarchy.inst2.WIDTH), line:2:15, endln:2:20
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst2.WIDTH)
        |vpiParent:
        \_parameter: (work@simple_hierarchy.inst2.WIDTH), line:2:15, endln:2:20
        |vpiFullName:work@simple_hierarchy.inst2.WIDTH
        |vpiActual:
        \_int_typespec: , line:2:5, endln:2:24
      |vpiName:WIDTH
      |vpiFullName:work@simple_hierarchy.inst2.WIDTH
    |vpiParamAssign:
    \_param_assign: , line:2:15, endln:2:24
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:23, endln:2:24
        |vpiParent:
        \_param_assign: , line:2:15, endln:2:24
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_ref_typespec: (work@simple_hierarchy.inst2)
          |vpiParent:
          \_constant: , line:2:23, endln:2:24
          |vpiFullName:work@simple_hierarchy.inst2
          |vpiActual:
          \_int_typespec: , line:2:5, endln:2:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@simple_hierarchy.inst2.WIDTH), line:2:15, endln:2:20
    |vpiDefName:work@submodule
    |vpiDefFile:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst2.a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst2.a)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst2.a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst2.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
      |vpiName:a
      |vpiFullName:work@simple_hierarchy.inst2.a
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst2.b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst2.b)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst2.b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst2.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
      |vpiName:b
      |vpiFullName:work@simple_hierarchy.inst2.b
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst2.c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst2.c)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst2.c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst2.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
      |vpiName:c
      |vpiFullName:work@simple_hierarchy.inst2.c
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst2.out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst2.out)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst2.out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst2.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
      |vpiName:out
      |vpiFullName:work@simple_hierarchy.inst2.out
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiPort:
    \_port: (a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.a2), line:34:12, endln:34:14
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a2
        |vpiFullName:work@simple_hierarchy.a2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a2), line:17:24, endln:17:26
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst2.a), line:34:10, endln:34:11
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a
        |vpiFullName:work@simple_hierarchy.inst2.a
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst2.a), line:4:29, endln:4:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst2.a)
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst2.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
    |vpiPort:
    \_port: (b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.b2), line:35:12, endln:35:14
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b2
        |vpiFullName:work@simple_hierarchy.b2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b2), line:17:28, endln:17:30
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst2.b), line:35:10, endln:35:11
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b
        |vpiFullName:work@simple_hierarchy.inst2.b
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst2.b), line:5:29, endln:5:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst2.b)
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst2.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
    |vpiPort:
    \_port: (c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiName:c
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.c2), line:36:12, endln:36:14
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c2
        |vpiFullName:work@simple_hierarchy.c2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst2.c), line:36:10, endln:36:11
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c
        |vpiFullName:work@simple_hierarchy.inst2.c
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst2.c), line:6:29, endln:6:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst2.c)
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst2.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
    |vpiPort:
    \_port: (out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.out2), line:37:14, endln:37:18
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out2
        |vpiFullName:work@simple_hierarchy.out2
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst2.out), line:37:10, endln:37:13
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst2.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst2.out), line:7:29, endln:7:32
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst2.out)
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst2.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
    |vpiContAssign:
    \_cont_assign: , line:11:12, endln:11:27
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst2), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:33:5, endln:38:7
      |vpiRhs:
      \_operation: , line:11:18, endln:11:27
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:11:18, endln:11:23
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst2.a), line:11:18, endln:11:19
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:a
            |vpiFullName:work@simple_hierarchy.inst2.a
            |vpiActual:
            \_logic_net: (work@submodule.a), line:4:29, endln:4:30
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst2.b), line:11:22, endln:11:23
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:b
            |vpiFullName:work@simple_hierarchy.inst2.b
            |vpiActual:
            \_logic_net: (work@submodule.b), line:5:29, endln:5:30
        |vpiOperand:
        \_ref_obj: (work@simple_hierarchy.inst2.c), line:11:26, endln:11:27
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiName:c
          |vpiFullName:work@simple_hierarchy.inst2.c
          |vpiActual:
          \_logic_net: (work@submodule.c), line:6:29, endln:6:30
      |vpiLhs:
      \_ref_obj: (work@simple_hierarchy.inst2.out), line:11:12, endln:11:15
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst2.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst2.out), line:7:29, endln:7:32
  |vpiModule:
  \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
    |vpiParent:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiName:inst3
    |vpiFullName:work@simple_hierarchy.inst3
    |vpiParameter:
    \_parameter: (work@simple_hierarchy.inst3.WIDTH), line:2:15, endln:2:20
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst3.WIDTH)
        |vpiParent:
        \_parameter: (work@simple_hierarchy.inst3.WIDTH), line:2:15, endln:2:20
        |vpiFullName:work@simple_hierarchy.inst3.WIDTH
        |vpiActual:
        \_int_typespec: , line:2:5, endln:2:24
      |vpiName:WIDTH
      |vpiFullName:work@simple_hierarchy.inst3.WIDTH
    |vpiParamAssign:
    \_param_assign: , line:2:15, endln:2:24
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:23, endln:2:24
        |vpiParent:
        \_param_assign: , line:2:15, endln:2:24
        |vpiDecompile:16
        |vpiSize:32
        |UINT:16
        |vpiTypespec:
        \_ref_typespec: (work@simple_hierarchy.inst3)
          |vpiParent:
          \_constant: , line:2:23, endln:2:24
          |vpiFullName:work@simple_hierarchy.inst3
          |vpiActual:
          \_int_typespec: , line:2:5, endln:2:24
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@simple_hierarchy.inst3.WIDTH), line:2:15, endln:2:20
    |vpiDefName:work@submodule
    |vpiDefFile:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst3.a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst3.a)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst3.a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst3.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
      |vpiName:a
      |vpiFullName:work@simple_hierarchy.inst3.a
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst3.b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst3.b)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst3.b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst3.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
      |vpiName:b
      |vpiFullName:work@simple_hierarchy.inst3.b
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst3.c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst3.c)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst3.c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst3.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
      |vpiName:c
      |vpiFullName:work@simple_hierarchy.inst3.c
      |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@simple_hierarchy.inst3.out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiTypespec:
      \_ref_typespec: (work@simple_hierarchy.inst3.out)
        |vpiParent:
        \_logic_net: (work@simple_hierarchy.inst3.out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst3.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
      |vpiName:out
      |vpiFullName:work@simple_hierarchy.inst3.out
      |vpiNetType:1
    |vpiInstance:
    \_module_inst: work@simple_hierarchy (work@simple_hierarchy), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:15:1, endln:48:10
    |vpiPort:
    \_port: (a), line:4:29, endln:4:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiName:a
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.a3), line:42:12, endln:42:14
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a3
        |vpiFullName:work@simple_hierarchy.a3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.a3), line:18:24, endln:18:26
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst3.a), line:42:10, endln:42:11
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiName:a
        |vpiFullName:work@simple_hierarchy.inst3.a
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst3.a), line:4:29, endln:4:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst3.a)
        |vpiParent:
        \_port: (a), line:4:29, endln:4:30
        |vpiFullName:work@simple_hierarchy.inst3.a
        |vpiActual:
        \_logic_typespec: , line:4:12, endln:4:28
    |vpiPort:
    \_port: (b), line:5:29, endln:5:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiName:b
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.b3), line:43:12, endln:43:14
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b3
        |vpiFullName:work@simple_hierarchy.b3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.b3), line:18:28, endln:18:30
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst3.b), line:43:10, endln:43:11
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiName:b
        |vpiFullName:work@simple_hierarchy.inst3.b
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst3.b), line:5:29, endln:5:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst3.b)
        |vpiParent:
        \_port: (b), line:5:29, endln:5:30
        |vpiFullName:work@simple_hierarchy.inst3.b
        |vpiActual:
        \_logic_typespec: , line:5:12, endln:5:28
    |vpiPort:
    \_port: (c), line:6:29, endln:6:30
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiName:c
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.c3), line:44:12, endln:44:14
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c3
        |vpiFullName:work@simple_hierarchy.c3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst3.c), line:44:10, endln:44:11
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiName:c
        |vpiFullName:work@simple_hierarchy.inst3.c
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst3.c), line:6:29, endln:6:30
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst3.c)
        |vpiParent:
        \_port: (c), line:6:29, endln:6:30
        |vpiFullName:work@simple_hierarchy.inst3.c
        |vpiActual:
        \_logic_typespec: , line:6:12, endln:6:28
    |vpiPort:
    \_port: (out), line:7:29, endln:7:32
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@simple_hierarchy.out3), line:45:14, endln:45:18
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out3
        |vpiFullName:work@simple_hierarchy.out3
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
      |vpiLowConn:
      \_ref_obj: (work@simple_hierarchy.inst3.out), line:45:10, endln:45:13
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst3.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst3.out), line:7:29, endln:7:32
      |vpiTypedef:
      \_ref_typespec: (work@simple_hierarchy.inst3.out)
        |vpiParent:
        \_port: (out), line:7:29, endln:7:32
        |vpiFullName:work@simple_hierarchy.inst3.out
        |vpiActual:
        \_logic_typespec: , line:7:12, endln:7:28
    |vpiContAssign:
    \_cont_assign: , line:11:12, endln:11:27
      |vpiParent:
      \_module_inst: work@submodule (work@simple_hierarchy.inst3), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/dut.sv, line:41:5, endln:46:7
      |vpiRhs:
      \_operation: , line:11:18, endln:11:27
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:11:18, endln:11:23
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst3.a), line:11:18, endln:11:19
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:a
            |vpiFullName:work@simple_hierarchy.inst3.a
            |vpiActual:
            \_logic_net: (work@submodule.a), line:4:29, endln:4:30
          |vpiOperand:
          \_ref_obj: (work@simple_hierarchy.inst3.b), line:11:22, endln:11:23
            |vpiParent:
            \_operation: , line:11:18, endln:11:23
            |vpiName:b
            |vpiFullName:work@simple_hierarchy.inst3.b
            |vpiActual:
            \_logic_net: (work@submodule.b), line:5:29, endln:5:30
        |vpiOperand:
        \_ref_obj: (work@simple_hierarchy.inst3.c), line:11:26, endln:11:27
          |vpiParent:
          \_operation: , line:11:18, endln:11:27
          |vpiName:c
          |vpiFullName:work@simple_hierarchy.inst3.c
          |vpiActual:
          \_logic_net: (work@submodule.c), line:6:29, endln:6:30
      |vpiLhs:
      \_ref_obj: (work@simple_hierarchy.inst3.out), line:11:12, endln:11:15
        |vpiParent:
        \_cont_assign: , line:11:12, endln:11:27
        |vpiName:out
        |vpiFullName:work@simple_hierarchy.inst3.out
        |vpiActual:
        \_logic_net: (work@simple_hierarchy.inst3.out), line:7:29, endln:7:32
\_weaklyReferenced:
\_int_typespec: , line:2:5, endln:2:24
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:/home/alain/uhdm2rtlil/test/simple_hierarchy/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:16:12, endln:16:22
  |vpiRange:
  \_range: , line:16:17, endln:16:22
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:22
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:19
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:20, endln:16:21
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:12, endln:17:22
  |vpiRange:
  \_range: , line:17:17, endln:17:22
    |vpiParent:
    \_logic_typespec: , line:17:12, endln:17:22
    |vpiLeftRange:
    \_constant: , line:17:18, endln:17:19
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:20, endln:17:21
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:12, endln:18:23
  |vpiRange:
  \_range: , line:18:17, endln:18:23
    |vpiParent:
    \_logic_typespec: , line:18:12, endln:18:23
    |vpiLeftRange:
    \_constant: , line:18:18, endln:18:20
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:21, endln:18:22
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:12, endln:19:22
  |vpiRange:
  \_range: , line:19:17, endln:19:22
    |vpiParent:
    \_logic_typespec: , line:19:12, endln:19:22
    |vpiLeftRange:
    \_constant: , line:19:18, endln:19:19
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:20, endln:19:21
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:12, endln:20:22
  |vpiRange:
  \_range: , line:20:17, endln:20:22
    |vpiParent:
    \_logic_typespec: , line:20:12, endln:20:22
    |vpiLeftRange:
    \_constant: , line:20:18, endln:20:19
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:20, endln:20:21
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:12, endln:21:23
  |vpiRange:
  \_range: , line:21:17, endln:21:23
    |vpiParent:
    \_logic_typespec: , line:21:12, endln:21:23
    |vpiLeftRange:
    \_constant: , line:21:18, endln:21:20
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:21, endln:21:22
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:22
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.c1), line:16:32, endln:16:34
  |vpiRange:
  \_range: , line:16:17, endln:16:22
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:22
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:19
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:20, endln:16:21
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:12, endln:17:22
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.c2), line:17:32, endln:17:34
  |vpiRange:
  \_range: , line:17:17, endln:17:22
    |vpiParent:
    \_logic_typespec: , line:17:12, endln:17:22
    |vpiLeftRange:
    \_constant: , line:17:18, endln:17:19
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:20, endln:17:21
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:12, endln:18:23
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.c3), line:18:32, endln:18:34
  |vpiRange:
  \_range: , line:18:17, endln:18:23
    |vpiParent:
    \_logic_typespec: , line:18:12, endln:18:23
    |vpiLeftRange:
    \_constant: , line:18:18, endln:18:20
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:21, endln:18:22
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:12, endln:19:22
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.out1), line:19:24, endln:19:28
  |vpiRange:
  \_range: , line:19:17, endln:19:22
    |vpiParent:
    \_logic_typespec: , line:19:12, endln:19:22
    |vpiLeftRange:
    \_constant: , line:19:18, endln:19:19
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:20, endln:19:21
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:12, endln:20:22
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.out2), line:20:24, endln:20:28
  |vpiRange:
  \_range: , line:20:17, endln:20:22
    |vpiParent:
    \_logic_typespec: , line:20:12, endln:20:22
    |vpiLeftRange:
    \_constant: , line:20:18, endln:20:19
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:20, endln:20:21
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:12, endln:21:23
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.out3), line:21:24, endln:21:28
  |vpiRange:
  \_range: , line:21:17, endln:21:23
    |vpiParent:
    \_logic_typespec: , line:21:12, endln:21:23
    |vpiLeftRange:
    \_constant: , line:21:18, endln:21:20
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:21, endln:21:22
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst1.a), line:4:29, endln:4:30
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst1.b), line:5:29, endln:5:30
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst1.c), line:6:29, endln:6:30
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst2.a), line:4:29, endln:4:30
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst2.b), line:5:29, endln:5:30
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst2.c), line:6:29, endln:6:30
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:7
      |vpiSize:64
      |INT:7
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst3.a), line:4:29, endln:4:30
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_constant: , line:4:18, endln:4:23
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst3.b), line:5:29, endln:5:30
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_constant: , line:5:18, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiParent:
  \_logic_net: (work@simple_hierarchy.inst3.c), line:6:29, endln:6:30
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_constant: , line:6:18, endln:6:23
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_constant: , line:7:18, endln:7:23
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:15
      |vpiSize:64
      |INT:15
      |vpiConstType:7
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:22
  |vpiRange:
  \_range: , line:16:17, endln:16:22
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:22
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:19
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:20, endln:16:21
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:22
  |vpiRange:
  \_range: , line:16:17, endln:16:22
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:22
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:19
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:20, endln:16:21
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:12, endln:16:22
  |vpiRange:
  \_range: , line:16:17, endln:16:22
    |vpiParent:
    \_logic_typespec: , line:16:12, endln:16:22
    |vpiLeftRange:
    \_constant: , line:16:18, endln:16:19
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:20, endln:16:21
      |vpiParent:
      \_range: , line:16:17, endln:16:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:12, endln:17:22
  |vpiRange:
  \_range: , line:17:17, endln:17:22
    |vpiParent:
    \_logic_typespec: , line:17:12, endln:17:22
    |vpiLeftRange:
    \_constant: , line:17:18, endln:17:19
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:20, endln:17:21
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:12, endln:17:22
  |vpiRange:
  \_range: , line:17:17, endln:17:22
    |vpiParent:
    \_logic_typespec: , line:17:12, endln:17:22
    |vpiLeftRange:
    \_constant: , line:17:18, endln:17:19
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:20, endln:17:21
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:12, endln:17:22
  |vpiRange:
  \_range: , line:17:17, endln:17:22
    |vpiParent:
    \_logic_typespec: , line:17:12, endln:17:22
    |vpiLeftRange:
    \_constant: , line:17:18, endln:17:19
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:20, endln:17:21
      |vpiParent:
      \_range: , line:17:17, endln:17:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:12, endln:18:23
  |vpiRange:
  \_range: , line:18:17, endln:18:23
    |vpiParent:
    \_logic_typespec: , line:18:12, endln:18:23
    |vpiLeftRange:
    \_constant: , line:18:18, endln:18:20
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:21, endln:18:22
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:12, endln:18:23
  |vpiRange:
  \_range: , line:18:17, endln:18:23
    |vpiParent:
    \_logic_typespec: , line:18:12, endln:18:23
    |vpiLeftRange:
    \_constant: , line:18:18, endln:18:20
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:21, endln:18:22
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:12, endln:18:23
  |vpiRange:
  \_range: , line:18:17, endln:18:23
    |vpiParent:
    \_logic_typespec: , line:18:12, endln:18:23
    |vpiLeftRange:
    \_constant: , line:18:18, endln:18:20
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:21, endln:18:22
      |vpiParent:
      \_range: , line:18:17, endln:18:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:12, endln:19:22
  |vpiRange:
  \_range: , line:19:17, endln:19:22
    |vpiParent:
    \_logic_typespec: , line:19:12, endln:19:22
    |vpiLeftRange:
    \_constant: , line:19:18, endln:19:19
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:20, endln:19:21
      |vpiParent:
      \_range: , line:19:17, endln:19:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:20:12, endln:20:22
  |vpiRange:
  \_range: , line:20:17, endln:20:22
    |vpiParent:
    \_logic_typespec: , line:20:12, endln:20:22
    |vpiLeftRange:
    \_constant: , line:20:18, endln:20:19
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:20, endln:20:21
      |vpiParent:
      \_range: , line:20:17, endln:20:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:12, endln:21:23
  |vpiRange:
  \_range: , line:21:17, endln:21:23
    |vpiParent:
    \_logic_typespec: , line:21:12, endln:21:23
    |vpiLeftRange:
    \_constant: , line:21:18, endln:21:20
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:21, endln:21:22
      |vpiParent:
      \_range: , line:21:17, endln:21:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:12, endln:4:28
  |vpiRange:
  \_range: , line:4:17, endln:4:28
    |vpiParent:
    \_logic_typespec: , line:4:12, endln:4:28
    |vpiLeftRange:
    \_operation: , line:4:18, endln:4:25
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:4:18, endln:4:23
        |vpiParent:
        \_operation: , line:4:18, endln:4:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:4:24, endln:4:25
        |vpiParent:
        \_operation: , line:4:18, endln:4:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:26, endln:4:27
      |vpiParent:
      \_range: , line:4:17, endln:4:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:12, endln:5:28
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_logic_typespec: , line:5:12, endln:5:28
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:25
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:18, endln:5:23
        |vpiParent:
        \_operation: , line:5:18, endln:5:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:24, endln:5:25
        |vpiParent:
        \_operation: , line:5:18, endln:5:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:12, endln:6:28
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:12, endln:6:28
    |vpiLeftRange:
    \_operation: , line:6:18, endln:6:25
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:6:18, endln:6:23
        |vpiParent:
        \_operation: , line:6:18, endln:6:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:6:24, endln:6:25
        |vpiParent:
        \_operation: , line:6:18, endln:6:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:12, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:12, endln:7:28
    |vpiLeftRange:
    \_operation: , line:7:18, endln:7:25
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:7:18, endln:7:23
        |vpiParent:
        \_operation: , line:7:18, endln:7:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:7:24, endln:7:25
        |vpiParent:
        \_operation: , line:7:18, endln:7:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:5, endln:2:24
  |vpiParent:
  \_ref_typespec: (work@simple_hierarchy.inst1.WIDTH)
\_int_typespec: , line:2:5, endln:2:24
  |vpiParent:
  \_ref_typespec: (work@simple_hierarchy.inst2.WIDTH)
\_int_typespec: , line:2:5, endln:2:24
  |vpiParent:
  \_ref_typespec: (work@simple_hierarchy.inst3.WIDTH)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
