Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_2_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_TDCChannelSlice_2_0 from DigiLAB:ip:TDCChannelSlice:2.1 (Rev. 2) to DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_TDCChannelSlice_2_0'. These changes may impact your design.


-Upgraded port 'EdgeTrigger' width 2 differs from original width 1

-Upgraded port 'write_reg' width 20 differs from original width 19







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_1_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_TDCChannelSlice_1_0 from DigiLAB:ip:TDCChannelSlice:2.1 (Rev. 2) to DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_TDCChannelSlice_1_0'. These changes may impact your design.


-Upgraded port 'EdgeTrigger' width 2 differs from original width 1

-Upgraded port 'write_reg' width 20 differs from original width 19







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_TDCChannelSlice_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_TDCChannelSlice_0_0 from DigiLAB:ip:TDCChannelSlice:2.1 (Rev. 2) to DigiLAB:ip:TDCChannelSlice:2.2 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_TDCChannelSlice_0_0'. These changes may impact your design.


-Upgraded port 'EdgeTrigger' width 2 differs from original width 1

-Upgraded port 'write_reg' width 20 differs from original width 19







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TTM_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_TTM_0_0 from DigiLAB:ip:BeltBus_TTM:2.0 (Rev. 1) to DigiLAB:ip:BeltBus_TTM:2.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:07 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_1_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_TDCHistogrammer_1_0 from DigiLAB:ip:BeltBus_TDCHistogrammer:5.0 (Rev. 21) to DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCHistogrammer_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_TDCHistogrammer_0_0 from DigiLAB:ip:BeltBus_TDCHistogrammer:5.0 (Rev. 21) to DigiLAB:ip:BeltBus_TDCHistogrammer:5.1 (Rev. 9)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_TDCCounter_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_TDCCounter_0_0 from DigiLAB:ip:BeltBus_TDCCounter:2.0 (Rev. 1) to DigiLAB:ip:BeltBus_TDCCounter:3.0 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_5'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_NodeInserter_0_5 from DigiLAB:ip:BeltBus_NodeInserter:2.3 (Rev. 1) to DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_4'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_NodeInserter_0_4 from DigiLAB:ip:BeltBus_NodeInserter:2.3 (Rev. 1) to DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_BeltBus_NodeInserter_0_3'

1. Summary
----------

SUCCESS in the upgrade of design_1_BeltBus_NodeInserter_0_3 from DigiLAB:ip:BeltBus_NodeInserter:2.3 (Rev. 1) to DigiLAB:ip:BeltBus_NodeInserter:2.4 (Rev. 2)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4_TDC_Wrapper_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4_TDC_Wrapper_0_0 from DigiLAB:ip:AXI4_TDC_Wrapper:5.0 (Rev. 9) to DigiLAB:ip:AXI4_TDC_Wrapper:5.1 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_PeriodMet_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_PeriodMet_0_0 from DigiLAB:ip:BeltBus_PeriodMeter:3.0 (Rev. 1) to DigiLAB:ip:BeltBus_PeriodMeter:3.2 (Rev. 1)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_MagicCali_0_2 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_MagicCali_0_1 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_MagicCali_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_MagicCali_0_0 (DigiLAB:ip:AXI4Stream_MagicCalibrator:2.5) from (Rev. 2) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_2'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_IperDecod_0_2 from DigiLAB:ip:AXI4Stream_IperDecoder:1.2 (Rev. 1) to DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_IperDecod_0_2'. These changes may impact your design.


-Upgraded port 'm00_axis_subint_tdata' width 24 differs from original width 16

-Upgraded port 's00_axis_undeco_tdata' width 4104 differs from original width 4096


3. Customization warnings
-------------------------

Parameter 'BIT_COARSE' is no longer present on the upgraded IP 'design_1_AXI4Stream_IperDecod_0_2', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_IperDecoder:1.3 -user_name design_1_AXI4Stream_IperDecod_0_2
set_property -dict "\
  CONFIG.BIT_BUBBLE {16} \
  CONFIG.BIT_SUB_INT {12} \
  CONFIG.BIT_TDL {1024} \
  CONFIG.Component_Name {design_1_AXI4Stream_IperDecod_0_2} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0 {2} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3 {2} \
  CONFIG.EDGE_CHECK {FALSE} \
  CONFIG.FREE_RUNNING {TRUE} \
  CONFIG.M00_AXIS_SubInt.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.M00_AXIS_SubInt.FREQ_HZ {500000000} \
  CONFIG.M00_AXIS_SubInt.HAS_TKEEP {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TLAST {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TREADY {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TSTRB {0} \
  CONFIG.M00_AXIS_SubInt.INSERT_VIP {0} \
  CONFIG.M00_AXIS_SubInt.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS_SubInt.PHASE {0.0} \
  CONFIG.M00_AXIS_SubInt.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS_SubInt.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TID_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TUSER_WIDTH {0} \
  CONFIG.MD_VS_TD {MD} \
  CONFIG.NUMBER_OF_TDL {4} \
  CONFIG.OPTIMIZATION_MODE {TIME} \
  CONFIG.PRINT_FULL_REPORT {FALSE} \
  CONFIG.S00_AXIS_UnDeco.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.S00_AXIS_UnDeco.FREQ_HZ {500000000} \
  CONFIG.S00_AXIS_UnDeco.HAS_TKEEP {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TLAST {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TREADY {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TSTRB {0} \
  CONFIG.S00_AXIS_UnDeco.INSERT_VIP {0} \
  CONFIG.S00_AXIS_UnDeco.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS_UnDeco.PHASE {0.0} \
  CONFIG.S00_AXIS_UnDeco.TDATA_NUM_BYTES {512} \
  CONFIG.S00_AXIS_UnDeco.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TID_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TUSER_WIDTH {0} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.TYPE_DECODER {T2B} \
  CONFIG.TYPE_EDGE_0 {DN} \
  CONFIG.TYPE_EDGE_1 {DN} \
  CONFIG.TYPE_EDGE_10 {DN} \
  CONFIG.TYPE_EDGE_11 {DN} \
  CONFIG.TYPE_EDGE_12 {DN} \
  CONFIG.TYPE_EDGE_13 {DN} \
  CONFIG.TYPE_EDGE_14 {DN} \
  CONFIG.TYPE_EDGE_15 {DN} \
  CONFIG.TYPE_EDGE_2 {DN} \
  CONFIG.TYPE_EDGE_3 {DN} \
  CONFIG.TYPE_EDGE_4 {DN} \
  CONFIG.TYPE_EDGE_5 {DN} \
  CONFIG.TYPE_EDGE_6 {DN} \
  CONFIG.TYPE_EDGE_7 {DN} \
  CONFIG.TYPE_EDGE_8 {DN} \
  CONFIG.TYPE_EDGE_9 {DN} \
  CONFIG.WEIGHT_AREA_VS_TIME_PERCENT {100} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXIS_UnDeco:M00_AXIS_SubInt} \
  CONFIG.clk.ASSOCIATED_RESET {reset} \
  CONFIG.clk.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.clk.FREQ_HZ {500000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.subInterpolationMatrix.LAYERED_METADATA {undef} " [get_ips design_1_AXI4Stream_IperDecod_0_2]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_IperDecod_0_1 from DigiLAB:ip:AXI4Stream_IperDecoder:1.2 (Rev. 1) to DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_IperDecod_0_1'. These changes may impact your design.


-Upgraded port 'm00_axis_subint_tdata' width 24 differs from original width 16

-Upgraded port 's00_axis_undeco_tdata' width 4104 differs from original width 4096


3. Customization warnings
-------------------------

Parameter 'BIT_COARSE' is no longer present on the upgraded IP 'design_1_AXI4Stream_IperDecod_0_1', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_IperDecoder:1.3 -user_name design_1_AXI4Stream_IperDecod_0_1
set_property -dict "\
  CONFIG.BIT_BUBBLE {16} \
  CONFIG.BIT_SUB_INT {12} \
  CONFIG.BIT_TDL {1024} \
  CONFIG.Component_Name {design_1_AXI4Stream_IperDecod_0_1} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0 {2} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3 {2} \
  CONFIG.EDGE_CHECK {FALSE} \
  CONFIG.FREE_RUNNING {TRUE} \
  CONFIG.M00_AXIS_SubInt.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.M00_AXIS_SubInt.FREQ_HZ {500000000} \
  CONFIG.M00_AXIS_SubInt.HAS_TKEEP {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TLAST {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TREADY {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TSTRB {0} \
  CONFIG.M00_AXIS_SubInt.INSERT_VIP {0} \
  CONFIG.M00_AXIS_SubInt.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS_SubInt.PHASE {0.0} \
  CONFIG.M00_AXIS_SubInt.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS_SubInt.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TID_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TUSER_WIDTH {0} \
  CONFIG.MD_VS_TD {MD} \
  CONFIG.NUMBER_OF_TDL {4} \
  CONFIG.OPTIMIZATION_MODE {TIME} \
  CONFIG.PRINT_FULL_REPORT {FALSE} \
  CONFIG.S00_AXIS_UnDeco.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.S00_AXIS_UnDeco.FREQ_HZ {500000000} \
  CONFIG.S00_AXIS_UnDeco.HAS_TKEEP {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TLAST {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TREADY {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TSTRB {0} \
  CONFIG.S00_AXIS_UnDeco.INSERT_VIP {0} \
  CONFIG.S00_AXIS_UnDeco.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS_UnDeco.PHASE {0.0} \
  CONFIG.S00_AXIS_UnDeco.TDATA_NUM_BYTES {512} \
  CONFIG.S00_AXIS_UnDeco.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TID_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TUSER_WIDTH {0} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.TYPE_DECODER {T2B} \
  CONFIG.TYPE_EDGE_0 {DN} \
  CONFIG.TYPE_EDGE_1 {DN} \
  CONFIG.TYPE_EDGE_10 {DN} \
  CONFIG.TYPE_EDGE_11 {DN} \
  CONFIG.TYPE_EDGE_12 {DN} \
  CONFIG.TYPE_EDGE_13 {DN} \
  CONFIG.TYPE_EDGE_14 {DN} \
  CONFIG.TYPE_EDGE_15 {DN} \
  CONFIG.TYPE_EDGE_2 {DN} \
  CONFIG.TYPE_EDGE_3 {DN} \
  CONFIG.TYPE_EDGE_4 {DN} \
  CONFIG.TYPE_EDGE_5 {DN} \
  CONFIG.TYPE_EDGE_6 {DN} \
  CONFIG.TYPE_EDGE_7 {DN} \
  CONFIG.TYPE_EDGE_8 {DN} \
  CONFIG.TYPE_EDGE_9 {DN} \
  CONFIG.WEIGHT_AREA_VS_TIME_PERCENT {100} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXIS_UnDeco:M00_AXIS_SubInt} \
  CONFIG.clk.ASSOCIATED_RESET {reset} \
  CONFIG.clk.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.clk.FREQ_HZ {500000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.subInterpolationMatrix.LAYERED_METADATA {undef} " [get_ips design_1_AXI4Stream_IperDecod_0_1]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:06 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_IperDecod_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_AXI4Stream_IperDecod_0_0 from DigiLAB:ip:AXI4Stream_IperDecoder:1.2 (Rev. 1) to DigiLAB:ip:AXI4Stream_IperDecoder:1.3 (Rev. 1)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_AXI4Stream_IperDecod_0_0'. These changes may impact your design.


-Upgraded port 'm00_axis_subint_tdata' width 24 differs from original width 16

-Upgraded port 's00_axis_undeco_tdata' width 4104 differs from original width 4096


3. Customization warnings
-------------------------

Parameter 'BIT_COARSE' is no longer present on the upgraded IP 'design_1_AXI4Stream_IperDecod_0_0', and cannot be set to '0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv DigiLAB:ip:AXI4Stream_IperDecoder:1.3 -user_name design_1_AXI4Stream_IperDecod_0_0
set_property -dict "\
  CONFIG.BIT_BUBBLE {16} \
  CONFIG.BIT_SUB_INT {12} \
  CONFIG.BIT_TDL {1024} \
  CONFIG.Component_Name {design_1_AXI4Stream_IperDecod_0_0} \
  CONFIG.DEBUG_MODE {true} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0 {2} \
  CONFIG.DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2 {2} \
  CONFIG.DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3 {2} \
  CONFIG.EDGE_CHECK {FALSE} \
  CONFIG.FREE_RUNNING {TRUE} \
  CONFIG.M00_AXIS_SubInt.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.M00_AXIS_SubInt.FREQ_HZ {500000000} \
  CONFIG.M00_AXIS_SubInt.HAS_TKEEP {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TLAST {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TREADY {0} \
  CONFIG.M00_AXIS_SubInt.HAS_TSTRB {0} \
  CONFIG.M00_AXIS_SubInt.INSERT_VIP {0} \
  CONFIG.M00_AXIS_SubInt.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS_SubInt.PHASE {0.0} \
  CONFIG.M00_AXIS_SubInt.TDATA_NUM_BYTES {2} \
  CONFIG.M00_AXIS_SubInt.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TID_WIDTH {0} \
  CONFIG.M00_AXIS_SubInt.TUSER_WIDTH {0} \
  CONFIG.MD_VS_TD {MD} \
  CONFIG.NUMBER_OF_TDL {4} \
  CONFIG.OPTIMIZATION_MODE {TIME} \
  CONFIG.PRINT_FULL_REPORT {FALSE} \
  CONFIG.S00_AXIS_UnDeco.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.S00_AXIS_UnDeco.FREQ_HZ {500000000} \
  CONFIG.S00_AXIS_UnDeco.HAS_TKEEP {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TLAST {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TREADY {0} \
  CONFIG.S00_AXIS_UnDeco.HAS_TSTRB {0} \
  CONFIG.S00_AXIS_UnDeco.INSERT_VIP {0} \
  CONFIG.S00_AXIS_UnDeco.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS_UnDeco.PHASE {0.0} \
  CONFIG.S00_AXIS_UnDeco.TDATA_NUM_BYTES {512} \
  CONFIG.S00_AXIS_UnDeco.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TID_WIDTH {0} \
  CONFIG.S00_AXIS_UnDeco.TUSER_WIDTH {0} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0 {4} \
  CONFIG.SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1 {2} \
  CONFIG.TYPE_DECODER {T2B} \
  CONFIG.TYPE_EDGE_0 {DN} \
  CONFIG.TYPE_EDGE_1 {DN} \
  CONFIG.TYPE_EDGE_10 {DN} \
  CONFIG.TYPE_EDGE_11 {DN} \
  CONFIG.TYPE_EDGE_12 {DN} \
  CONFIG.TYPE_EDGE_13 {DN} \
  CONFIG.TYPE_EDGE_14 {DN} \
  CONFIG.TYPE_EDGE_15 {DN} \
  CONFIG.TYPE_EDGE_2 {DN} \
  CONFIG.TYPE_EDGE_3 {DN} \
  CONFIG.TYPE_EDGE_4 {DN} \
  CONFIG.TYPE_EDGE_5 {DN} \
  CONFIG.TYPE_EDGE_6 {DN} \
  CONFIG.TYPE_EDGE_7 {DN} \
  CONFIG.TYPE_EDGE_8 {DN} \
  CONFIG.TYPE_EDGE_9 {DN} \
  CONFIG.WEIGHT_AREA_VS_TIME_PERCENT {100} \
  CONFIG.clk.ASSOCIATED_BUSIF {S00_AXIS_UnDeco:M00_AXIS_SubInt} \
  CONFIG.clk.ASSOCIATED_RESET {reset} \
  CONFIG.clk.CLK_DOMAIN {design_1_clk_wiz_0_1_clk_out1} \
  CONFIG.clk.FREQ_HZ {500000000} \
  CONFIG.clk.FREQ_TOLERANCE_HZ {0} \
  CONFIG.clk.INSERT_VIP {0} \
  CONFIG.clk.PHASE {0.0} \
  CONFIG.reset.INSERT_VIP {0} \
  CONFIG.reset.POLARITY {ACTIVE_HIGH} \
  CONFIG.subInterpolationMatrix.LAYERED_METADATA {undef} " [get_ips design_1_AXI4Stream_IperDecod_0_0]







Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:05 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_CoarseExt_0_2 from DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5 (Rev. 1) to DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:05 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_CoarseExt_0_1 from DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5 (Rev. 1) to DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  8 10:24:05 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_CoarseExt_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_CoarseExt_0_0 from DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.5 (Rev. 1) to DigiLAB:ip:AXI4Stream_CoarseExtensionCore:3.6 (Rev. 4)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb  7 17:10:56 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_2'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_OverflowC_0_2 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.0) from (Rev. 1) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb  7 17:10:56 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_1'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_OverflowC_0_1 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.0) from (Rev. 1) to (Rev. 3)






Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Feb  7 17:10:55 2022
| Host         : mconsonni-All-Series running 64-bit Ubuntu 20.04.3 LTS
| Command      : upgrade_ip
| Device       : xcku040-ffva1156-2-e
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_AXI4Stream_OverflowC_0_0'

1. Summary
----------

SUCCESS in the upgrade of design_1_AXI4Stream_OverflowC_0_0 (DigiLAB:ip:AXI4Stream_OverflowCounter:2.0) from (Rev. 1) to (Rev. 3)

