#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  8 21:03:51 2023
# Process ID: 4292
# Current directory: D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1
# Command line: vivado.exe -log Nexys4DdrUserDemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nexys4DdrUserDemo.tcl
# Log file: D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/Nexys4DdrUserDemo.vds
# Journal file: D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1\vivado.jou
# Running On: bogdan, OS: Windows, CPU Frequency: 1992 MHz, CPU Physical cores: 4, Host memory: 12729 MB
#-----------------------------------------------------------
source Nexys4DdrUserDemo.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 421.879 ; gain = 79.621
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programe/Vivado/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.srcs/utils_1/imports/synth_1/Nexys4DdrUserDemo.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.srcs/utils_1/imports/synth_1/Nexys4DdrUserDemo.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Nexys4DdrUserDemo -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6236
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programe/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1277.477 ; gain = 407.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nexys4DdrUserDemo' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:141]
INFO: [Synth 8-3491] module 'ClkGen' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.v:69' bound to instance 'Inst_ClkGen' of component 'ClkGen' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:394]
INFO: [Synth 8-6157] synthesizing module 'ClkGen' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.v:69]
INFO: [Synth 8-6157] synthesizing module 'ClkGen_clk_wiz' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71326]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen_clk_wiz' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'ClkGen' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.v:69]
INFO: [Synth 8-3491] module 'RgbLed' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:28' bound to instance 'Inst_RGB' of component 'RgbLed' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:407]
INFO: [Synth 8-638] synthesizing module 'RgbLed' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd:28' bound to instance 'PwmRed' of component 'Pwm' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Pwm' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pwm' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd:36]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd:28' bound to instance 'PwmGreen' of component 'Pwm' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:144]
INFO: [Synth 8-3491] module 'Pwm' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Pwm.vhd:28' bound to instance 'PwmBlue' of component 'Pwm' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:150]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:35' bound to instance 'Btn1' of component 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:157]
INFO: [Synth 8-638] synthesizing module 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Dbncr' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:46]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:35' bound to instance 'Btn2' of component 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:165]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:35' bound to instance 'Btn3' of component 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:173]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:35' bound to instance 'Btn4' of component 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:181]
INFO: [Synth 8-256] done synthesizing module 'RgbLed' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLed.vhd:53]
INFO: [Synth 8-3491] module 'sSegDemo' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd:28' bound to instance 'Inst_SevenSeg' of component 'sSegDemo' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:429]
INFO: [Synth 8-638] synthesizing module 'sSegDemo' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd:39' bound to instance 'Disp' of component 'sSegDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd:64]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDemo' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/sSegDemo.vhd:37]
INFO: [Synth 8-3491] module 'AudioDemo' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:45' bound to instance 'Inst_Audio' of component 'AudioDemo' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:440]
INFO: [Synth 8-638] synthesizing module 'AudioDemo' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:87]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-3491] module 'Dbncr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Dbncr.vhd:35' bound to instance 'Btnu' of component 'Dbncr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:292]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmDes' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd:39' bound to instance 'Deserializer' of component 'PdmDes' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:303]
INFO: [Synth 8-638] synthesizing module 'PdmDes' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmDes' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmDes.vhd:61]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-3491] module 'RamCntrl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd:23' bound to instance 'RAM' of component 'RamCntrl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:322]
INFO: [Synth 8-638] synthesizing module 'RamCntrl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd:54]
	Parameter C_RW_CYCLE_NS bound to: 1200 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'RamCntrl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd:54]
INFO: [Synth 8-3491] module 'Ram2Ddr' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:26' bound to instance 'DDR' of component 'Ram2Ddr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:348]
INFO: [Synth 8-638] synthesizing module 'Ram2Ddr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:61]
INFO: [Synth 8-3491] module 'ddr' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:73' bound to instance 'Inst_DDR' of component 'ddr' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:191]
INFO: [Synth 8-638] synthesizing module 'ddr' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
INFO: [Synth 8-3491] module 'ddr_mig' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:77' bound to instance 'u_ddr_mig' of component 'ddr_mig' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:170]
INFO: [Synth 8-638] synthesizing module 'ddr_mig' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_iodelay_ctrl' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80' bound to instance 'u_iodelay_ctrl' of component 'mig_7series_v4_2_iodelay_ctrl' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1156]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_clk_ibuf' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68' bound to instance 'u_ddr2_clk_ibuf' of component 'mig_7series_v4_2_clk_ibuf' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1182]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_tempmon' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69' bound to instance 'u_tempmon' of component 'mig_7series_v4_2_tempmon' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1198]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: EXTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_infrastructure' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78' bound to instance 'u_ddr2_infrastructure' of component 'mig_7series_v4_2_infrastructure' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1221]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 4999 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 15 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 15.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 13.328000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 30.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 6 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 4.999000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_memc_ui_top_std' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71' bound to instance 'u_memc_ui_top_std' of component 'mig_7series_v4_2_memc_ui_top_std' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1275]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_std' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: STRICT - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: DDR_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: DDR_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_mc_phy_wrapper' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71' bound to instance 'u_ddr_mc_phy_wrapper' of component 'mig_7series_v4_2_ddr_mc_phy_wrapper' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1765]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76180]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76180]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_if_post_fifo' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6157] synthesizing module 'PHASER_IN_PHY' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108602]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_IN_PHY' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108602]
INFO: [Synth 8-6157] synthesizing module 'IN_FIFO' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75834]
INFO: [Synth 8-6155] done synthesizing module 'IN_FIFO' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:75834]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73445]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:78437]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'PHASER_OUT_PHY__parameterized0' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6157] synthesizing module 'OUT_FIFO__parameterized0' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO__parameterized0' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized1' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized1' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized0' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized2' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane__parameterized2' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1354]
INFO: [Synth 8-6157] synthesizing module 'PHY_CONTROL' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108830]
INFO: [Synth 8-6155] done synthesizing module 'PHY_CONTROL' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108830]
INFO: [Synth 8-226] default block is never used [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-6157] synthesizing module 'PHASER_REF' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108814]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_REF' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108814]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_4lanes' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3333 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 13332 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
INFO: [Synth 8-3491] module 'mig_7series_v4_2_ddr_calib_top' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82' bound to instance 'u_ddr_calib_top' of component 'mig_7series_v4_2_ddr_calib_top' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:1966]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_calib_top' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrlvl_off_delay' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_2_ddr_phy_dqs_found_cal_hr' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1963]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_rdlvl' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_prbs_gen' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:92]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_init' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
INFO: [Synth 8-226] default block is never used [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5303]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_init' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:89]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_wrcal' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:77]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_phy_tempmon' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_calib_top' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:82]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_2_ddr_phy_top' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd:371]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mem_intfc' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_top' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_cmd' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_cmd' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_wr_data' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_wr_data' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:131]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ui_rd_data' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_rd_data' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:140]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ui_top' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_top.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_memc_ui_top_std' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:71]
INFO: [Synth 8-256] done synthesizing module 'ddr_mig' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:522]
INFO: [Synth 8-256] done synthesizing module 'ddr' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr.vhd:117]
WARNING: [Synth 8-614] signal 'ram_wen_int' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:266]
WARNING: [Synth 8-614] signal 'ram_oen_int' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:266]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:356]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:458]
INFO: [Synth 8-256] done synthesizing module 'Ram2Ddr' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ram2Ddr.vhd:61]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'PdmSer' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd:41' bound to instance 'Serializer' of component 'PdmSer' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:400]
INFO: [Synth 8-638] synthesizing module 'PdmSer' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd:59]
	Parameter C_NR_OF_BITS bound to: 16 - type: integer 
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_PDM_FREQ_HZ bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PdmSer' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/PdmSer.vhd:59]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:470]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:518]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'LedBar' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd:37' bound to instance 'Leds' of component 'LedBar' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:543]
INFO: [Synth 8-638] synthesizing module 'LedBar' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd:50]
	Parameter C_SYS_CLK_FREQ_MHZ bound to: 100 - type: integer 
	Parameter C_SECONDS_TO_RECORD bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LedBar' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LedBar.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'AudioDemo' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:87]
INFO: [Synth 8-638] synthesizing module 'FPGAMonitor' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:43]
INFO: [Synth 8-3491] module 'LocalRst' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd:34' bound to instance 'Sync_Reset' of component 'LocalRst' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:71]
INFO: [Synth 8-638] synthesizing module 'LocalRst' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd:41]
	Parameter RESET_PERIOD bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LocalRst' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LocalRst.vhd:41]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0011111100111111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'XADC_INST' to cell 'XADC' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:80]
WARNING: [Synth 8-614] signal 'waitCnt' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:203]
WARNING: [Synth 8-614] signal 'x_drdy_r' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'FPGAMonitor' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/FPGAMonitor.vhd:43]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'TempSensorCtl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:42' bound to instance 'Inst_TempSensorCtl' of component 'TempSensorCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:485]
INFO: [Synth 8-638] synthesizing module 'TempSensorCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:59]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'TWICtl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:68' bound to instance 'Inst_TWICtl' of component 'TWICtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:164]
INFO: [Synth 8-638] synthesizing module 'TWICtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:132]
	Parameter CLOCKFREQ bound to: 100 - type: integer 
	Parameter ATTEMPT_SLAVE_UNBLOCK bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:357]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:375]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:393]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:411]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:429]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:447]
WARNING: [Synth 8-614] signal 'timeOutCnt' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'TWICtl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:132]
INFO: [Synth 8-226] default block is never used [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:329]
WARNING: [Synth 8-614] signal 'initA' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:324]
INFO: [Synth 8-256] done synthesizing module 'TempSensorCtl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempSensorCtl.vhd:59]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'AccelerometerCtl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd:42' bound to instance 'Inst_AccelerometerCtl' of component 'AccelerometerCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:503]
INFO: [Synth 8-638] synthesizing module 'AccelerometerCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd:70]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd:89' bound to instance 'ADXL_Control' of component 'ADXL362Ctrl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd:163]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/SPI_If.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/ADXL362Ctrl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'AccelArithmetics' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd:49' bound to instance 'Accel_Calculation' of component 'AccelArithmetics' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd:190]
INFO: [Synth 8-638] synthesizing module 'AccelArithmetics' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd:74]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter ACC_X_Y_MAX bound to: 10'b0111111111 
	Parameter ACC_X_Y_MIN bound to: 10'b0000000000 
INFO: [Synth 8-3491] module 'Square_Root' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/synth/Square_Root.vhd:59' bound to instance 'Magnitude_Calculation' of component 'Square_Root' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd:234]
INFO: [Synth 8-638] synthesizing module 'Square_Root' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/synth/Square_Root.vhd:69]
	Parameter C_ARCHITECTURE bound to: 2 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 6 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 0 - type: integer 
	Parameter C_DATA_FORMAT bound to: 2 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 26 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 14 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_18' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/hdl/cordic_v6_0_vh_rfs.vhd:10135' bound to instance 'U0' of component 'cordic_v6_0_18' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/synth/Square_Root.vhd:144]
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Synth 8-3919] null assignment ignored
INFO: [Common 17-14] Message 'Synth 8-3919' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'Square_Root' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/Square_Root/synth/Square_Root.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'AccelArithmetics' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelArithmetics.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'AccelerometerCtl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelerometerCtl.vhd:70]
INFO: [Synth 8-3491] module 'MouseCtl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd:179' bound to instance 'Inst_MouseCtl' of component 'MouseCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:531]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseCtl.vhd:208]
INFO: [Synth 8-3491] module 'Vga' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:69' bound to instance 'Inst_VGA' of component 'Vga' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:555]
INFO: [Synth 8-638] synthesizing module 'Vga' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:101]
INFO: [Synth 8-3491] module 'PxlClkGen' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.v:68' bound to instance 'Inst_PxlClkGen' of component 'PxlClkGen' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:733]
INFO: [Synth 8-6157] synthesizing module 'PxlClkGen' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.v:68]
INFO: [Synth 8-6157] synthesizing module 'PxlClkGen_clk_wiz' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized1' [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.375000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized1' (0#1) [D:/Programe/Vivado/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6155] done synthesizing module 'PxlClkGen_clk_wiz' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PxlClkGen' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.v:68]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'LogoDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd:35' bound to instance 'Inst_LogoDisplay' of component 'LogoDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:842]
INFO: [Synth 8-638] synthesizing module 'LogoDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd:48]
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 176 - type: integer 
INFO: [Synth 8-3491] module 'BRAM_1' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/synth/BRAM_1.vhd:59' bound to instance 'Inst_BRAM_1' of component 'BRAM_1' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd:70]
INFO: [Synth 8-638] synthesizing module 'BRAM_1' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/synth/BRAM_1.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: BRAM_1.mif - type: string 
	Parameter C_INIT_FILE bound to: BRAM_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 131072 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 12 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 12 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 131072 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 17 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 44 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     8.802851 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_5' declared at 'd:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_5' [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/synth/BRAM_1.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'BRAM_1' (0#1) [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/BRAM_1/synth/BRAM_1.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LogoDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/LogoDisplay.vhd:48]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_XadcTempDisplay' of component 'TempDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:864]
INFO: [Synth 8-638] synthesizing module 'TempDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1050 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: XADC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adt7420TempDisplay' of component 'TempDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:887]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized1' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1125 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 13 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized1' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-3491] module 'TempDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:37' bound to instance 'Inst_Adxl362TempDisplay' of component 'TempDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:909]
INFO: [Synth 8-638] synthesizing module 'TempDisplay__parameterized3' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_TMP_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_TMP_COL_HEIGHT bound to: 472 - type: integer 
	Parameter X_TMP_H_LOC bound to: 1200 - type: integer 
	Parameter Y_TMP_V_LOC bound to: 80 - type: integer 
	Parameter INPUT_DATA_WIDTH bound to: 12 - type: integer 
	Parameter TMP_TYPE bound to: TEMP_ACC - type: string 
INFO: [Synth 8-256] done synthesizing module 'TempDisplay__parameterized3' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:58]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-3491] module 'RgbLedDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:36' bound to instance 'Inst_RGBLedDisplay' of component 'RgbLedDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:934]
INFO: [Synth 8-638] synthesizing module 'RgbLedDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_RGB_COL_WIDTH bound to: 50 - type: integer 
	Parameter Y_RGB_COL_HEIGHT bound to: 150 - type: integer 
	Parameter X_RGB_R_LOC bound to: 1050 - type: integer 
	Parameter X_RGB_G_LOC bound to: 1125 - type: integer 
	Parameter X_RGB_B_LOC bound to: 1200 - type: integer 
	Parameter Y_RGB_1_LOC bound to: 675 - type: integer 
	Parameter Y_RGB_2_LOC bound to: 840 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RgbLedDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:68]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-3491] module 'MicDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd:32' bound to instance 'Inst_MicDisplay' of component 'MicDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:970]
INFO: [Synth 8-638] synthesizing module 'MicDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd:56]
	Parameter X_WIDTH bound to: 915 - type: integer 
	Parameter Y_HEIGHT bound to: 375 - type: integer 
	Parameter X_START bound to: 25 - type: integer 
	Parameter Y_START bound to: 615 - type: integer 
	Parameter PXLCLK_FREQ_HZ bound to: 108000000 - type: integer 
	Parameter H_MAX bound to: 1688 - type: integer 
	Parameter SAMPLE_RATE_DIV bound to: 4096 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000000001000 
INFO: [Synth 8-256] done synthesizing module 'MicDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MicDisplay.vhd:56]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-3491] module 'AccelDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd:38' bound to instance 'Inst_AccelDisplay' of component 'AccelDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'AccelDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd:67]
	Parameter X_XY_WIDTH bound to: 511 - type: integer 
	Parameter X_MAG_WIDTH bound to: 45 - type: integer 
	Parameter Y_HEIGHT bound to: 511 - type: integer 
	Parameter X_START bound to: 385 - type: integer 
	Parameter Y_START bound to: 80 - type: integer 
	Parameter BG_COLOR bound to: 12'b111111111111 
	Parameter ACTIVE_COLOR bound to: 12'b000011110000 
	Parameter WARNING_COLOR bound to: 12'b111100000000 
INFO: [Synth 8-256] done synthesizing module 'AccelDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AccelDisplay.vhd:67]
INFO: [Synth 8-3491] module 'MouseDisplay' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd:99' bound to instance 'Inst_MouseDisplay' of component 'MouseDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:1033]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd:129]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/MouseDisplay.vhd:129]
INFO: [Synth 8-3491] module 'OverlayCtl' declared at 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd:35' bound to instance 'Inst_OverlayCtrl' of component 'OverlayCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'OverlayCtl' [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'OverlayCtl' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/OverlayCtl.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Vga' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DdrUserDemo' (0#1) [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Nexys4DdrUserDemo.vhd:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1799]
WARNING: [Synth 8-6014] Unused sequential element cnt_txpr_done_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1800]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element ddr3_lm_done_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2772]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3638]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-6014] Unused sequential element calib_cas_slot_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
WARNING: [Synth 8-6014] Unused sequential element gen_byte_sel_div2.ctl_lane_sel_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:963]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_std does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity ddr_mig does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1040]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity ddr_mig does not have driver. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/ddr_mig.vhd:1041]
WARNING: [Synth 8-6014] Unused sequential element en_ser_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:407]
WARNING: [Synth 8-6014] Unused sequential element rnl_int_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/AudioDemo.vhd:477]
WARNING: [Synth 8-6014] Unused sequential element errTypeR_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:335]
WARNING: [Synth 8-3936] Found unconnected internal register 'sync_scl_reg' and it is trimmed from '3' to '2' bits. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:172]
WARNING: [Synth 8-3848] Net ERRTYPE_O in module/entity TWICtl does not have driver. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TWICtl.vhd:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'XADC.temp_xad_px_scaled_reg' and it is trimmed from '25' to '14' bits. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:135]
WARNING: [Synth 8-3936] Found unconnected internal register 'TEMP_ACC.temp_scaled_reg' and it is trimmed from '15' to '14' bits. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/TempDisplay.vhd:165]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_G_GREEN_COL_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:206]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_BLUE_COL_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:211]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_G_BLUE_COL_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:207]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_RED_COL_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:209]
WARNING: [Synth 8-6014] Unused sequential element RGB_LED_B_GREEN_COL_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RgbLedDisplay.vhd:210]
WARNING: [Synth 8-6014] Unused sequential element MOUSE_LEFT_BUTTON_REG_reg was removed.  [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:830]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[16] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[15] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[14] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized36 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENB in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEB in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[15] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[14] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[13] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[12] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[11] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[10] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[9] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[8] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[7] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[6] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[5] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[4] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[3] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[2] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[1] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDRB[0] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstram_b in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ram_rstreg_b in module blk_mem_gen_prim_wrapper_init__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTB[0] in module blk_mem_gen_prim_wrapper_init__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper_init__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper_init__parameterized34 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper_init__parameterized34 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:02:08 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:02:08 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:42 ; elapsed = 00:02:08 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.698 . Memory (MB): peak = 3034.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 421 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_board.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_board.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc:334]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc:341]
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc] for cell 'Inst_Audio/DDR/Inst_DDR'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_board.xdc] for cell 'Inst_ClkGen/inst'
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen_board.xdc] for cell 'Inst_ClkGen/inst'
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xdc] for cell 'Inst_ClkGen/inst'
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xdc] for cell 'Inst_ClkGen/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ClkGen/ClkGen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/constraints/Nexys4DDR_C.xdc]
Finished Parsing XDC File [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/constraints/Nexys4DDR_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/constraints/Nexys4DDR_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nexys4DdrUserDemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nexys4DdrUserDemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_late.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Finished Parsing XDC File [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/PxlClkGen/PxlClkGen_late.xdc] for cell 'Inst_VGA/Inst_PxlClkGen/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3034.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 28 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 3034.105 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programe/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:02:37 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:02:37 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_n[0]. (constraint file  d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr2_ck_p[0]. (constraint file  d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/constraints/ddr.xdc, line 28).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_VGA/Inst_PxlClkGen/inst. (constraint file  D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/dont_touch.xdc, line 24).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_ClkGen/inst. (constraint file  D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_VGA/Inst_LogoDisplay/Inst_BRAM_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_VGA/Inst_PxlClkGen. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_AccelerometerCtl/Accel_Calculation/Magnitude_Calculation. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_Audio/DDR/Inst_DDR. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for Inst_ClkGen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:02:38 . Memory (MB): peak = 3034.105 ; gain = 2164.223
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'AddrInt_reg' and it is trimmed from '32' to '27' bits. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/RamCntrl.vhd:109]
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register addr_cntr_reg_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3936] Found unconnected internal register 'ACL_MAG_IN_REG_reg' and it is trimmed from '12' to '9' bits. [D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/hdl/Vga.vhd:825]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:04:08 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r1_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/new_burst_r_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/four_inc_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/three_inc_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/two_inc_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/one_inc_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/neutral_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/ddr_phy_tempmon_0/one_dec_max_limit_reg[0]' (FDR) to 'u_ddr_calib_top/ddr_phy_tempmon_0/two_dec_max_limit_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/ocal_last_byte_done_reg' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrlvl_byte_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr /\ctl_lane_cnt_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_tap_inc_done_r1_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/new_burst_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/rdlvl_stg1_done_r1_reg' (FD) to 'u_ddr_calib_top/prbs_rdlvl_done_r1_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[0]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[1]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[2]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[3]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[4]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[5]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[6]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[7]' (FDR) to 'u_ddr_calib_top/u_ddr_prbs_gen/victim_sel_rotate.sel_reg[15]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[0]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[2]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[3]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_single_slot_odt.phy_tmp_odt_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_single_slot_odt.phy_tmp_odt_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/prbs_last_byte_done_r_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_start_reg' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrlvl_done_r1_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclk_calib_resume_level_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/oclkdelay_int_ref_req_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrcal_resume_r_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_act_req_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_r1_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_done_r1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/complex_rdlvl_int_ref_req_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][0]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][0]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][1]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][1]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr2_r_reg[0][0]' (FDR) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[0].mr1_r_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][0]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr1_r_reg[1][2]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/gen_rnk[1].mr2_r_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/phy_data_full_r_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/new_burst_r_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrcal_sanity_chk_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/tg_timer_go_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_f_incdec_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_stg2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/calib_tap_end_if_reset_reg)
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/wrlvl_active_r1_reg' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[0]' (FD) to 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[1]'
INFO: [Synth 8-3886] merging instance 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[1]' (FD) to 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[2]'
INFO: [Synth 8-3886] merging instance 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[2]' (FD) to 'gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gen_ddr3_noparity.gen_ddr3_noparity_4by1.parity_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/even_cwl.phy_we_n_reg[1]' (FDS) to 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/even_cwl.phy_ras_n_reg[1]' (FDS) to 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1]' (FDS) to 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2]' (FDS) to 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3]' (FDS) to 'u_ddr_calib_top/u_ddr_phy_init/even_cwl.phy_cas_n_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[0]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[1]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[3]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[4]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_2_reg[5]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[0]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[1]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[3]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[4]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_1_reg[5]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/single_rank.chip_cnt_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/single_rank.chip_cnt_r_reg[0]' (FD) to 'u_ddr_calib_top/u_ddr_phy_init/single_rank.chip_cnt_r_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\single_rank.chip_cnt_r_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[10]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[11]' (FDRE) to 'u_ddr_calib_top/u_ddr_phy_init/complex_address_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\complex_address_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/\po_fine_tap_cnt_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\skip_calib_tap_off.calib_tap_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/ext_int_ref_req_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_odt_ctl_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_last_byte_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_level_dqs_asrt_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/temp_lmr_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[0].mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\calib_odt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wr_lvl_start_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_f_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay /po_s2_incdec_c_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\gen_rnk[1].mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/mpr_end_if_reset_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_sanity_chk_done_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl /\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_calib_top/u_ddr_phy_init/\wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[5]__1' (FDRE) to 'addr_cntr_reg_reg_rep[5]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[4]__1' (FDRE) to 'addr_cntr_reg_reg_rep[4]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[3]__1' (FDRE) to 'addr_cntr_reg_reg_rep[3]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[2]__1' (FDRE) to 'addr_cntr_reg_reg_rep[2]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[1]__1' (FDRE) to 'addr_cntr_reg_reg_rep[1]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[0]__1' (FDRE) to 'addr_cntr_reg_reg_rep[0]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[6]__1' (FDRE) to 'addr_cntr_reg_reg_rep[6]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[7]__1' (FDRE) to 'addr_cntr_reg_reg_rep[7]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[8]__1' (FDRE) to 'addr_cntr_reg_reg_rep[8]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[9]__1' (FDRE) to 'addr_cntr_reg_reg_rep[9]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[10]__1' (FDRE) to 'addr_cntr_reg_reg_rep[10]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[11]__1' (FDRE) to 'addr_cntr_reg_reg_rep[11]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[12]__1' (FDRE) to 'addr_cntr_reg_reg_rep[12]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[13]__1' (FDRE) to 'addr_cntr_reg_reg_rep[13]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[14]__1' (FDRE) to 'addr_cntr_reg_reg_rep[14]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[15]__1' (FDRE) to 'addr_cntr_reg_reg_rep[15]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[16]__1' (FDRE) to 'addr_cntr_reg_reg_rep[16]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[17]__1' (FDRE) to 'addr_cntr_reg_reg_rep[17]__0'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[5]__0' (FDRE) to 'addr_cntr_reg_reg_rep[5]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[4]__0' (FDRE) to 'addr_cntr_reg_reg_rep[4]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[3]__0' (FDRE) to 'addr_cntr_reg_reg_rep[3]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[2]__0' (FDRE) to 'addr_cntr_reg_reg_rep[2]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[1]__0' (FDRE) to 'addr_cntr_reg_reg_rep[1]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[0]__0' (FDRE) to 'addr_cntr_reg_reg_rep[0]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[6]__0' (FDRE) to 'addr_cntr_reg_reg_rep[6]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[7]__0' (FDRE) to 'addr_cntr_reg_reg_rep[7]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[8]__0' (FDRE) to 'addr_cntr_reg_reg_rep[8]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[9]__0' (FDRE) to 'addr_cntr_reg_reg_rep[9]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[10]__0' (FDRE) to 'addr_cntr_reg_reg_rep[10]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[11]__0' (FDRE) to 'addr_cntr_reg_reg_rep[11]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[12]__0' (FDRE) to 'addr_cntr_reg_reg_rep[12]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[13]__0' (FDRE) to 'addr_cntr_reg_reg_rep[13]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[14]__0' (FDRE) to 'addr_cntr_reg_reg_rep[14]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[15]__0' (FDRE) to 'addr_cntr_reg_reg_rep[15]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[16]__0' (FDRE) to 'addr_cntr_reg_reg_rep[16]'
INFO: [Synth 8-3886] merging instance 'addr_cntr_reg_reg_rep[17]__0' (FDRE) to 'addr_cntr_reg_reg_rep[17]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM sample_buf_ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_RGBLedDisplay/\RGB_LED_R_RED_COL_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\mic_blue_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_cntr_reg_dly_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rgb_r_red_col_dly_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/ADXL_Control/\Cmd_Reg_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_TempSensorCtl/Inst_TWICtl/\currAddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_TempSensorCtl/Inst_TWICtl/\currAddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Inst_MouseCtl/\x_max_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_MouseCtl/\x_max_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_RGB/\RED_OUT_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/ADXL_Control/\Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/ADXL_Control/\Cmd_Reg_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Inst_AccelerometerCtl/ADXL_Control/\D_Send_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:05:08 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_iodelay_ctrl/sys_rst_i' to pin 'rstn_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:16 ; elapsed = 00:05:24 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance Inst_VGA/i_0/Inst_MicDisplay/sample_buf_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:27 ; elapsed = 00:05:48 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin pi_enstg2_f_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_enstg2_f_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_enstg2_f_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_fincdec_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_fincdec_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_fincdec_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_load_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_load_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_load_div2r3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst_stg1_cal_div2r1_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin rst_stg1_cal_div2r2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r1_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r2_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_stg2_reg_l_div2r3_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin pi_dqs_find_rst_inferred:in0 to constant 0
WARNING: [Synth 8-5396] Clock pin REFCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:351]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/src/ip/ddr/ddr/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:332]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:32 ; elapsed = 00:05:57 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:32 ; elapsed = 00:05:58 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:32 ; elapsed = 00:05:58 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|TempDisplay      | (A*B'')'    | 18     | 12     | -      | -      | 30     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|AccelArithmetics | (A*B)'      | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|AccelArithmetics | (A*B)'      | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|AccelArithmetics | (A*B)'      | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |BUFG                  |     8|
|2     |BUFH                  |     1|
|3     |BUFIO                 |     1|
|4     |CARRY4                |   650|
|5     |DSP48E1               |     4|
|7     |IDELAYCTRL            |     1|
|8     |IDELAYE2              |    16|
|9     |IN_FIFO               |     2|
|10    |ISERDESE2             |    16|
|11    |LUT1                  |   785|
|12    |LUT2                  |  1902|
|13    |LUT3                  |  1458|
|14    |LUT4                  |  1438|
|15    |LUT5                  |  1768|
|16    |LUT6                  | 11407|
|17    |MMCME2_ADV            |     3|
|18    |MUXCY                 |    95|
|19    |MUXF7                 |  2029|
|20    |MUXF8                 |   178|
|21    |ODDR                  |     5|
|22    |OSERDESE2             |    42|
|25    |OUT_FIFO              |     4|
|27    |PHASER_IN_PHY         |     2|
|28    |PHASER_OUT_PHY        |     4|
|30    |PHASER_REF            |     1|
|31    |PHY_CONTROL           |     1|
|32    |PLLE2_ADV             |     1|
|33    |RAM32M                |    93|
|34    |RAM32X1D              |     6|
|35    |RAMB18E1              |     1|
|36    |RAMB36E1              |    44|
|65    |SRL16E                |    29|
|66    |SRLC32E               |    13|
|67    |XADC                  |     1|
|68    |XORCY                 |    82|
|69    |FDCE                  |    36|
|70    |FDPE                  |    73|
|71    |FDRE                  |  5537|
|72    |FDSE                  |   142|
|73    |IBUF                  |    25|
|74    |IOBUF                 |     4|
|75    |IOBUFDS_INTERMDISABLE |     2|
|76    |IOBUF_INTERMDISABLE   |    16|
|77    |OBUF                  |    80|
|78    |OBUFDS                |     1|
|79    |OBUFT                 |     3|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:32 ; elapsed = 00:05:58 . Memory (MB): peak = 3908.855 ; gain = 3038.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:05:46 . Memory (MB): peak = 3908.855 ; gain = 3038.973
Synthesis Optimization Complete : Time (s): cpu = 00:02:32 ; elapsed = 00:06:00 . Memory (MB): peak = 3908.855 ; gain = 3038.973
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.541 . Memory (MB): peak = 3908.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3247 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3908.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 152 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 30 instances
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 93 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

Synth Design complete, checksum: 82d1dced
INFO: [Common 17-83] Releasing license: Synthesis
638 Infos, 350 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:06:17 . Memory (MB): peak = 3908.855 ; gain = 3430.785
INFO: [Common 17-1381] The checkpoint 'D:/FACULTATE/An3/SSC/GIPO-ADVANCED/Nexys-4-DDR-OOB/proj/OOB.runs/synth_1/Nexys4DdrUserDemo.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 3908.855 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Nexys4DdrUserDemo_utilization_synth.rpt -pb Nexys4DdrUserDemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 21:10:32 2023...
