INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/4.segment/display/display.srcs/sources_1/new/hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hex_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/VUT/4 Semester/DE1/Digital-electronics-1/labs/4.segment/display/display.srcs/sim_1/new/tb_hex_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_hex_7seg'
