<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Addressing</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part29.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part31.htm">Next &gt;</a></p><p class="s9" style="padding-left: 11pt;text-indent: 0pt;text-align: left;"><a name="bookmark29">&zwnj;</a>Addressing</p><p style="padding-top: 7pt;padding-left: 11pt;text-indent: 0pt;text-align: left;">Within the SystemVerilog code, each register occupies a single index. Consecutive registers can be addressed by incrementing the index by 1. However, when addressing each register from the NAP, as each register is 4-bytes wide, consecutive registers are at 4-byte boundary addresses and are 4-bytes apart. Register address definition is shown in the following example.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="658" height="228" alt="image" src="Image_234.png"/></span></p><p class="s18" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Register definition in SystemVerilog localparam CONTROL_REG_ADDR    = 0;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">localparam STATUS_REG_ADDR = 1; localparam NUM_PKTS_TX_REG_ADDR  = 2;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">localparam SCRATCH_REG_ADDR    = NUM_USER_REGS-1;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;"># Same registers defined in demo Tcl script, (formatted to hex) set CONTROL_REG_ADDR     [format %X [expr {0 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">set STATUS_REG_ADDR    [format %X [expr {1 * 4}]] set NUM_PKTS_TX_REG_ADDR   [format %X [expr {2 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">set SCRATCH_REG_ADDR     [format %X [expr {($NUM_USER_REGS-1) * 4}]]</p><p class="s18" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Register definition in SystemVerilog localparam CONTROL_REG_ADDR    = 0;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">localparam STATUS_REG_ADDR = 1; localparam NUM_PKTS_TX_REG_ADDR  = 2;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">localparam SCRATCH_REG_ADDR    = NUM_USER_REGS-1;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;"># Same registers defined in demo Tcl script, (formatted to hex) set CONTROL_REG_ADDR     [format %X [expr {0 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">set STATUS_REG_ADDR    [format %X [expr {1 * 4}]] set NUM_PKTS_TX_REG_ADDR   [format %X [expr {2 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">set SCRATCH_REG_ADDR     [format %X [expr {($NUM_USER_REGS-1) * 4}]]</p><p style="text-indent: 0pt;text-align: left;"/><p class="s18" style="padding-top: 11pt;padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">// Register definition in SystemVerilog localparam CONTROL_REG_ADDR    = 0;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">localparam STATUS_REG_ADDR = 1; localparam NUM_PKTS_TX_REG_ADDR  = 2;</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">localparam SCRATCH_REG_ADDR    = NUM_USER_REGS-1;</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;"># Same registers defined in demo Tcl script, (formatted to hex) set CONTROL_REG_ADDR     [format %X [expr {0 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 114%;text-align: left;">set STATUS_REG_ADDR    [format %X [expr {1 * 4}]] set NUM_PKTS_TX_REG_ADDR   [format %X [expr {2 * 4}]]</p><p class="s18" style="padding-left: 11pt;text-indent: 0pt;line-height: 11pt;text-align: left;">set SCRATCH_REG_ADDR     [format %X [expr {($NUM_USER_REGS-1) * 4}]]</p><p style="padding-left: 11pt;text-indent: 0pt;text-align: left;">The register control block does not support partial writes to a register, it requires all 32-bits to be written in each transaction.</p><p style="padding-top: 3pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part29.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_GDDR6_Reference_Design_Guide_RD017.html">Contents</a><span> | </span><a href="part31.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
