Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 00:02:45 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #1                                                                                              | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                              6.250 |              6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                             21.389 |              0.406 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.199(20%)                                                                                                                                                                                         | 0.097(24%)         |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.190(80%)                                                                                                                                                                                        | 0.309(76%)         |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                              0.115 |             -0.299 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                            -15.033 |              5.537 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                    |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                           | 0% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                             | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                                440 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                  0 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                                 37 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                                 69 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D             |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                                 | sr_2_14.roi[4]/C   |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sr_2_14.roi[4]/D                                                                                                                                                                                   | sr_3_14.roi[4]/D   |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                            Path #2                                                                                            |    WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                         6.250 |                    6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                        21.243 |                    2.782 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.296(21%)                                                                                                                                                                                    | 0.507(19%)               |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 16.947(79%)                                                                                                                                                                                   | 2.275(81%)               |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                        -0.031 |                   -0.184 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                       -15.032 |                    3.275 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                               |                          |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 2%                                                                                                                                                                                      | 11% x 0%                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                        | (1, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                           439 |                       19 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                        3 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                            36 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                      |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                      |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                     |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                     |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                            69 |                       16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                   |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                            | roi_ret_5302/C           |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | roi_ret_5302/D                                                                                                                                                                                | sr_3_15.pt[0]/D          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                            Path #3                                                                                            |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                         6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                        21.216 |                         2.692 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.331(21%)                                                                                                                                                                                    | 0.356(14%)                    |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 16.885(79%)                                                                                                                                                                                   | 2.336(86%)                    |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                        -0.057 |                        -0.148 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                       -15.031 |                         3.402 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                               |                               |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                      | 5% x 0%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                        | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                           439 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                             4 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                            36 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                           |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                          |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                          |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                            69 |                            16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                            | roi_ret_5312/C                |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | roi_ret_5312/D                                                                                                                                                                                | sr_3_15.pt[3]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                          Path #4                                                                                         |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                    6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                   21.138 |                         3.623 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.069(20%)                                                                                                                                                                               | 0.602(17%)                    |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.069(80%)                                                                                                                                                                              | 3.021(83%)                    |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                   -0.110 |                        -0.076 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                  -15.007 |                         2.542 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 22% x 3%                                                                                                                                                                                 | 9% x 1%                       |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                      424 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                       70 |                            16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                       | sector_ret_19053/C            |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sector_ret_19053/D                                                                                                                                                                       | sr_3_15.sector[3]/D           |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #5                                                                                              |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                              6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                             21.147 |                         2.780 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.530(22%)                                                                                                                                                                                         | 0.637(23%)                    |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 16.617(78%)                                                                                                                                                                                        | 2.143(77%)                    |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                             -0.100 |                        -0.088 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                            -15.006 |                         3.373 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                               |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                           | 11% x 0%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                             | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                                372 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                             4 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                                 37 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                           |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None                          |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None                          |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                                 59 |                            16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                                 | pt_ret_5755/C                 |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | pt_ret_5755/D                                                                                                                                                                                      | sr_3_15.pt[1]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                            Path #6                                                                                            |    WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                         6.250 |                    6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                        21.179 |                    3.646 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.038(20%)                                                                                                                                                                                    | 0.321(9%)                |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.141(80%)                                                                                                                                                                                   | 3.325(91%)               |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                        -0.068 |                   -0.145 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                       -15.005 |                    2.451 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                               |                          |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                      | 10% x 0%                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                        | (0, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                           439 |                       19 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                        3 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                            36 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                      |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                      |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                     |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None                     |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                            69 |                       16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        | FDRE/D                   |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                            | sector_ret_800/C         |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sector_ret_800/D                                                                                                                                                                              | sr_3_15.pt[0]/D          |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                               Path #7                                                                                              |    WorstPath from Dst    |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                              6.250 |                    6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                             21.221 |                    2.354 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.181(20%)                                                                                                                                                                                         | 0.519(23%)               |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.040(80%)                                                                                                                                                                                        | 1.835(77%)               |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                             -0.021 |                   -0.182 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                            -15.000 |                    3.706 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                                    |                          |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                           | 10% x 1%                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                             | (1, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                                423 |                       19 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                       | Safely Timed             |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                                 37 |                        3 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                                 37 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                      |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                                | clk                      |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None                     |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                               | None                     |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                                 69 |                       16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                                  0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                             | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                             | FDRE/D                   |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                                 | sector_ret_1014/C        |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sector_ret_1014/D                                                                                                                                                                                  | sr_3_15.roi[4]/D         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                          Path #8                                                                                         |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                    6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                   21.246 |                         3.659 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.107(20%)                                                                                                                                                                               | 0.561(16%)                    |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.139(80%)                                                                                                                                                                              | 3.098(84%)                    |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                    0.007 |                        -0.227 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                  -14.997 |                         2.356 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 2%                                                                                                                                                                                 | 11% x 0%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                   | (0, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                      438 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT4 FDRE | FDRE LUT6 LUT4 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                       69 |                            16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                       | pt_ret_5713/C                 |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | pt_ret_5713/D                                                                                                                                                                            | sr_3_15.pt[1]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                          Path #9                                                                                         |       WorstPath from Dst      |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                    6.250 |                         6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                   21.327 |                         3.095 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.183(20%)                                                                                                                                                                               | 0.409(14%)                    |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 17.144(80%)                                                                                                                                                                              | 2.686(86%)                    |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                    0.093 |                        -0.326 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                  -14.992 |                         2.820 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                          |                               |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 22% x 2%                                                                                                                                                                                 | 15% x 0%                      |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (1, 0)                                                                                                                                                                                   | (1, 0)                        |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                      438 |                            20 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             | Safely Timed                  |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |                             4 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                       35 |                             4 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT4 LUT5 LUT4 LUT4 LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      | clk                           |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                     | None                          |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                       69 |                            16 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |                             0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   | FDRE/C                        |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   | FDRE/D                        |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                       | sector_ret_1473/C             |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sector_ret_1473/D                                                                                                                                                                        | sr_3_15.pt[0]/D               |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |                                                                                             WorstPath to Src                                                                                            |                                                                                            Path #10                                                                                           | WorstPath from Dst |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                         6.250 |              6.250 |
| Path Delay                |                                                                                                                                                                                                  19.701 |                                                                                                                                                                                        21.126 |              0.405 |
| Logic Delay               | 4.474(23%)                                                                                                                                                                                              | 4.630(22%)                                                                                                                                                                                    | 0.096(24%)         |
| Net Delay                 | 15.227(77%)                                                                                                                                                                                             | 16.496(78%)                                                                                                                                                                                   | 0.309(76%)         |
| Clock Skew                |                                                                                                                                                                                                  -0.153 |                                                                                                                                                                                        -0.107 |             -0.090 |
| Slack                     |                                                                                                                                                                                                 -13.612 |                                                                                                                                                                                       -14.992 |              5.746 |
| Timing Exception          |                                                                                                                                                                                                         |                                                                                                                                                                                               |                    |
| Bounding Box Size         | 21% x 4%                                                                                                                                                                                                | 21% x 3%                                                                                                                                                                                      | 1% x 0%            |
| Clock Region Distance     | (0, 1)                                                                                                                                                                                                  | (0, 0)                                                                                                                                                                                        | (0, 0)             |
| Cumulative Fanout         |                                                                                                                                                                                                     357 |                                                                                                                                                                                           377 |                  1 |
| Fixed Loc                 |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Fixed Route               |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Hold Fix Detour           |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Combined LUT Pairs        |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                                  | Safely Timed       |
| Logic Levels              |                                                                                                                                                                                                      38 |                                                                                                                                                                                            36 |                  0 |
| Routes                    |                                                                                                                                                                                                      39 |                                                                                                                                                                                            36 |                  1 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT4 LUT3 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT4 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT5 LUT6 LUT6 LUT4 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                |
| End Point Clock           | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                           | clk                |
| DSP Block                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None               |
| BRAM                      | None                                                                                                                                                                                                    | None                                                                                                                                                                                          | None               |
| IO Crossings              |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| SLR Crossings             |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| PBlocks                   |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| High Fanout               |                                                                                                                                                                                                      58 |                                                                                                                                                                                            68 |                  1 |
| Dont Touch                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Mark Debug                |                                                                                                                                                                                                       0 |                                                                                                                                                                                             0 |                  0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                        | FDRE/C             |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                        | FDRE/D             |
| Start Point Pin           | muon_cand_6.pt_fast[0]/C                                                                                                                                                                                | sector_ret_17441/C                                                                                                                                                                            | sr_2_14.pt[3]/C    |
| End Point Pin             | sector_ret_17441/D                                                                                                                                                                                      | sr_2_14.pt[3]/D                                                                                                                                                                               | sr_3_14.pt[3]/D    |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 29 | 30 | 31 | 32 |  33 |  34 |  35 |  36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
| clk             | 6.250ns     | 20 | 18 | 48 | 87 | 144 | 150 | 112 | 169 | 39 | 58 | 42 | 46 | 59 |  7 |  1 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                        Module                       | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                             wrapper | 0.73 |           3.33 |           36619 | 0(0.0%) | 403(2.0%) | 1281(6.3%) | 2382(11.8%) | 5533(27.4%) | 10591(52.5%) |        110 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq160retfan10000_rev_1 | 0.92 |           4.25 |           23154 | 0(0.0%) | 401(2.0%) | 1274(6.4%) | 2276(11.4%) | 5489(27.4%) | 10563(52.8%) |        110 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                                 shift_reg_tap_512_4 | 0.00 |           1.05 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                                 shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+-----------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       115% | (CLEM_X46Y522,CLEL_R_X49Y529)   | muon_sorter_1(99%)              |            0% |       5.31445 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                4 |       153% | (CLEL_R_X43Y518,CLEL_R_X50Y533) | muon_sorter_1(97%)              |            0% |       5.11875 | 96%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                5 |       114% | (CLEL_R_X36Y519,DSP_X51Y550)    | muon_sorter_1(91%),wrapper(8%)  |            0% |       5.02176 | 94%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      |                4 |       138% | (CLEL_R_X41Y537,CLEL_R_X49Y552) | muon_sorter_1(86%),wrapper(13%) |            0% |       4.97396 | 94%          | 0%         |  11% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                5 |           1.046% | (CLEM_X29Y505,CLEM_X60Y568)     | muon_sorter_1(82%),wrapper(17%) |            0% |       3.22804 | 61%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.281% | (CLEM_X37Y516,CLEM_X52Y531)     | muon_sorter_1(92%),wrapper(7%)  |            0% |        4.9369 | 93%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           0.736% | (CLEL_R_X32Y516,CLEM_X63Y547)   | muon_sorter_1(80%),wrapper(19%) |            0% |       3.74765 | 70%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.588% | (CLEL_R_X32Y531,CLEM_X63Y562)   | muon_sorter_1(75%),wrapper(24%) |            0% |       3.22665 | 61%          | 0%         |  16% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                5 |           0.517% | (CLEM_X35Y522,NULL_X354Y573)    | muon_sorter_1(87%),wrapper(12%) |            0% |       4.59753 | 86%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.034% | (CLEM_X47Y518,CLEM_X49Y521)     | muon_sorter_1(100%)             |            0% |       4.90625 | 96%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                5 |           0.445% | (CLEM_X37Y511,CLEM_X52Y542)     | muon_sorter_1(88%),wrapper(11%) |            0% |       4.42116 | 83%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                5 |           0.358% | (CLEL_R_X38Y529,CLEL_R_X53Y560) | muon_sorter_1(82%),wrapper(17%) |            0% |       4.17152 | 79%          | 0%         |  15% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                6 |           1.298% | (CLEL_R_X32Y515,CLEM_X63Y578)   | muon_sorter_1(78%),wrapper(21%) |            0% |       3.38543 | 65%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.588% | (CLEM_X37Y523,CLEM_X52Y570)     | muon_sorter_1(82%),wrapper(17%) |            0% |       4.22913 | 80%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.105% | (CLEL_R_X32Y516,CLEM_X63Y579)   | muon_sorter_1(78%),wrapper(21%) |            0% |       3.35892 | 64%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                6 |           1.028% | (CLEL_R_X32Y512,CLEM_X63Y575)   | muon_sorter_1(78%),wrapper(21%) |            0% |         3.393 | 65%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                2 |        87% | (CLEM_X44Y552,CLEM_X47Y555)   | muon_sorter_1(78%),wrapper(21%) |            0% |       2.08929 | 42%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X44Y548,CLEM_X47Y551)   | muon_sorter_1(97%)              |            0% |       5.04018 | 95%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     |                2 |        86% | (CLEM_X40Y544,CLEL_R_X43Y547) | muon_sorter_1(94%)              |            0% |       5.16875 | 96%          | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  1% |
| North     |                2 |        85% | (CLEM_X40Y540,CLEL_R_X43Y543) | muon_sorter_1(94%)              |            0% |        5.2625 | 97%          | 0%         |  16% |   0% | NA   | 0%   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEL_R_X36Y524,CLEM_X39Y527) | muon_sorter_1(96%)              |            0% |          5.25 | 99%          | 0%         |  12% |   0% | 0%   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X40Y524,CLEL_R_X43Y527) | muon_sorter_1(85%),wrapper(14%) |            0% |       5.28125 | 99%          | 0%         |  13% |   0% | NA   | 0%   | NA  |    0% |  0% |
| South     |                1 |        85% | (CLEM_X46Y518,CLEM_X47Y519)   | muon_sorter_1(100%)             |            0% |        4.9375 | 95%          | 0%         |   2% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        87% | (CLEM_X48Y518,CLEM_X49Y519)   | muon_sorter_1(100%)             |            0% |       4.72917 | 91%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        88% | (CLEM_X44Y514,CLEM_X45Y515)   | muon_sorter_1(97%)              |            0% |         3.625 | 68%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                1 |        88% | (CLEM_X46Y514,CLEM_X47Y515)   | muon_sorter_1(100%)             |            0% |       2.39583 | 43%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |        86% | (CLEM_X48Y540,CLEL_R_X55Y547) | muon_sorter_1(90%),wrapper(9%)  |            0% |       5.01432 | 96%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEL_R_X45Y523 | 301             | 390          | 80%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y528 | 280             | 385          | 80%                  | muon_sorter_1(83%),wrapper(16%) | Y                   |
| CLEL_R_X40Y535 | 280             | 378          | 79%                  | muon_sorter_1(93%),wrapper(6%)  | Y                   |
| CLEL_R_X45Y522 | 301             | 391          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y527 | 280             | 386          | 79%                  | muon_sorter_1(75%),wrapper(25%) | Y                   |
| CLEL_R_X45Y524 | 301             | 389          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y533 | 280             | 380          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y536 | 280             | 377          | 79%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y532 | 280             | 381          | 78%                  | muon_sorter_1(100%)             | Y                   |
| CLEL_R_X40Y534 | 280             | 379          | 78%                  | muon_sorter_1(92%),wrapper(7%)  | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X45Y523 | 301             | 390          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X45Y524 | 301             | 389          | 76%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X46Y523   | 302             | 390          | 75%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y524   | 299             | 389          | 74%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X46Y524   | 302             | 389          | 74%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X46Y522   | 302             | 391          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X45Y522 | 301             | 391          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X46Y523 | 304             | 390          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X46Y524 | 304             | 389          | 73%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X45Y523   | 299             | 390          | 73%                  | muon_sorter_1(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


