0.7
2020.2
Nov 18 2020
09:47:47
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-3/2-3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-3/Lab2_111062109_Carry_Look_Ahead_Adder_8bit.v,1696836202,verilog,,D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-3/Lab2_111062109_Carry_Look_Ahead_Adder_8bit_t.v,,AND;Carry_Look_Ahead_Adder_8bit;Carry_Look_Ahead_Generator_2bit;Carry_Look_Ahead_Generator_4bit;OR;XOR,,,,,,,,
D:/GitHub/2023-Fall-Hardware_Design_and_Lab_Lee/Lab2/Advanced/2-3/Lab2_111062109_Carry_Look_Ahead_Adder_8bit_t.v,1696836202,verilog,,,,Carry_Look_Ahead_Adder_8bit_t,,,,,,,,
