{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:true|/clk_pl_0:true|/rst_ps8_0_99M_peripheral_aresetn:true|",
   "Default View_ScaleFactor":"0.851044",
   "Default View_TopLeft":"-1,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/zynq_ultra_ps_e_0_pl_resetn0:false|/clk_pl_0:false|/rst_ps8_0_99M_peripheral_aresetn:false|",
   "Interfaces View_ScaleFactor":"0.855337",
   "Interfaces View_TopLeft":"0,-151",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port uart2_pl -pg 1 -lvl 6 -x 1960 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -x 1550 -y 610 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -x 1820 -y 610 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 4 -x 1550 -y 470 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 2 -x 740 -y 440 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -x 1240 -y 450 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 230 -y 440 -defaultsOSRD
preplace inst parallel_ber_top_0 -pg 1 -lvl 1 -x 230 -y 140 -defaultsOSRD
preplace inst sim_controller_0 -pg 1 -lvl 2 -x 740 -y 170 -defaultsOSRD
preplace netloc clk_pl_0 1 0 4 -30 250 410 540 1070 540 1410
preplace netloc parallel_ber_top_0_total_bit_errors_post 1 1 1 N 140
preplace netloc parallel_ber_top_0_total_bit_errors_pre 1 1 1 N 120
preplace netloc parallel_ber_top_0_total_bits 1 1 1 N 100
preplace netloc parallel_ber_top_0_total_frame_errors 1 1 1 N 180
preplace netloc parallel_ber_top_0_total_frames 1 1 1 N 160
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 3 420 550 1090 360 1390
preplace netloc sim_controller_0_max_iterations_2d 1 2 1 N 180
preplace netloc sim_controller_0_precode_en 1 0 3 -10 20 NJ 20 1060
preplace netloc sim_controller_v2_0_0_en_prbs 1 0 3 0 320 NJ 320 1050
preplace netloc sim_controller_v2_0_0_probability_idx 1 0 3 10 330 NJ 330 1040
preplace netloc sim_controller_v2_0_0_probability_out 1 0 3 -10 340 NJ 340 1060
preplace netloc sim_controller_v2_0_0_rstn_blocks 1 0 3 -20 10 NJ 10 1070
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 3 10 560 NJ 560 1040
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 NJ 610
preplace netloc axi_smc_M00_AXI 1 3 1 1400 430n
preplace netloc axi_smc_M01_AXI 1 3 1 N 450
preplace netloc axi_smc_M02_AXI 1 1 3 430 350 NJ 350 1380
preplace netloc axi_uartlite_0_UART 1 4 2 NJ 460 NJ
preplace netloc sim_controller_0_M00_AXI 1 2 1 1080 80n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 2 1 N 420
levelinfo -pg 1 -50 230 740 1240 1550 1820 1960
pagesize -pg 1 -db -bbox -sgen -50 0 2070 690
"
}
{
   "da_axi4_cnt":"10",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"2",
   "da_mb_cnt":"1",
   "da_zynq_ultra_ps_e_cnt":"1"
}
