

================================================================
== Vitis HLS Report for 'fcc_combined'
================================================================
* Date:           Tue May 10 01:33:38 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        fcc_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_40_1                   |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_46_2                   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_62_3                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_63_4                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + LOOP1                            |        ?|        ?|         ?|          -|          -|  1 ~ ?|        no|
        |  ++ LOOP2                          |        ?|        ?|         5|          1|          1|      ?|       yes|
        | + VITIS_LOOP_83_5                  |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_84_6                |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_89_7_VITIS_LOOP_90_8  |        ?|        ?|         8|          2|          1|      ?|       yes|
        | + VITIS_LOOP_96_9                  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        | + VITIS_LOOP_100_10                |        4|        ?|     4 ~ ?|          -|          -|  1 ~ ?|        no|
        |  ++ VITIS_LOOP_101_11              |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 2, depth = 8
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 86
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 31 32 33 }
  Pipeline-2 : II = 2, D = 8, States = { 36 37 38 39 40 41 42 43 }
  Pipeline-3 : II = 1, D = 3, States = { 45 46 47 }
  Pipeline-4 : II = 1, D = 3, States = { 55 56 57 }
  Pipeline-5 : II = 1, D = 3, States = { 73 74 75 }
  Pipeline-6 : II = 1, D = 5, States = { 81 82 83 84 85 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 15 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 44 21 49 63 
21 --> 22 35 
22 --> 23 
23 --> 24 34 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 21 
35 --> 36 
36 --> 44 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 36 
44 --> 45 
45 --> 48 46 
46 --> 47 
47 --> 45 
48 --> 49 
49 --> 50 17 
50 --> 51 
51 --> 52 62 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 58 56 
56 --> 57 
57 --> 55 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 49 
63 --> 64 77 
64 --> 65 
65 --> 66 76 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 76 74 
74 --> 75 
75 --> 73 
76 --> 63 
77 --> 78 49 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 86 85 
85 --> 81 
86 --> 77 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%fwprop_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %fwprop"   --->   Operation 87 'read' 'fwprop_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 88 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 89 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 90 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 91 [1/1] (1.00ns)   --->   "%dwt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dwt"   --->   Operation 91 'read' 'dwt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 92 [1/1] (1.00ns)   --->   "%wt_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %wt"   --->   Operation 92 'read' 'wt_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%wbuf_V = alloca i32 1" [fcc_combined/main.cpp:32]   --->   Operation 93 'alloca' 'wbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%bbuf_V = alloca i32 1" [fcc_combined/main.cpp:33]   --->   Operation 94 'alloca' 'bbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%dwbuf_V = alloca i32 1" [fcc_combined/main.cpp:35]   --->   Operation 95 'alloca' 'dwbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%dbbuf_V = alloca i32 1" [fcc_combined/main.cpp:36]   --->   Operation 96 'alloca' 'dbbuf_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %ydim_read, i32 31" [fcc_combined/main.cpp:38]   --->   Operation 97 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i32 %ydim_read" [fcc_combined/main.cpp:38]   --->   Operation 98 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [2/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 99 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 100 [1/2] (6.91ns)   --->   "%mul_ln38 = mul i65 %sext_ln38, i65 5497558139" [fcc_combined/main.cpp:38]   --->   Operation 100 'mul' 'mul_ln38' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %mul_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 101 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 102 [1/1] (3.54ns)   --->   "%sub_ln38 = sub i65 0, i65 %mul_ln38" [fcc_combined/main.cpp:38]   --->   Operation 102 'sub' 'sub_ln38' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%tmp_1 = partselect i27 @_ssdm_op_PartSelect.i27.i65.i32.i32, i65 %sub_ln38, i32 38, i32 64" [fcc_combined/main.cpp:38]   --->   Operation 103 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node sub_ln38_1)   --->   "%select_ln38 = select i1 %tmp, i27 %tmp_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 104 'select' 'select_ln38' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (2.40ns) (out node of the LUT)   --->   "%sub_ln38_1 = sub i27 0, i27 %select_ln38" [fcc_combined/main.cpp:38]   --->   Operation 105 'sub' 'sub_ln38_1' <Predicate = (tmp)> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (2.47ns)   --->   "%icmp_ln40 = icmp_sgt  i32 %ydim_read, i32 0" [fcc_combined/main.cpp:40]   --->   Operation 106 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_19"   --->   Operation 107 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_14, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22"   --->   Operation 108 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 109 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %x, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %x"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dx, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dx"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_7, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 116 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dwt, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 118 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_2, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 120 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %db, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_6"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %y, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %y"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %dy, void @empty_16, i32 0, i32 0, void @empty_22, i32 4294967295, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 124 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %dy, i64 666, i64 207, i64 4294967295"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %dy"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_1, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 128 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_0, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %fwprop"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_26, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %fwprop, void @empty_5, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_23, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_11, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node num_iters)   --->   "%select_ln38_1 = select i1 %tmp, i27 %sub_ln38_1, i27 %tmp_2" [fcc_combined/main.cpp:38]   --->   Operation 137 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (2.40ns) (out node of the LUT)   --->   "%num_iters = add i27 %select_ln38_1, i27 1" [fcc_combined/main.cpp:38]   --->   Operation 138 'add' 'num_iters' <Predicate = true> <Delay = 2.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %._crit_edge282, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 139 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31" [fcc_combined/main.cpp:40]   --->   Operation 140 'partselect' 'trunc_ln' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i31 %trunc_ln" [fcc_combined/main.cpp:40]   --->   Operation 141 'sext' 'sext_ln40' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %sext_ln40" [fcc_combined/main.cpp:40]   --->   Operation 142 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_5 : Operation 143 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 143 'readreq' 'empty' <Predicate = (icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 144 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 144 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 145 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 145 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 146 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 146 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 147 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 147 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 148 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 148 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 149 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read" [fcc_combined/main.cpp:40]   --->   Operation 150 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 151 [1/1] (1.58ns)   --->   "%br_ln40 = br void" [fcc_combined/main.cpp:40]   --->   Operation 151 'br' 'br_ln40' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln40, void %.split25, i31 0, void %.lr.ph281" [fcc_combined/main.cpp:40]   --->   Operation 152 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (2.52ns)   --->   "%add_ln40 = add i31 %i, i31 1" [fcc_combined/main.cpp:40]   --->   Operation 153 'add' 'add_ln40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln40_1 = icmp_eq  i31 %i, i31 %trunc_ln40" [fcc_combined/main.cpp:40]   --->   Operation 155 'icmp' 'icmp_ln40_1' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%empty_37 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 156 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40_1, void %.split25, void %._crit_edge282.loopexit" [fcc_combined/main.cpp:40]   --->   Operation 157 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i31 %i" [fcc_combined/main.cpp:41]   --->   Operation 158 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 159 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr" [fcc_combined/main.cpp:41]   --->   Operation 159 'read' 'gmem_addr_read' <Predicate = (!icmp_ln40_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [fcc_combined/main.cpp:40]   --->   Operation 160 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %trunc_ln41" [fcc_combined/main.cpp:41]   --->   Operation 161 'zext' 'zext_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln41" [fcc_combined/main.cpp:41]   --->   Operation 162 'getelementptr' 'bbuf_V_addr' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (3.25ns)   --->   "%store_ln41 = store i16 %gmem_addr_read, i10 %bbuf_V_addr" [fcc_combined/main.cpp:41]   --->   Operation 163 'store' 'store_ln41' <Predicate = (!icmp_ln40_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 164 'br' 'br_ln0' <Predicate = (!icmp_ln40_1)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge282"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %xdim_read" [fcc_combined/main.cpp:46]   --->   Operation 166 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [2/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 167 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 6.91>
ST_16 : Operation 168 [1/1] (2.47ns)   --->   "%cmp37252 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 168 'icmp' 'cmp37252' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %ydim_read" [fcc_combined/main.cpp:46]   --->   Operation 169 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i27 %num_iters" [fcc_combined/main.cpp:46]   --->   Operation 170 'sext' 'sext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/2] (6.91ns)   --->   "%mul_ln50 = mul i31 %trunc_ln46, i31 50" [fcc_combined/main.cpp:50]   --->   Operation 171 'mul' 'mul_ln50' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i32 %xdim_read" [fcc_combined/main.cpp:89]   --->   Operation 172 'zext' 'zext_ln89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (1.58ns)   --->   "%br_ln46 = br void" [fcc_combined/main.cpp:46]   --->   Operation 173 'br' 'br_ln46' <Predicate = true> <Delay = 1.58>

State 17 <SV = 14> <Delay = 2.55>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%k = phi i32 0, void %._crit_edge282, i32 %add_ln50, void %._crit_edge271" [fcc_combined/main.cpp:50]   --->   Operation 174 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %k, i32 1" [fcc_combined/main.cpp:50]   --->   Operation 175 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (2.47ns)   --->   "%icmp_ln46 = icmp_eq  i32 %k, i32 %sext_ln46_1" [fcc_combined/main.cpp:46]   --->   Operation 176 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 0, void %._crit_edge282, i38 %add_ln46, void %._crit_edge271" [fcc_combined/main.cpp:46]   --->   Operation 177 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (2.79ns)   --->   "%add_ln46 = add i38 %phi_mul, i38 50" [fcc_combined/main.cpp:46]   --->   Operation 178 'add' 'add_ln46' <Predicate = true> <Delay = 2.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %.split23, void %._crit_edge277.loopexit" [fcc_combined/main.cpp:46]   --->   Operation 179 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i32 %k" [fcc_combined/main.cpp:46]   --->   Operation 180 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 181 [2/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 181 'mul' 'mul_ln50_1' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %add_ln50" [fcc_combined/main.cpp:50]   --->   Operation 182 'zext' 'zext_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_18 : Operation 183 [2/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 183 'mul' 'mul_ln50_2' <Predicate = (!icmp_ln46)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "%ret_ln115 = ret" [fcc_combined/main.cpp:115]   --->   Operation 184 'ret' 'ret_ln115' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 185 [1/2] (6.91ns)   --->   "%mul_ln50_1 = mul i31 %mul_ln50, i31 %trunc_ln46_1" [fcc_combined/main.cpp:50]   --->   Operation 185 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/2] (6.91ns)   --->   "%mul_ln50_2 = mul i38 %zext_ln50, i38 50" [fcc_combined/main.cpp:50]   --->   Operation 186 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 5.72>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [fcc_combined/main.cpp:46]   --->   Operation 187 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i38 %mul_ln50_2" [fcc_combined/main.cpp:50]   --->   Operation 188 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (2.51ns)   --->   "%icmp_ln50 = icmp_slt  i39 %sext_ln46, i39 %zext_ln50_1" [fcc_combined/main.cpp:50]   --->   Operation 189 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 2.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 190 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i38 %phi_mul" [fcc_combined/main.cpp:51]   --->   Operation 191 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 192 [1/1] (2.55ns)   --->   "%sub_ln50 = sub i32 %ydim_read, i32 %trunc_ln51_1" [fcc_combined/main.cpp:50]   --->   Operation 192 'sub' 'sub_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 193 [1/1] (0.69ns)   --->   "%ub = select i1 %icmp_ln50, i32 %sub_ln50, i32 50" [fcc_combined/main.cpp:50]   --->   Operation 193 'select' 'ub' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (2.47ns)   --->   "%cmp36257 = icmp_sgt  i32 %ub, i32 0" [fcc_combined/main.cpp:50]   --->   Operation 194 'icmp' 'cmp36257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %fwprop_read, void, void" [fcc_combined/main.cpp:60]   --->   Operation 195 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %cmp36257, void %._crit_edge236, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 196 'br' 'br_ln83' <Predicate = (!fwprop_read)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i32 %ub" [fcc_combined/main.cpp:83]   --->   Operation 197 'trunc' 'trunc_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 198 [1/1] (1.58ns)   --->   "%br_ln83 = br void" [fcc_combined/main.cpp:83]   --->   Operation 198 'br' 'br_ln83' <Predicate = (!fwprop_read & cmp36257)> <Delay = 1.58>
ST_20 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 199 'br' 'br_ln62' <Predicate = (fwprop_read)> <Delay = 0.00>
ST_20 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %ub" [fcc_combined/main.cpp:62]   --->   Operation 200 'trunc' 'trunc_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 0.00>
ST_20 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [fcc_combined/main.cpp:62]   --->   Operation 201 'br' 'br_ln62' <Predicate = (fwprop_read & cmp36257)> <Delay = 1.58>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%i_2 = phi i31 %add_ln83, void %._crit_edge, i31 0, void %.lr.ph225" [fcc_combined/main.cpp:83]   --->   Operation 202 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (2.52ns)   --->   "%add_ln83 = add i31 %i_2, i31 1" [fcc_combined/main.cpp:83]   --->   Operation 203 'add' 'add_ln83' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 204 [1/1] (2.47ns)   --->   "%icmp_ln83 = icmp_eq  i31 %i_2, i31 %trunc_ln83" [fcc_combined/main.cpp:83]   --->   Operation 204 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 205 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split6, void %.lr.ph235.preheader" [fcc_combined/main.cpp:83]   --->   Operation 206 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [2/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 207 'mul' 'empty_46' <Predicate = (!icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln89_1 = zext i31 %trunc_ln83" [fcc_combined/main.cpp:89]   --->   Operation 208 'zext' 'zext_ln89_1' <Predicate = (icmp_ln83)> <Delay = 0.00>
ST_21 : Operation 209 [2/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 209 'mul' 'mul_ln89' <Predicate = (icmp_ln83)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 6.91>
ST_22 : Operation 210 [1/2] (6.91ns)   --->   "%empty_46 = mul i31 %i_2, i31 %trunc_ln46" [fcc_combined/main.cpp:83]   --->   Operation 210 'mul' 'empty_46' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 20> <Delay = 5.07>
ST_23 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln83 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [fcc_combined/main.cpp:83]   --->   Operation 211 'specloopname' 'specloopname_ln83' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 212 [1/1] (2.52ns)   --->   "%empty_47 = add i31 %empty_46, i31 %mul_ln50_1" [fcc_combined/main.cpp:83]   --->   Operation 212 'add' 'empty_47' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_47, i1 0" [fcc_combined/main.cpp:83]   --->   Operation 213 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 214 [1/1] (2.55ns)   --->   "%empty_48 = add i32 %tmp_5, i32 %dwt_read" [fcc_combined/main.cpp:83]   --->   Operation 214 'add' 'empty_48' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %cmp37252, void %._crit_edge, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 215 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_48, i32 1, i32 31" [fcc_combined/main.cpp:84]   --->   Operation 216 'partselect' 'trunc_ln9' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i31 %trunc_ln9" [fcc_combined/main.cpp:84]   --->   Operation 217 'sext' 'sext_ln84' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 218 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %sext_ln84" [fcc_combined/main.cpp:84]   --->   Operation 218 'getelementptr' 'gmem_addr_2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_23 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln85 = trunc i31 %i_2" [fcc_combined/main.cpp:85]   --->   Operation 219 'trunc' 'trunc_ln85' <Predicate = (cmp37252)> <Delay = 0.00>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 220 [7/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 220 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 221 [6/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 221 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 222 [5/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 222 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 223 [4/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 223 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i6 %trunc_ln85" [fcc_combined/main.cpp:85]   --->   Operation 224 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 225 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 225 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 25> <Delay = 7.30>
ST_28 : Operation 226 [3/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 226 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 227 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 227 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 228 [2/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 228 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 229 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 229 'mul' 'mul_ln85' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 30 <SV = 27> <Delay = 7.30>
ST_30 : Operation 230 [1/7] (7.30ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 230 'readreq' 'empty_49' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 231 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln85 = mul i16 %zext_ln85, i16 1000" [fcc_combined/main.cpp:85]   --->   Operation 231 'mul' 'mul_ln85' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 232 [1/1] (1.58ns)   --->   "%br_ln84 = br void" [fcc_combined/main.cpp:84]   --->   Operation 232 'br' 'br_ln84' <Predicate = true> <Delay = 1.58>

State 31 <SV = 28> <Delay = 2.52>
ST_31 : Operation 233 [1/1] (0.00ns)   --->   "%j_1 = phi i31 %add_ln84, void %.split, i31 0, void %.lr.ph" [fcc_combined/main.cpp:84]   --->   Operation 233 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 234 [1/1] (2.52ns)   --->   "%add_ln84 = add i31 %j_1, i31 1" [fcc_combined/main.cpp:84]   --->   Operation 234 'add' 'add_ln84' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [fcc_combined/main.cpp:84]   --->   Operation 235 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 237 [1/1] (2.47ns)   --->   "%icmp_ln84 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [fcc_combined/main.cpp:84]   --->   Operation 237 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 238 [1/1] (0.00ns)   --->   "%empty_50 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 238 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split, void %._crit_edge.loopexit" [fcc_combined/main.cpp:84]   --->   Operation 239 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln85_1 = trunc i31 %j_1" [fcc_combined/main.cpp:85]   --->   Operation 240 'trunc' 'trunc_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_31 : Operation 241 [1/1] (2.07ns)   --->   "%add_ln85 = add i16 %mul_ln85, i16 %trunc_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 241 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 29> <Delay = 7.30>
ST_32 : Operation 242 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2" [fcc_combined/main.cpp:85]   --->   Operation 242 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln84)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 30> <Delay = 3.25>
ST_33 : Operation 243 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [fcc_combined/main.cpp:84]   --->   Operation 243 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %add_ln85" [fcc_combined/main.cpp:85]   --->   Operation 244 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 245 [1/1] (0.00ns)   --->   "%dwbuf_V_addr = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln85_1" [fcc_combined/main.cpp:85]   --->   Operation 245 'getelementptr' 'dwbuf_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_33 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln85 = store i16 %gmem_addr_2_read, i16 %dwbuf_V_addr" [fcc_combined/main.cpp:85]   --->   Operation 246 'store' 'store_ln85' <Predicate = (!icmp_ln84)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_33 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 247 'br' 'br_ln0' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 34 <SV = 29> <Delay = 0.00>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 248 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 249 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 19> <Delay = 6.91>
ST_35 : Operation 250 [1/2] (6.91ns)   --->   "%mul_ln89 = mul i63 %zext_ln89_1, i63 %zext_ln89" [fcc_combined/main.cpp:89]   --->   Operation 250 'mul' 'mul_ln89' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 251 [1/1] (1.58ns)   --->   "%br_ln89 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [fcc_combined/main.cpp:89]   --->   Operation 251 'br' 'br_ln89' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 4.25>
ST_36 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i63 0, void %.lr.ph235.preheader, i63 %add_ln89_2, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 252 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 253 [1/1] (0.00ns)   --->   "%i_4 = phi i31 0, void %.lr.ph235.preheader, i31 %select_ln89_3, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 253 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 254 [1/1] (0.00ns)   --->   "%j_3 = phi i32 0, void %.lr.ph235.preheader, i32 %add_ln90, void %._crit_edge231.loopexit" [fcc_combined/main.cpp:90]   --->   Operation 254 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 255 [1/1] (3.49ns)   --->   "%add_ln89_2 = add i63 %indvar_flatten, i63 1" [fcc_combined/main.cpp:89]   --->   Operation 255 'add' 'add_ln89_2' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 256 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 257 [1/1] (2.78ns)   --->   "%icmp_ln89 = icmp_eq  i63 %indvar_flatten, i63 %mul_ln89" [fcc_combined/main.cpp:89]   --->   Operation 257 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %._crit_edge231.loopexit, void %._crit_edge236.loopexit" [fcc_combined/main.cpp:89]   --->   Operation 258 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 259 [1/1] (2.52ns)   --->   "%add_ln89 = add i31 %i_4, i31 1" [fcc_combined/main.cpp:89]   --->   Operation 259 'add' 'add_ln89' <Predicate = (!icmp_ln89)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 260 [1/1] (2.47ns)   --->   "%icmp_ln90 = icmp_eq  i32 %j_3, i32 %xdim_read" [fcc_combined/main.cpp:90]   --->   Operation 260 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i31 %add_ln89" [fcc_combined/main.cpp:89]   --->   Operation 261 'trunc' 'trunc_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln89_1 = trunc i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 262 'trunc' 'trunc_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 263 [1/1] (0.68ns)   --->   "%select_ln89_2 = select i1 %icmp_ln90, i10 %trunc_ln89, i10 %trunc_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 263 'select' 'select_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 264 [1/1] (0.00ns)   --->   "%select_ln89_1_v_cast = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 264 'zext' 'select_ln89_1_v_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_36 : Operation 265 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 265 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 37 <SV = 21> <Delay = 4.98>
ST_37 : Operation 266 [1/1] (0.69ns)   --->   "%select_ln89 = select i1 %icmp_ln90, i32 0, i32 %j_3" [fcc_combined/main.cpp:89]   --->   Operation 266 'select' 'select_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 267 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 267 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 268 [1/1] (1.73ns)   --->   "%add_ln89_1 = add i10 %select_ln89_2, i10 %trunc_ln51" [fcc_combined/main.cpp:89]   --->   Operation 268 'add' 'add_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln89_2 = zext i10 %add_ln89_1" [fcc_combined/main.cpp:89]   --->   Operation 269 'zext' 'zext_ln89_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (0.00ns)   --->   "%dy_addr_1 = getelementptr i16 %dy, i32 0, i32 %zext_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 270 'getelementptr' 'dy_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 271 [2/2] (3.25ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 271 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_37 : Operation 272 [1/1] (0.73ns)   --->   "%select_ln89_3 = select i1 %icmp_ln90, i31 %add_ln89, i31 %i_4" [fcc_combined/main.cpp:89]   --->   Operation 272 'select' 'select_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i32 %select_ln89"   --->   Operation 273 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (2.55ns)   --->   "%add_ln90 = add i32 %select_ln89, i32 1" [fcc_combined/main.cpp:90]   --->   Operation 274 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 22> <Delay = 3.25>
ST_38 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln89_3 = zext i10 %select_ln89_2" [fcc_combined/main.cpp:89]   --->   Operation 275 'zext' 'zext_ln89_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 276 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i16 %select_ln89_1_v_cast, i16 1000" [fcc_combined/main.cpp:89]   --->   Operation 276 'mul' 'mul_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 277 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i16 %dy, i32 0, i32 %zext_ln89_3" [fcc_combined/main.cpp:89]   --->   Operation 277 'getelementptr' 'dy_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 278 [2/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 278 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 279 [1/2] (3.25ns)   --->   "%dy_load_2 = load i10 %dy_addr_1" [fcc_combined/main.cpp:89]   --->   Operation 279 'load' 'dy_load_2' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %trunc_ln1118"   --->   Operation 280 'zext' 'zext_ln1118' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 281 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 282 [1/1] (0.00ns)   --->   "%x_addr_1 = getelementptr i16 %x, i32 0, i32 %zext_ln1118"   --->   Operation 282 'getelementptr' 'x_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_38 : Operation 283 [2/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 283 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 39 <SV = 23> <Delay = 5.35>
ST_39 : Operation 284 [1/2] (3.25ns)   --->   "%dy_load_1 = load i10 %dy_addr" [fcc_combined/main.cpp:89]   --->   Operation 284 'load' 'dy_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln89_1 = sext i16 %dy_load_2" [fcc_combined/main.cpp:89]   --->   Operation 285 'sext' 'sext_ln89_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 286 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i16 %mul_ln1118, i16 %trunc_ln1118"   --->   Operation 286 'add' 'add_ln1118' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i16 %add_ln1118"   --->   Operation 287 'zext' 'zext_ln1118_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 288 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_1 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln1118_1"   --->   Operation 289 'getelementptr' 'dwbuf_V_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 290 [2/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 290 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_39 : Operation 291 [1/2] (3.25ns)   --->   "%x_load_1 = load i10 %x_addr_1"   --->   Operation 291 'load' 'x_load_1' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_39 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i16 %x_load_1"   --->   Operation 292 'sext' 'sext_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_39 : Operation 293 [3/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 293 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 294 [2/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 294 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 40 <SV = 24> <Delay = 5.40>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln89 = sext i16 %dy_load_1" [fcc_combined/main.cpp:89]   --->   Operation 295 'sext' 'sext_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 296 [1/2] (3.25ns)   --->   "%wbuf_V_load = load i16 %wbuf_V_addr_2"   --->   Operation 296 'load' 'wbuf_V_load' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_40 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i16 %wbuf_V_load"   --->   Operation 297 'sext' 'sext_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_40 : Operation 298 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 298 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 299 [2/3] (1.05ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 299 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 300 [1/2] (3.25ns)   --->   "%lhs = load i16 %dwbuf_V_addr_1"   --->   Operation 300 'load' 'lhs' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 41 <SV = 25> <Delay = 2.15>
ST_41 : Operation 301 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 301 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln1192 = mul i23 %sext_ln1192, i23 %sext_ln89_1"   --->   Operation 302 'mul' 'mul_ln1192' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_41 : Operation 303 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %lhs, i7 0"   --->   Operation 303 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_41 : Operation 304 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 304 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 26> <Delay = 5.35>
ST_42 : Operation 305 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 305 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 306 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V_1 = add i23 %lhs_1, i23 %mul_ln1192"   --->   Operation 306 'add' 'ret_V_1' <Predicate = (!icmp_ln89)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V_1, i32 7, i32 22"   --->   Operation 307 'partselect' 'trunc_ln708_2' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_42 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln708 = store i16 %trunc_ln708_2, i16 %dwbuf_V_addr_1"   --->   Operation 308 'store' 'store_ln708' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 43 <SV = 27> <Delay = 3.25>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_89_7_VITIS_LOOP_90_8_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 310 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [fcc_combined/main.cpp:90]   --->   Operation 311 'specloopname' 'specloopname_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 312 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1115 = mul i23 %sext_ln1115, i23 %sext_ln89"   --->   Operation 312 'mul' 'mul_ln1115' <Predicate = (!icmp_ln89)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %mul_ln1115, i32 7, i32 22"   --->   Operation 313 'partselect' 'trunc_ln708_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i16 %dx, i32 0, i32 %zext_ln1118" [fcc_combined/main.cpp:91]   --->   Operation 314 'getelementptr' 'dx_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_43 : Operation 315 [1/1] (3.25ns)   --->   "%store_ln91 = store i16 %trunc_ln708_1, i10 %dx_addr" [fcc_combined/main.cpp:91]   --->   Operation 315 'store' 'store_ln91' <Predicate = (!icmp_ln89)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi9EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!icmp_ln89)> <Delay = 0.00>

State 44 <SV = 21> <Delay = 1.58>
ST_44 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge236"   --->   Operation 317 'br' 'br_ln0' <Predicate = (cmp36257)> <Delay = 0.00>
ST_44 : Operation 318 [1/1] (1.58ns)   --->   "%br_ln96 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [fcc_combined/main.cpp:96]   --->   Operation 318 'br' 'br_ln96' <Predicate = true> <Delay = 1.58>

State 45 <SV = 22> <Delay = 3.25>
ST_45 : Operation 319 [1/1] (0.00ns)   --->   "%i_5 = phi i31 0, void %._crit_edge236, i31 %add_ln96, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [fcc_combined/main.cpp:96]   --->   Operation 319 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 320 [1/1] (2.52ns)   --->   "%add_ln96 = add i31 %i_5, i31 1" [fcc_combined/main.cpp:96]   --->   Operation 320 'add' 'add_ln96' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 321 [1/1] (0.00ns)   --->   "%i_5_cast = zext i31 %i_5" [fcc_combined/main.cpp:96]   --->   Operation 321 'zext' 'i_5_cast' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 322 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 323 [1/1] (2.47ns)   --->   "%icmp_ln96 = icmp_eq  i32 %i_5_cast, i32 %ydim_read" [fcc_combined/main.cpp:96]   --->   Operation 323 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 324 [1/1] (0.00ns)   --->   "%empty_51 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 324 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void %._crit_edge241.loopexit" [fcc_combined/main.cpp:96]   --->   Operation 325 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i31 %i_5"   --->   Operation 326 'trunc' 'trunc_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i10 %trunc_ln703"   --->   Operation 327 'zext' 'zext_ln703' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%dbbuf_V_addr = getelementptr i16 %dbbuf_V, i32 0, i32 %zext_ln703"   --->   Operation 328 'getelementptr' 'dbbuf_V_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 329 [2/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 329 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_45 : Operation 330 [1/1] (0.00ns)   --->   "%dy_addr_2 = getelementptr i16 %dy, i32 0, i32 %zext_ln703"   --->   Operation 330 'getelementptr' 'dy_addr_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_45 : Operation 331 [2/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 331 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 46 <SV = 23> <Delay = 5.33>
ST_46 : Operation 332 [1/2] (3.25ns)   --->   "%dbbuf_V_load = load i10 %dbbuf_V_addr"   --->   Operation 332 'load' 'dbbuf_V_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 333 [1/2] (3.25ns)   --->   "%dy_load = load i10 %dy_addr_2"   --->   Operation 333 'load' 'dy_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_46 : Operation 334 [1/1] (2.07ns)   --->   "%add_ln703 = add i16 %dy_load, i16 %dbbuf_V_load"   --->   Operation 334 'add' 'add_ln703' <Predicate = (!icmp_ln96)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 24> <Delay = 3.25>
ST_47 : Operation 335 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [fcc_combined/main.cpp:96]   --->   Operation 335 'specloopname' 'specloopname_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_47 : Operation 336 [1/1] (3.25ns)   --->   "%store_ln703 = store i16 %add_ln703, i10 %dbbuf_V_addr"   --->   Operation 336 'store' 'store_ln703' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_47 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi17ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi16ELi9ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>

State 48 <SV = 23> <Delay = 1.58>
ST_48 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %cmp36257, void %._crit_edge271, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 338 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i32 %ub" [fcc_combined/main.cpp:100]   --->   Operation 339 'trunc' 'trunc_ln100' <Predicate = (cmp36257)> <Delay = 0.00>
ST_48 : Operation 340 [1/1] (1.58ns)   --->   "%br_ln100 = br void" [fcc_combined/main.cpp:100]   --->   Operation 340 'br' 'br_ln100' <Predicate = (cmp36257)> <Delay = 1.58>

State 49 <SV = 24> <Delay = 6.91>
ST_49 : Operation 341 [1/1] (0.00ns)   --->   "%i_6 = phi i31 %add_ln100, void %._crit_edge246, i31 0, void %.lr.ph250" [fcc_combined/main.cpp:100]   --->   Operation 341 'phi' 'i_6' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 342 [1/1] (2.52ns)   --->   "%add_ln100 = add i31 %i_6, i31 1" [fcc_combined/main.cpp:100]   --->   Operation 342 'add' 'add_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 343 [1/1] (2.47ns)   --->   "%icmp_ln100 = icmp_eq  i31 %i_6, i31 %trunc_ln100" [fcc_combined/main.cpp:100]   --->   Operation 343 'icmp' 'icmp_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 344 [1/1] (0.00ns)   --->   "%empty_52 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 344 'speclooptripcount' 'empty_52' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %.split14, void %._crit_edge271.loopexit" [fcc_combined/main.cpp:100]   --->   Operation 345 'br' 'br_ln100' <Predicate = (!fwprop_read & cmp36257)> <Delay = 0.00>
ST_49 : Operation 346 [2/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 346 'mul' 'empty_53' <Predicate = (!fwprop_read & cmp36257 & !icmp_ln100)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 347 'br' 'br_ln0' <Predicate = (!fwprop_read & cmp36257 & icmp_ln100)> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 348 'br' 'br_ln0' <Predicate = (icmp_ln100) | (!cmp36257) | (fwprop_read)> <Delay = 0.00>

State 50 <SV = 25> <Delay = 6.91>
ST_50 : Operation 349 [1/2] (6.91ns)   --->   "%empty_53 = mul i31 %i_6, i31 %trunc_ln46" [fcc_combined/main.cpp:100]   --->   Operation 349 'mul' 'empty_53' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 5.07>
ST_51 : Operation 350 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [fcc_combined/main.cpp:100]   --->   Operation 350 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 351 [1/1] (2.52ns)   --->   "%empty_54 = add i31 %empty_53, i31 %mul_ln50_1" [fcc_combined/main.cpp:100]   --->   Operation 351 'add' 'empty_54' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 352 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_54, i1 0" [fcc_combined/main.cpp:100]   --->   Operation 352 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 353 [1/1] (2.55ns)   --->   "%empty_55 = add i32 %tmp_6, i32 %dwt_read" [fcc_combined/main.cpp:100]   --->   Operation 353 'add' 'empty_55' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %cmp37252, void %._crit_edge246, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 354 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_55, i32 1, i32 31" [fcc_combined/main.cpp:101]   --->   Operation 355 'partselect' 'trunc_ln2' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i31 %trunc_ln2" [fcc_combined/main.cpp:101]   --->   Operation 356 'sext' 'sext_ln101' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 357 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln101" [fcc_combined/main.cpp:101]   --->   Operation 357 'getelementptr' 'gmem_addr_3' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i31 %i_6" [fcc_combined/main.cpp:102]   --->   Operation 358 'trunc' 'trunc_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln102 = zext i6 %trunc_ln102" [fcc_combined/main.cpp:102]   --->   Operation 359 'zext' 'zext_ln102' <Predicate = (cmp37252)> <Delay = 0.00>
ST_51 : Operation 360 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 360 'mul' 'mul_ln102' <Predicate = (cmp37252)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 27> <Delay = 7.30>
ST_52 : Operation 361 [1/1] (7.30ns)   --->   "%empty_56 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 361 'writereq' 'empty_56' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_52 : Operation 362 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 362 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 28> <Delay = 2.15>
ST_53 : Operation 363 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 363 'mul' 'mul_ln102' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 54 <SV = 29> <Delay = 1.58>
ST_54 : Operation 364 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln102 = mul i16 %zext_ln102, i16 1000" [fcc_combined/main.cpp:102]   --->   Operation 364 'mul' 'mul_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_54 : Operation 365 [1/1] (1.58ns)   --->   "%br_ln101 = br void" [fcc_combined/main.cpp:101]   --->   Operation 365 'br' 'br_ln101' <Predicate = true> <Delay = 1.58>

State 55 <SV = 30> <Delay = 5.33>
ST_55 : Operation 366 [1/1] (0.00ns)   --->   "%j_4 = phi i31 %add_ln101, void %.split12, i31 0, void %.lr.ph245" [fcc_combined/main.cpp:101]   --->   Operation 366 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 367 [1/1] (2.52ns)   --->   "%add_ln101 = add i31 %j_4, i31 1" [fcc_combined/main.cpp:101]   --->   Operation 367 'add' 'add_ln101' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 368 [1/1] (0.00ns)   --->   "%j_4_cast = zext i31 %j_4" [fcc_combined/main.cpp:101]   --->   Operation 368 'zext' 'j_4_cast' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 369 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 369 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 370 [1/1] (2.47ns)   --->   "%icmp_ln101 = icmp_eq  i32 %j_4_cast, i32 %xdim_read" [fcc_combined/main.cpp:101]   --->   Operation 370 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 371 [1/1] (0.00ns)   --->   "%empty_57 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 371 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split12, void %._crit_edge246.loopexit" [fcc_combined/main.cpp:101]   --->   Operation 372 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln102_1 = trunc i31 %j_4" [fcc_combined/main.cpp:102]   --->   Operation 373 'trunc' 'trunc_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 374 [1/1] (2.07ns)   --->   "%add_ln102 = add i16 %mul_ln102, i16 %trunc_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 374 'add' 'add_ln102' <Predicate = (!icmp_ln101)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln102_1 = zext i16 %add_ln102" [fcc_combined/main.cpp:102]   --->   Operation 375 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 376 [1/1] (0.00ns)   --->   "%dwbuf_V_addr_2 = getelementptr i16 %dwbuf_V, i32 0, i32 %zext_ln102_1" [fcc_combined/main.cpp:102]   --->   Operation 376 'getelementptr' 'dwbuf_V_addr_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_55 : Operation 377 [2/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 377 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 56 <SV = 31> <Delay = 3.25>
ST_56 : Operation 378 [1/2] (3.25ns)   --->   "%dwbuf_V_load = load i16 %dwbuf_V_addr_2" [fcc_combined/main.cpp:102]   --->   Operation 378 'load' 'dwbuf_V_load' <Predicate = (!icmp_ln101)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>

State 57 <SV = 32> <Delay = 7.30>
ST_57 : Operation 379 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [fcc_combined/main.cpp:101]   --->   Operation 379 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_57 : Operation 380 [1/1] (7.30ns)   --->   "%write_ln102 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_3, i16 %dwbuf_V_load, i2 3" [fcc_combined/main.cpp:102]   --->   Operation 380 'write' 'write_ln102' <Predicate = (!icmp_ln101)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_57 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!icmp_ln101)> <Delay = 0.00>

State 58 <SV = 31> <Delay = 7.30>
ST_58 : Operation 382 [5/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 382 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 32> <Delay = 7.30>
ST_59 : Operation 383 [4/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 383 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 33> <Delay = 7.30>
ST_60 : Operation 384 [3/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 384 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 34> <Delay = 7.30>
ST_61 : Operation 385 [2/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 385 'writeresp' 'empty_58' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 35> <Delay = 7.30>
ST_62 : Operation 386 [1/5] (7.30ns)   --->   "%empty_58 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_3" [fcc_combined/main.cpp:100]   --->   Operation 386 'writeresp' 'empty_58' <Predicate = (cmp37252)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_62 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln100 = br void %._crit_edge246" [fcc_combined/main.cpp:100]   --->   Operation 387 'br' 'br_ln100' <Predicate = (cmp37252)> <Delay = 0.00>
ST_62 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 388 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 63 <SV = 18> <Delay = 6.91>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%i_1 = phi i31 %add_ln62, void %._crit_edge256, i31 0, void %.lr.ph260" [fcc_combined/main.cpp:62]   --->   Operation 389 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (2.52ns)   --->   "%add_ln62 = add i31 %i_1, i31 1" [fcc_combined/main.cpp:62]   --->   Operation 390 'add' 'add_ln62' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 391 [1/1] (2.47ns)   --->   "%icmp_ln62 = icmp_eq  i31 %i_1, i31 %trunc_ln62" [fcc_combined/main.cpp:62]   --->   Operation 391 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 392 [1/1] (0.00ns)   --->   "%empty_38 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 392 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 393 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split18, void %.lr.ph270.preheader" [fcc_combined/main.cpp:62]   --->   Operation 393 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 394 [2/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 394 'mul' 'empty_39' <Predicate = (!icmp_ln62)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln69 = br void %.lr.ph270" [fcc_combined/main.cpp:69]   --->   Operation 395 'br' 'br_ln69' <Predicate = (icmp_ln62)> <Delay = 1.58>

State 64 <SV = 19> <Delay = 6.91>
ST_64 : Operation 396 [1/2] (6.91ns)   --->   "%empty_39 = mul i31 %i_1, i31 %trunc_ln46" [fcc_combined/main.cpp:62]   --->   Operation 396 'mul' 'empty_39' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 20> <Delay = 5.07>
ST_65 : Operation 397 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fcc_combined/main.cpp:62]   --->   Operation 397 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 398 [1/1] (2.52ns)   --->   "%empty_40 = add i31 %empty_39, i31 %mul_ln50_1" [fcc_combined/main.cpp:62]   --->   Operation 398 'add' 'empty_40' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_40, i1 0" [fcc_combined/main.cpp:62]   --->   Operation 399 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 400 [1/1] (2.55ns)   --->   "%empty_41 = add i32 %tmp_4, i32 %wt_read" [fcc_combined/main.cpp:62]   --->   Operation 400 'add' 'empty_41' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %cmp37252, void %._crit_edge256, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 401 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_41, i32 1, i32 31" [fcc_combined/main.cpp:63]   --->   Operation 402 'partselect' 'trunc_ln6' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i31 %trunc_ln6" [fcc_combined/main.cpp:63]   --->   Operation 403 'sext' 'sext_ln63' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 404 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln63" [fcc_combined/main.cpp:63]   --->   Operation 404 'getelementptr' 'gmem_addr_1' <Predicate = (cmp37252)> <Delay = 0.00>
ST_65 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %i_1" [fcc_combined/main.cpp:64]   --->   Operation 405 'trunc' 'trunc_ln64' <Predicate = (cmp37252)> <Delay = 0.00>

State 66 <SV = 21> <Delay = 7.30>
ST_66 : Operation 406 [7/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 406 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 22> <Delay = 7.30>
ST_67 : Operation 407 [6/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 407 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 23> <Delay = 7.30>
ST_68 : Operation 408 [5/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 408 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 24> <Delay = 7.30>
ST_69 : Operation 409 [4/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 409 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %trunc_ln64" [fcc_combined/main.cpp:64]   --->   Operation 410 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 411 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 411 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 70 <SV = 25> <Delay = 7.30>
ST_70 : Operation 412 [3/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 412 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 413 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 413 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 26> <Delay = 7.30>
ST_71 : Operation 414 [2/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 414 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 415 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 415 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 27> <Delay = 7.30>
ST_72 : Operation 416 [1/7] (7.30ns)   --->   "%empty_42 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 416 'readreq' 'empty_42' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 417 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln64 = mul i16 %zext_ln64, i16 1000" [fcc_combined/main.cpp:64]   --->   Operation 417 'mul' 'mul_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 418 [1/1] (1.58ns)   --->   "%br_ln63 = br void" [fcc_combined/main.cpp:63]   --->   Operation 418 'br' 'br_ln63' <Predicate = true> <Delay = 1.58>

State 73 <SV = 28> <Delay = 2.52>
ST_73 : Operation 419 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln63, void %.split16, i31 0, void %.lr.ph255" [fcc_combined/main.cpp:63]   --->   Operation 419 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 420 [1/1] (2.52ns)   --->   "%add_ln63 = add i31 %j, i31 1" [fcc_combined/main.cpp:63]   --->   Operation 420 'add' 'add_ln63' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 421 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [fcc_combined/main.cpp:63]   --->   Operation 421 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 422 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 422 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 423 [1/1] (2.47ns)   --->   "%icmp_ln63 = icmp_eq  i32 %j_cast, i32 %xdim_read" [fcc_combined/main.cpp:63]   --->   Operation 423 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 424 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 424 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %.split16, void %._crit_edge256.loopexit" [fcc_combined/main.cpp:63]   --->   Operation 425 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 426 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i31 %j" [fcc_combined/main.cpp:64]   --->   Operation 426 'trunc' 'trunc_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_73 : Operation 427 [1/1] (2.07ns)   --->   "%add_ln64 = add i16 %mul_ln64, i16 %trunc_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 427 'add' 'add_ln64' <Predicate = (!icmp_ln63)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 29> <Delay = 7.30>
ST_74 : Operation 428 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [fcc_combined/main.cpp:64]   --->   Operation 428 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln63)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 30> <Delay = 3.25>
ST_75 : Operation 429 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [fcc_combined/main.cpp:63]   --->   Operation 429 'specloopname' 'specloopname_ln63' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i16 %add_ln64" [fcc_combined/main.cpp:64]   --->   Operation 430 'zext' 'zext_ln64_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 431 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln64_1" [fcc_combined/main.cpp:64]   --->   Operation 431 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_75 : Operation 432 [1/1] (3.25ns)   --->   "%store_ln64 = store i16 %gmem_addr_1_read, i16 %wbuf_V_addr" [fcc_combined/main.cpp:64]   --->   Operation 432 'store' 'store_ln64' <Predicate = (!icmp_ln63)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_75 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 433 'br' 'br_ln0' <Predicate = (!icmp_ln63)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.00>
ST_76 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge256"   --->   Operation 434 'br' 'br_ln0' <Predicate = (cmp37252)> <Delay = 0.00>
ST_76 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 435 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 77 <SV = 19> <Delay = 2.52>
ST_77 : Operation 436 [1/1] (0.00ns)   --->   "%i_3 = phi i31 %add_ln69, void %._crit_edge266.loopexit, i31 0, void %.lr.ph270.preheader" [fcc_combined/main.cpp:69]   --->   Operation 436 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 437 [1/1] (2.52ns)   --->   "%add_ln69 = add i31 %i_3, i31 1" [fcc_combined/main.cpp:69]   --->   Operation 437 'add' 'add_ln69' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 438 [1/1] (2.47ns)   --->   "%icmp_ln69 = icmp_eq  i31 %i_3, i31 %trunc_ln62" [fcc_combined/main.cpp:69]   --->   Operation 438 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 439 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 439 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %.split21, void %._crit_edge271.loopexit50" [fcc_combined/main.cpp:69]   --->   Operation 440 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %i_3" [fcc_combined/main.cpp:69]   --->   Operation 441 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 442 [1/1] (1.73ns)   --->   "%add_ln71 = add i10 %trunc_ln69, i10 %trunc_ln51" [fcc_combined/main.cpp:71]   --->   Operation 442 'add' 'add_ln71' <Predicate = (!icmp_ln69)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %i_3"   --->   Operation 443 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %trunc_ln1116"   --->   Operation 444 'zext' 'zext_ln1116' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_77 : Operation 445 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 445 'mul' 'mul_ln1116' <Predicate = (!icmp_ln69)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_77 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge271"   --->   Operation 446 'br' 'br_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 78 <SV = 20> <Delay = 2.15>
ST_78 : Operation 447 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 447 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 79 <SV = 21> <Delay = 3.25>
ST_79 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %add_ln71" [fcc_combined/main.cpp:71]   --->   Operation 448 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 449 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 449 'getelementptr' 'bbuf_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 450 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 450 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_79 : Operation 451 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i16 %y, i32 0, i32 %zext_ln71" [fcc_combined/main.cpp:71]   --->   Operation 451 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 452 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 452 'mul' 'mul_ln1116' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 80 <SV = 22> <Delay = 6.50>
ST_80 : Operation 453 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [fcc_combined/main.cpp:69]   --->   Operation 453 'specloopname' 'specloopname_ln69' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 454 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i10 %bbuf_V_addr_1" [fcc_combined/main.cpp:71]   --->   Operation 454 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 455 [1/1] (3.25ns)   --->   "%store_ln71 = store i16 %bbuf_V_load, i10 %y_addr" [fcc_combined/main.cpp:71]   --->   Operation 455 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_80 : Operation 456 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1116 = mul i16 %zext_ln1116, i16 1000"   --->   Operation 456 'mul' 'mul_ln1116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_80 : Operation 457 [1/1] (1.58ns)   --->   "%br_ln73 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [fcc_combined/main.cpp:73]   --->   Operation 457 'br' 'br_ln73' <Predicate = true> <Delay = 1.58>

State 81 <SV = 23> <Delay = 5.33>
ST_81 : Operation 458 [1/1] (0.00ns)   --->   "%j_2 = phi i32 0, void %.split21, i32 %add_ln73, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:73]   --->   Operation 458 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 459 [1/1] (2.55ns)   --->   "%add_ln73 = add i32 %j_2, i32 1" [fcc_combined/main.cpp:73]   --->   Operation 459 'add' 'add_ln73' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 460 [1/1] (2.47ns)   --->   "%icmp_ln73 = icmp_eq  i32 %j_2, i32 %xdim_read" [fcc_combined/main.cpp:73]   --->   Operation 460 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge266.loopexit" [fcc_combined/main.cpp:73]   --->   Operation 461 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln1116_1 = trunc i32 %j_2"   --->   Operation 462 'trunc' 'trunc_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i16 %trunc_ln1116_1"   --->   Operation 463 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 464 [1/1] (2.07ns)   --->   "%add_ln1116 = add i16 %mul_ln1116, i16 %trunc_ln1116_1"   --->   Operation 464 'add' 'add_ln1116' <Predicate = (!icmp_ln73)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i16 %add_ln1116"   --->   Operation 465 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 466 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_2"   --->   Operation 466 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 467 [2/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 467 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_81 : Operation 468 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i16 %x, i32 0, i32 %zext_ln1116_1"   --->   Operation 468 'getelementptr' 'x_addr' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_81 : Operation 469 [2/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 469 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>

State 82 <SV = 24> <Delay = 4.30>
ST_82 : Operation 470 [1/2] (3.25ns)   --->   "%r_V = load i16 %wbuf_V_addr_1"   --->   Operation 470 'load' 'r_V' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 50000> <RAM>
ST_82 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 471 'sext' 'sext_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 472 [1/2] (3.25ns)   --->   "%x_load = load i10 %x_addr"   --->   Operation 472 'load' 'x_load' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_82 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %x_load"   --->   Operation 473 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_82 : Operation 474 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 474 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 83 <SV = 25> <Delay = 1.05>
ST_83 : Operation 475 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 475 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 84 <SV = 26> <Delay = 2.10>
ST_84 : Operation 476 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.split21, i16 %trunc_ln1, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [fcc_combined/main.cpp:71]   --->   Operation 476 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 477 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 477 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 478 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 478 'mul' 'mul_ln727' <Predicate = (!icmp_ln73)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_84 : Operation 479 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %rhs, i7 0"   --->   Operation 479 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_84 : Operation 480 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 480 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 85 <SV = 27> <Delay = 5.35>
ST_85 : Operation 481 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fcc_combined/main.cpp:73]   --->   Operation 481 'specloopname' 'specloopname_ln73' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 482 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 482 'add' 'ret_V' <Predicate = (!icmp_ln73)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_85 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 483 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_85 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln74 = store i16 %trunc_ln1, i10 %y_addr" [fcc_combined/main.cpp:74]   --->   Operation 484 'store' 'store_ln74' <Predicate = (!icmp_ln73)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_85 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 485 'br' 'br_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 86 <SV = 27> <Delay = 0.00>
ST_86 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph270"   --->   Operation 486 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'fwprop' [43]  (1 ns)

 <State 2>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', fcc_combined/main.cpp:38) [54]  (6.91 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln38', fcc_combined/main.cpp:38) [54]  (6.91 ns)

 <State 4>: 5.95ns
The critical path consists of the following:
	'sub' operation ('sub_ln38', fcc_combined/main.cpp:38) [55]  (3.55 ns)
	'select' operation ('select_ln38', fcc_combined/main.cpp:38) [59]  (0 ns)
	'sub' operation ('sub_ln38_1', fcc_combined/main.cpp:38) [60]  (2.4 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', fcc_combined/main.cpp:40) [69]  (0 ns)
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:40) [70]  (7.3 ns)

 <State 12>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:40) with incoming values : ('add_ln40', fcc_combined/main.cpp:40) [73]  (0 ns)
	'add' operation ('add_ln40', fcc_combined/main.cpp:40) [74]  (2.52 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:41) [84]  (7.3 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr', fcc_combined/main.cpp:41) [83]  (0 ns)
	'store' operation ('store_ln41', fcc_combined/main.cpp:41) of variable 'gmem_addr_read', fcc_combined/main.cpp:41 on array 'bbuf.V', fcc_combined/main.cpp:33 [85]  (3.25 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', fcc_combined/main.cpp:50) [94]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50', fcc_combined/main.cpp:50) [94]  (6.91 ns)

 <State 17>: 2.55ns
The critical path consists of the following:
	'phi' operation ('k', fcc_combined/main.cpp:50) with incoming values : ('add_ln50', fcc_combined/main.cpp:50) [98]  (0 ns)
	'add' operation ('add_ln50', fcc_combined/main.cpp:50) [100]  (2.55 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_1', fcc_combined/main.cpp:50) [107]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln50_1', fcc_combined/main.cpp:50) [107]  (6.91 ns)

 <State 20>: 5.72ns
The critical path consists of the following:
	'sub' operation ('sub_ln50', fcc_combined/main.cpp:50) [114]  (2.55 ns)
	'select' operation ('ub', fcc_combined/main.cpp:50) [115]  (0.698 ns)
	'icmp' operation ('cmp36257', fcc_combined/main.cpp:50) [116]  (2.47 ns)

 <State 21>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:83) with incoming values : ('add_ln83', fcc_combined/main.cpp:83) [124]  (0 ns)
	'mul' operation ('empty_46', fcc_combined/main.cpp:83) [131]  (6.91 ns)

 <State 22>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_46', fcc_combined/main.cpp:83) [131]  (6.91 ns)

 <State 23>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_47', fcc_combined/main.cpp:83) [132]  (2.52 ns)
	'add' operation ('empty_48', fcc_combined/main.cpp:83) [134]  (2.55 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:84) [140]  (7.3 ns)

 <State 31>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:84) with incoming values : ('add_ln84', fcc_combined/main.cpp:84) [146]  (0 ns)
	'add' operation ('add_ln84', fcc_combined/main.cpp:84) [147]  (2.52 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:85) [159]  (7.3 ns)

 <State 33>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dwbuf_V_addr', fcc_combined/main.cpp:85) [158]  (0 ns)
	'store' operation ('store_ln85', fcc_combined/main.cpp:85) of variable 'gmem_addr_2_read', fcc_combined/main.cpp:85 on array 'dwbuf.V', fcc_combined/main.cpp:35 [160]  (3.25 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln89', fcc_combined/main.cpp:89) [168]  (6.91 ns)

 <State 36>: 4.26ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:89) with incoming values : ('select_ln89_3', fcc_combined/main.cpp:89) [172]  (0 ns)
	'add' operation ('add_ln89', fcc_combined/main.cpp:89) [179]  (2.52 ns)
	'select' operation ('select_ln89_2', fcc_combined/main.cpp:89) [185]  (0.687 ns)
	'mul' operation of DSP[202] ('mul_ln1118', fcc_combined/main.cpp:89) [188]  (1.05 ns)

 <State 37>: 4.98ns
The critical path consists of the following:
	'add' operation ('add_ln89_1', fcc_combined/main.cpp:89) [192]  (1.73 ns)
	'getelementptr' operation ('dy_addr_1', fcc_combined/main.cpp:89) [194]  (0 ns)
	'load' operation ('dy_load_2', fcc_combined/main.cpp:89) on array 'dy' [195]  (3.25 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dy_addr', fcc_combined/main.cpp:89) [189]  (0 ns)
	'load' operation ('dy_load_1', fcc_combined/main.cpp:89) on array 'dy' [190]  (3.25 ns)

 <State 39>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[202] ('add_ln1118') [202]  (2.1 ns)
	'getelementptr' operation ('wbuf_V_addr_2') [204]  (0 ns)
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:32 [206]  (3.25 ns)

 <State 40>: 5.4ns
The critical path consists of the following:
	'load' operation ('wbuf_V_load') on array 'wbuf.V', fcc_combined/main.cpp:32 [206]  (3.25 ns)
	'mul' operation of DSP[208] ('mul_ln1115') [208]  (2.15 ns)

 <State 41>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('mul_ln1115') [208]  (2.15 ns)

 <State 42>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[218] ('ret.V') [218]  (2.1 ns)
	'store' operation ('store_ln708') of variable 'trunc_ln708_2' on array 'dwbuf.V', fcc_combined/main.cpp:35 [220]  (3.25 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'mul' operation of DSP[208] ('mul_ln1115') [208]  (0 ns)
	'store' operation ('store_ln91', fcc_combined/main.cpp:91) of variable 'trunc_ln708_1' on array 'dx' [211]  (3.25 ns)

 <State 44>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:96) with incoming values : ('add_ln96', fcc_combined/main.cpp:96) [228]  (1.59 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:96) with incoming values : ('add_ln96', fcc_combined/main.cpp:96) [228]  (0 ns)
	'getelementptr' operation ('dbbuf_V_addr') [239]  (0 ns)
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:36 [240]  (3.25 ns)

 <State 46>: 5.33ns
The critical path consists of the following:
	'load' operation ('dbbuf_V_load') on array 'dbbuf.V', fcc_combined/main.cpp:36 [240]  (3.25 ns)
	'add' operation ('add_ln703') [243]  (2.08 ns)

 <State 47>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln703') of variable 'add_ln703' on array 'dbbuf.V', fcc_combined/main.cpp:36 [244]  (3.25 ns)

 <State 48>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', fcc_combined/main.cpp:100) with incoming values : ('add_ln100', fcc_combined/main.cpp:100) [252]  (1.59 ns)

 <State 49>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:100) with incoming values : ('add_ln100', fcc_combined/main.cpp:100) [252]  (0 ns)
	'mul' operation ('empty_53', fcc_combined/main.cpp:100) [259]  (6.91 ns)

 <State 50>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_53', fcc_combined/main.cpp:100) [259]  (6.91 ns)

 <State 51>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_54', fcc_combined/main.cpp:100) [260]  (2.52 ns)
	'add' operation ('empty_55', fcc_combined/main.cpp:100) [262]  (2.55 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:101) [268]  (7.3 ns)

 <State 53>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[271] ('mul_ln102', fcc_combined/main.cpp:102) [271]  (2.15 ns)

 <State 54>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j', fcc_combined/main.cpp:101) with incoming values : ('add_ln101', fcc_combined/main.cpp:101) [274]  (1.59 ns)

 <State 55>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:101) with incoming values : ('add_ln101', fcc_combined/main.cpp:101) [274]  (0 ns)
	'add' operation ('add_ln102', fcc_combined/main.cpp:102) [284]  (2.08 ns)
	'getelementptr' operation ('dwbuf_V_addr_2', fcc_combined/main.cpp:102) [286]  (0 ns)
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:102) on array 'dwbuf.V', fcc_combined/main.cpp:35 [287]  (3.25 ns)

 <State 56>: 3.25ns
The critical path consists of the following:
	'load' operation ('dwbuf_V_load', fcc_combined/main.cpp:102) on array 'dwbuf.V', fcc_combined/main.cpp:35 [287]  (3.25 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	bus write on port 'gmem' (fcc_combined/main.cpp:102) [288]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [291]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [291]  (7.3 ns)

 <State 60>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [291]  (7.3 ns)

 <State 61>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [291]  (7.3 ns)

 <State 62>: 7.3ns
The critical path consists of the following:
	bus response on port 'gmem' (fcc_combined/main.cpp:100) [291]  (7.3 ns)

 <State 63>: 6.91ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:62) with incoming values : ('add_ln62', fcc_combined/main.cpp:62) [303]  (0 ns)
	'mul' operation ('empty_39', fcc_combined/main.cpp:62) [310]  (6.91 ns)

 <State 64>: 6.91ns
The critical path consists of the following:
	'mul' operation ('empty_39', fcc_combined/main.cpp:62) [310]  (6.91 ns)

 <State 65>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_40', fcc_combined/main.cpp:62) [311]  (2.52 ns)
	'add' operation ('empty_41', fcc_combined/main.cpp:62) [313]  (2.55 ns)

 <State 66>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 67>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 68>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 69>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 70>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 71>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 72>: 7.3ns
The critical path consists of the following:
	bus request on port 'gmem' (fcc_combined/main.cpp:63) [319]  (7.3 ns)

 <State 73>: 2.52ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:63) with incoming values : ('add_ln63', fcc_combined/main.cpp:63) [325]  (0 ns)
	'add' operation ('add_ln63', fcc_combined/main.cpp:63) [326]  (2.52 ns)

 <State 74>: 7.3ns
The critical path consists of the following:
	bus read on port 'gmem' (fcc_combined/main.cpp:64) [338]  (7.3 ns)

 <State 75>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('wbuf_V_addr', fcc_combined/main.cpp:64) [337]  (0 ns)
	'store' operation ('store_ln64', fcc_combined/main.cpp:64) of variable 'gmem_addr_1_read', fcc_combined/main.cpp:64 on array 'wbuf.V', fcc_combined/main.cpp:32 [339]  (3.25 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i', fcc_combined/main.cpp:69) with incoming values : ('add_ln69', fcc_combined/main.cpp:69) [348]  (0 ns)
	'add' operation ('add_ln69', fcc_combined/main.cpp:69) [349]  (2.52 ns)

 <State 78>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[364] ('mul_ln1116') [364]  (2.15 ns)

 <State 79>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('bbuf_V_addr_1', fcc_combined/main.cpp:71) [358]  (0 ns)
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:71) on array 'bbuf.V', fcc_combined/main.cpp:33 [359]  (3.25 ns)

 <State 80>: 6.51ns
The critical path consists of the following:
	'load' operation ('bbuf_V_load', fcc_combined/main.cpp:71) on array 'bbuf.V', fcc_combined/main.cpp:33 [359]  (3.25 ns)
	'store' operation ('store_ln71', fcc_combined/main.cpp:71) of variable 'bbuf_V_load', fcc_combined/main.cpp:71 on array 'y' [361]  (3.25 ns)

 <State 81>: 5.33ns
The critical path consists of the following:
	'phi' operation ('j', fcc_combined/main.cpp:73) with incoming values : ('add_ln73', fcc_combined/main.cpp:73) [368]  (0 ns)
	'add' operation ('add_ln1116') [377]  (2.08 ns)
	'getelementptr' operation ('wbuf_V_addr_1') [379]  (0 ns)
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:32 [380]  (3.25 ns)

 <State 82>: 4.3ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'wbuf.V', fcc_combined/main.cpp:32 [380]  (3.25 ns)
	'mul' operation of DSP[387] ('mul_ln727') [385]  (1.05 ns)

 <State 83>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[387] ('mul_ln727') [385]  (1.05 ns)

 <State 84>: 2.1ns
The critical path consists of the following:
	'phi' operation ('rhs', fcc_combined/main.cpp:71) with incoming values : ('bbuf_V_load', fcc_combined/main.cpp:71) ('trunc_ln1') [367]  (0 ns)
	'add' operation of DSP[387] ('ret.V') [387]  (2.1 ns)

 <State 85>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[387] ('ret.V') [387]  (2.1 ns)
	'store' operation ('store_ln74', fcc_combined/main.cpp:74) of variable 'trunc_ln1' on array 'y' [389]  (3.25 ns)

 <State 86>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
