Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Dec 10 14:01:31 2023
| Host         : Sigma running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              19 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------+------------------------+------------------+----------------+
|    Clock Signal   |          Enable Signal          |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG    |                                 |                        |                1 |              2 |
|  uart_clk_16_BUFG |                                 | uart_module/rx/spacing |                1 |              4 |
|  uart_clk_16_BUFG | uart_module/rx/state[3]_i_1_n_0 | rst_n_IBUF             |                1 |              4 |
|  uart_clk_16_BUFG |                                 |                        |                2 |              7 |
|  clk_IBUF_BUFG    |                                 | clock/uart_clk         |                4 |             15 |
+-------------------+---------------------------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     2 |
| 7      |                     1 |
| 15     |                     1 |
+--------+-----------------------+


