
cv07_home.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004160  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  08004220  08004220  00014220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042ec  080042ec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080042ec  080042ec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080042ec  080042ec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080042ec  080042ec  000142ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080042f0  080042f0  000142f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080042f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010d8  2000000c  08004300  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200010e4  08004300  000210e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013e3d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002cb1  00000000  00000000  00033e71  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001388  00000000  00000000  00036b28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001220  00000000  00000000  00037eb0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000d60f  00000000  00000000  000390d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ef18  00000000  00000000  000466df  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000554a9  00000000  00000000  000555f7  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000aaaa0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004640  00000000  00000000  000aab1c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004208 	.word	0x08004208

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004208 	.word	0x08004208

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800022c:	68fb      	ldr	r3, [r7, #12]
 800022e:	4a06      	ldr	r2, [pc, #24]	; (8000248 <vApplicationGetIdleTaskMemory+0x28>)
 8000230:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000232:	68bb      	ldr	r3, [r7, #8]
 8000234:	4a05      	ldr	r2, [pc, #20]	; (800024c <vApplicationGetIdleTaskMemory+0x2c>)
 8000236:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	2280      	movs	r2, #128	; 0x80
 800023c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800023e:	46c0      	nop			; (mov r8, r8)
 8000240:	46bd      	mov	sp, r7
 8000242:	b004      	add	sp, #16
 8000244:	bd80      	pop	{r7, pc}
 8000246:	46c0      	nop			; (mov r8, r8)
 8000248:	20000028 	.word	0x20000028
 800024c:	2000007c 	.word	0x2000007c

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b5b0      	push	{r4, r5, r7, lr}
 8000252:	b09a      	sub	sp, #104	; 0x68
 8000254:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000256:	f000 fb87 	bl	8000968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800025a:	f000 f88b 	bl	8000374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025e:	f000 f95b 	bl	8000518 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000262:	f000 f929 	bl	80004b8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000266:	f000 f8e7 	bl	8000438 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  if (xQueueReceive(xVisualQueueHandle, &msg, portMAX_DELAY))
 800026a:	4b38      	ldr	r3, [pc, #224]	; (800034c <main+0xfc>)
 800026c:	6818      	ldr	r0, [r3, #0]
 800026e:	2301      	movs	r3, #1
 8000270:	425a      	negs	r2, r3
 8000272:	4b37      	ldr	r3, [pc, #220]	; (8000350 <main+0x100>)
 8000274:	0019      	movs	r1, r3
 8000276:	f002 fcea 	bl	8002c4e <xQueueReceive>
 800027a:	1e03      	subs	r3, r0, #0
 800027c:	d016      	beq.n	80002ac <main+0x5c>
  {
	if (msg < -200)
 800027e:	4b34      	ldr	r3, [pc, #208]	; (8000350 <main+0x100>)
 8000280:	2200      	movs	r2, #0
 8000282:	5e9b      	ldrsh	r3, [r3, r2]
 8000284:	33c8      	adds	r3, #200	; 0xc8
 8000286:	da06      	bge.n	8000296 <main+0x46>
	{
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED1_Pin, 1);
 8000288:	4b32      	ldr	r3, [pc, #200]	; (8000354 <main+0x104>)
 800028a:	2201      	movs	r2, #1
 800028c:	2110      	movs	r1, #16
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fdb8 	bl	8000e04 <HAL_GPIO_WritePin>
 8000294:	e00a      	b.n	80002ac <main+0x5c>
	}
	else if (msg > 200)
 8000296:	4b2e      	ldr	r3, [pc, #184]	; (8000350 <main+0x100>)
 8000298:	2200      	movs	r2, #0
 800029a:	5e9b      	ldrsh	r3, [r3, r2]
 800029c:	2bc8      	cmp	r3, #200	; 0xc8
 800029e:	dd05      	ble.n	80002ac <main+0x5c>
		{
		  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, 1);
 80002a0:	4b2c      	ldr	r3, [pc, #176]	; (8000354 <main+0x104>)
 80002a2:	2201      	movs	r2, #1
 80002a4:	2101      	movs	r1, #1
 80002a6:	0018      	movs	r0, r3
 80002a8:	f000 fdac 	bl	8000e04 <HAL_GPIO_WritePin>
		}
  }

  xQueueSend(xVisualQueueHandle, &msg, 0);
 80002ac:	4b27      	ldr	r3, [pc, #156]	; (800034c <main+0xfc>)
 80002ae:	6818      	ldr	r0, [r3, #0]
 80002b0:	4927      	ldr	r1, [pc, #156]	; (8000350 <main+0x100>)
 80002b2:	2300      	movs	r3, #0
 80002b4:	2200      	movs	r2, #0
 80002b6:	f002 fc06 	bl	8002ac6 <xQueueGenericSend>
  osDelay(300);
 80002ba:	2396      	movs	r3, #150	; 0x96
 80002bc:	005b      	lsls	r3, r3, #1
 80002be:	0018      	movs	r0, r3
 80002c0:	f002 fa24 	bl	800270c <osDelay>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of xVisualQueue */
  osMessageQDef(xVisualQueue, 16, uint16_t);
 80002c4:	2158      	movs	r1, #88	; 0x58
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	4a23      	ldr	r2, [pc, #140]	; (8000358 <main+0x108>)
 80002ca:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002cc:	c331      	stmia	r3!, {r0, r4, r5}
 80002ce:	6812      	ldr	r2, [r2, #0]
 80002d0:	601a      	str	r2, [r3, #0]
  xVisualQueueHandle = osMessageCreate(osMessageQ(xVisualQueue), NULL);
 80002d2:	187b      	adds	r3, r7, r1
 80002d4:	2100      	movs	r1, #0
 80002d6:	0018      	movs	r0, r3
 80002d8:	f002 fa2c 	bl	8002734 <osMessageCreate>
 80002dc:	0002      	movs	r2, r0
 80002de:	4b1b      	ldr	r3, [pc, #108]	; (800034c <main+0xfc>)
 80002e0:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80002e2:	213c      	movs	r1, #60	; 0x3c
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	4a1d      	ldr	r2, [pc, #116]	; (800035c <main+0x10c>)
 80002e8:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002ea:	c331      	stmia	r3!, {r0, r4, r5}
 80002ec:	ca31      	ldmia	r2!, {r0, r4, r5}
 80002ee:	c331      	stmia	r3!, {r0, r4, r5}
 80002f0:	6812      	ldr	r2, [r2, #0]
 80002f2:	601a      	str	r2, [r3, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80002f4:	187b      	adds	r3, r7, r1
 80002f6:	2100      	movs	r1, #0
 80002f8:	0018      	movs	r0, r3
 80002fa:	f002 f9ba 	bl	8002672 <osThreadCreate>
 80002fe:	0002      	movs	r2, r0
 8000300:	4b17      	ldr	r3, [pc, #92]	; (8000360 <main+0x110>)
 8000302:	601a      	str	r2, [r3, #0]

  /* definition and creation of VisualTask */
  osThreadDef(VisualTask, StartVisualTask, osPriorityNormal, 0, 128);
 8000304:	2120      	movs	r1, #32
 8000306:	187b      	adds	r3, r7, r1
 8000308:	4a16      	ldr	r2, [pc, #88]	; (8000364 <main+0x114>)
 800030a:	ca31      	ldmia	r2!, {r0, r4, r5}
 800030c:	c331      	stmia	r3!, {r0, r4, r5}
 800030e:	ca31      	ldmia	r2!, {r0, r4, r5}
 8000310:	c331      	stmia	r3!, {r0, r4, r5}
 8000312:	6812      	ldr	r2, [r2, #0]
 8000314:	601a      	str	r2, [r3, #0]
  VisualTaskHandle = osThreadCreate(osThread(VisualTask), NULL);
 8000316:	187b      	adds	r3, r7, r1
 8000318:	2100      	movs	r1, #0
 800031a:	0018      	movs	r0, r3
 800031c:	f002 f9a9 	bl	8002672 <osThreadCreate>
 8000320:	0002      	movs	r2, r0
 8000322:	4b11      	ldr	r3, [pc, #68]	; (8000368 <main+0x118>)
 8000324:	601a      	str	r2, [r3, #0]

  /* definition and creation of AcceleroTask */
  osThreadDef(AcceleroTask, StartAcceleroTask, osPriorityNormal, 0, 128);
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	4a10      	ldr	r2, [pc, #64]	; (800036c <main+0x11c>)
 800032a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800032c:	c313      	stmia	r3!, {r0, r1, r4}
 800032e:	ca13      	ldmia	r2!, {r0, r1, r4}
 8000330:	c313      	stmia	r3!, {r0, r1, r4}
 8000332:	6812      	ldr	r2, [r2, #0]
 8000334:	601a      	str	r2, [r3, #0]
  AcceleroTaskHandle = osThreadCreate(osThread(AcceleroTask), NULL);
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	2100      	movs	r1, #0
 800033a:	0018      	movs	r0, r3
 800033c:	f002 f999 	bl	8002672 <osThreadCreate>
 8000340:	0002      	movs	r2, r0
 8000342:	4b0b      	ldr	r3, [pc, #44]	; (8000370 <main+0x120>)
 8000344:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000346:	f002 f98c 	bl	8002662 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800034a:	e7fe      	b.n	800034a <main+0xfa>
 800034c:	2000101c 	.word	0x2000101c
 8000350:	20001014 	.word	0x20001014
 8000354:	48000400 	.word	0x48000400
 8000358:	08004220 	.word	0x08004220
 800035c:	0800423c 	.word	0x0800423c
 8000360:	20000fc0 	.word	0x20000fc0
 8000364:	08004264 	.word	0x08004264
 8000368:	20001018 	.word	0x20001018
 800036c:	08004290 	.word	0x08004290
 8000370:	20001010 	.word	0x20001010

08000374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b095      	sub	sp, #84	; 0x54
 8000378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037a:	2420      	movs	r4, #32
 800037c:	193b      	adds	r3, r7, r4
 800037e:	0018      	movs	r0, r3
 8000380:	2330      	movs	r3, #48	; 0x30
 8000382:	001a      	movs	r2, r3
 8000384:	2100      	movs	r1, #0
 8000386:	f003 ff36 	bl	80041f6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800038a:	2310      	movs	r3, #16
 800038c:	18fb      	adds	r3, r7, r3
 800038e:	0018      	movs	r0, r3
 8000390:	2310      	movs	r3, #16
 8000392:	001a      	movs	r2, r3
 8000394:	2100      	movs	r1, #0
 8000396:	f003 ff2e 	bl	80041f6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800039a:	003b      	movs	r3, r7
 800039c:	0018      	movs	r0, r3
 800039e:	2310      	movs	r3, #16
 80003a0:	001a      	movs	r2, r3
 80003a2:	2100      	movs	r1, #0
 80003a4:	f003 ff27 	bl	80041f6 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003a8:	0021      	movs	r1, r4
 80003aa:	187b      	adds	r3, r7, r1
 80003ac:	2202      	movs	r2, #2
 80003ae:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003b0:	187b      	adds	r3, r7, r1
 80003b2:	2201      	movs	r2, #1
 80003b4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003b6:	187b      	adds	r3, r7, r1
 80003b8:	2210      	movs	r2, #16
 80003ba:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003bc:	187b      	adds	r3, r7, r1
 80003be:	2202      	movs	r2, #2
 80003c0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003c2:	187b      	adds	r3, r7, r1
 80003c4:	2200      	movs	r2, #0
 80003c6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80003c8:	187b      	adds	r3, r7, r1
 80003ca:	22a0      	movs	r2, #160	; 0xa0
 80003cc:	0392      	lsls	r2, r2, #14
 80003ce:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003d0:	187b      	adds	r3, r7, r1
 80003d2:	2200      	movs	r2, #0
 80003d4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003d6:	187b      	adds	r3, r7, r1
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 fe5f 	bl	800109c <HAL_RCC_OscConfig>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80003e2:	f000 f955 	bl	8000690 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003e6:	2110      	movs	r1, #16
 80003e8:	187b      	adds	r3, r7, r1
 80003ea:	2207      	movs	r2, #7
 80003ec:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ee:	187b      	adds	r3, r7, r1
 80003f0:	2202      	movs	r2, #2
 80003f2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	2200      	movs	r2, #0
 80003f8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2200      	movs	r2, #0
 80003fe:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000400:	187b      	adds	r3, r7, r1
 8000402:	2101      	movs	r1, #1
 8000404:	0018      	movs	r0, r3
 8000406:	f001 f965 	bl	80016d4 <HAL_RCC_ClockConfig>
 800040a:	1e03      	subs	r3, r0, #0
 800040c:	d001      	beq.n	8000412 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800040e:	f000 f93f 	bl	8000690 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000412:	003b      	movs	r3, r7
 8000414:	2220      	movs	r2, #32
 8000416:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000418:	003b      	movs	r3, r7
 800041a:	2200      	movs	r2, #0
 800041c:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800041e:	003b      	movs	r3, r7
 8000420:	0018      	movs	r0, r3
 8000422:	f001 fad3 	bl	80019cc <HAL_RCCEx_PeriphCLKConfig>
 8000426:	1e03      	subs	r3, r0, #0
 8000428:	d001      	beq.n	800042e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800042a:	f000 f931 	bl	8000690 <Error_Handler>
  }
}
 800042e:	46c0      	nop			; (mov r8, r8)
 8000430:	46bd      	mov	sp, r7
 8000432:	b015      	add	sp, #84	; 0x54
 8000434:	bd90      	pop	{r4, r7, pc}
	...

08000438 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800043c:	4b1b      	ldr	r3, [pc, #108]	; (80004ac <MX_I2C1_Init+0x74>)
 800043e:	4a1c      	ldr	r2, [pc, #112]	; (80004b0 <MX_I2C1_Init+0x78>)
 8000440:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000442:	4b1a      	ldr	r3, [pc, #104]	; (80004ac <MX_I2C1_Init+0x74>)
 8000444:	4a1b      	ldr	r2, [pc, #108]	; (80004b4 <MX_I2C1_Init+0x7c>)
 8000446:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000448:	4b18      	ldr	r3, [pc, #96]	; (80004ac <MX_I2C1_Init+0x74>)
 800044a:	2200      	movs	r2, #0
 800044c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800044e:	4b17      	ldr	r3, [pc, #92]	; (80004ac <MX_I2C1_Init+0x74>)
 8000450:	2201      	movs	r2, #1
 8000452:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000454:	4b15      	ldr	r3, [pc, #84]	; (80004ac <MX_I2C1_Init+0x74>)
 8000456:	2200      	movs	r2, #0
 8000458:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800045a:	4b14      	ldr	r3, [pc, #80]	; (80004ac <MX_I2C1_Init+0x74>)
 800045c:	2200      	movs	r2, #0
 800045e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000460:	4b12      	ldr	r3, [pc, #72]	; (80004ac <MX_I2C1_Init+0x74>)
 8000462:	2200      	movs	r2, #0
 8000464:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000466:	4b11      	ldr	r3, [pc, #68]	; (80004ac <MX_I2C1_Init+0x74>)
 8000468:	2200      	movs	r2, #0
 800046a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800046c:	4b0f      	ldr	r3, [pc, #60]	; (80004ac <MX_I2C1_Init+0x74>)
 800046e:	2200      	movs	r2, #0
 8000470:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000472:	4b0e      	ldr	r3, [pc, #56]	; (80004ac <MX_I2C1_Init+0x74>)
 8000474:	0018      	movs	r0, r3
 8000476:	f000 fce3 	bl	8000e40 <HAL_I2C_Init>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800047e:	f000 f907 	bl	8000690 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000482:	4b0a      	ldr	r3, [pc, #40]	; (80004ac <MX_I2C1_Init+0x74>)
 8000484:	2100      	movs	r1, #0
 8000486:	0018      	movs	r0, r3
 8000488:	f000 fd70 	bl	8000f6c <HAL_I2CEx_ConfigAnalogFilter>
 800048c:	1e03      	subs	r3, r0, #0
 800048e:	d001      	beq.n	8000494 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000490:	f000 f8fe 	bl	8000690 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000494:	4b05      	ldr	r3, [pc, #20]	; (80004ac <MX_I2C1_Init+0x74>)
 8000496:	2100      	movs	r1, #0
 8000498:	0018      	movs	r0, r3
 800049a:	f000 fdb3 	bl	8001004 <HAL_I2CEx_ConfigDigitalFilter>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80004a2:	f000 f8f5 	bl	8000690 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	bd80      	pop	{r7, pc}
 80004ac:	20000fc4 	.word	0x20000fc4
 80004b0:	40005400 	.word	0x40005400
 80004b4:	2000090e 	.word	0x2000090e

080004b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004bc:	4b14      	ldr	r3, [pc, #80]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004be:	4a15      	ldr	r2, [pc, #84]	; (8000514 <MX_USART2_UART_Init+0x5c>)
 80004c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004c2:	4b13      	ldr	r3, [pc, #76]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004c4:	2296      	movs	r2, #150	; 0x96
 80004c6:	0212      	lsls	r2, r2, #8
 80004c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004ca:	4b11      	ldr	r3, [pc, #68]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004d8:	2200      	movs	r2, #0
 80004da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004de:	220c      	movs	r2, #12
 80004e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004e2:	4b0b      	ldr	r3, [pc, #44]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e8:	4b09      	ldr	r3, [pc, #36]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ee:	4b08      	ldr	r3, [pc, #32]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f4:	4b06      	ldr	r3, [pc, #24]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004fa:	4b05      	ldr	r3, [pc, #20]	; (8000510 <MX_USART2_UART_Init+0x58>)
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 fd45 	bl	8001f8c <HAL_UART_Init>
 8000502:	1e03      	subs	r3, r0, #0
 8000504:	d001      	beq.n	800050a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000506:	f000 f8c3 	bl	8000690 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800050a:	46c0      	nop			; (mov r8, r8)
 800050c:	46bd      	mov	sp, r7
 800050e:	bd80      	pop	{r7, pc}
 8000510:	20001020 	.word	0x20001020
 8000514:	40004400 	.word	0x40004400

08000518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000518:	b590      	push	{r4, r7, lr}
 800051a:	b08b      	sub	sp, #44	; 0x2c
 800051c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	2414      	movs	r4, #20
 8000520:	193b      	adds	r3, r7, r4
 8000522:	0018      	movs	r0, r3
 8000524:	2314      	movs	r3, #20
 8000526:	001a      	movs	r2, r3
 8000528:	2100      	movs	r1, #0
 800052a:	f003 fe64 	bl	80041f6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052e:	4b3f      	ldr	r3, [pc, #252]	; (800062c <MX_GPIO_Init+0x114>)
 8000530:	695a      	ldr	r2, [r3, #20]
 8000532:	4b3e      	ldr	r3, [pc, #248]	; (800062c <MX_GPIO_Init+0x114>)
 8000534:	2180      	movs	r1, #128	; 0x80
 8000536:	0309      	lsls	r1, r1, #12
 8000538:	430a      	orrs	r2, r1
 800053a:	615a      	str	r2, [r3, #20]
 800053c:	4b3b      	ldr	r3, [pc, #236]	; (800062c <MX_GPIO_Init+0x114>)
 800053e:	695a      	ldr	r2, [r3, #20]
 8000540:	2380      	movs	r3, #128	; 0x80
 8000542:	031b      	lsls	r3, r3, #12
 8000544:	4013      	ands	r3, r2
 8000546:	613b      	str	r3, [r7, #16]
 8000548:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800054a:	4b38      	ldr	r3, [pc, #224]	; (800062c <MX_GPIO_Init+0x114>)
 800054c:	695a      	ldr	r2, [r3, #20]
 800054e:	4b37      	ldr	r3, [pc, #220]	; (800062c <MX_GPIO_Init+0x114>)
 8000550:	2180      	movs	r1, #128	; 0x80
 8000552:	03c9      	lsls	r1, r1, #15
 8000554:	430a      	orrs	r2, r1
 8000556:	615a      	str	r2, [r3, #20]
 8000558:	4b34      	ldr	r3, [pc, #208]	; (800062c <MX_GPIO_Init+0x114>)
 800055a:	695a      	ldr	r2, [r3, #20]
 800055c:	2380      	movs	r3, #128	; 0x80
 800055e:	03db      	lsls	r3, r3, #15
 8000560:	4013      	ands	r3, r2
 8000562:	60fb      	str	r3, [r7, #12]
 8000564:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000566:	4b31      	ldr	r3, [pc, #196]	; (800062c <MX_GPIO_Init+0x114>)
 8000568:	695a      	ldr	r2, [r3, #20]
 800056a:	4b30      	ldr	r3, [pc, #192]	; (800062c <MX_GPIO_Init+0x114>)
 800056c:	2180      	movs	r1, #128	; 0x80
 800056e:	0289      	lsls	r1, r1, #10
 8000570:	430a      	orrs	r2, r1
 8000572:	615a      	str	r2, [r3, #20]
 8000574:	4b2d      	ldr	r3, [pc, #180]	; (800062c <MX_GPIO_Init+0x114>)
 8000576:	695a      	ldr	r2, [r3, #20]
 8000578:	2380      	movs	r3, #128	; 0x80
 800057a:	029b      	lsls	r3, r3, #10
 800057c:	4013      	ands	r3, r2
 800057e:	60bb      	str	r3, [r7, #8]
 8000580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000582:	4b2a      	ldr	r3, [pc, #168]	; (800062c <MX_GPIO_Init+0x114>)
 8000584:	695a      	ldr	r2, [r3, #20]
 8000586:	4b29      	ldr	r3, [pc, #164]	; (800062c <MX_GPIO_Init+0x114>)
 8000588:	2180      	movs	r1, #128	; 0x80
 800058a:	02c9      	lsls	r1, r1, #11
 800058c:	430a      	orrs	r2, r1
 800058e:	615a      	str	r2, [r3, #20]
 8000590:	4b26      	ldr	r3, [pc, #152]	; (800062c <MX_GPIO_Init+0x114>)
 8000592:	695a      	ldr	r2, [r3, #20]
 8000594:	2380      	movs	r3, #128	; 0x80
 8000596:	02db      	lsls	r3, r3, #11
 8000598:	4013      	ands	r3, r2
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LD2_Pin, GPIO_PIN_RESET);
 800059e:	2390      	movs	r3, #144	; 0x90
 80005a0:	05db      	lsls	r3, r3, #23
 80005a2:	2200      	movs	r2, #0
 80005a4:	2130      	movs	r1, #48	; 0x30
 80005a6:	0018      	movs	r0, r3
 80005a8:	f000 fc2c 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 80005ac:	4b20      	ldr	r3, [pc, #128]	; (8000630 <MX_GPIO_Init+0x118>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	2101      	movs	r1, #1
 80005b2:	0018      	movs	r0, r3
 80005b4:	f000 fc26 	bl	8000e04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	2280      	movs	r2, #128	; 0x80
 80005bc:	0192      	lsls	r2, r2, #6
 80005be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005c0:	193b      	adds	r3, r7, r4
 80005c2:	4a1c      	ldr	r2, [pc, #112]	; (8000634 <MX_GPIO_Init+0x11c>)
 80005c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c6:	193b      	adds	r3, r7, r4
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005cc:	193b      	adds	r3, r7, r4
 80005ce:	4a1a      	ldr	r2, [pc, #104]	; (8000638 <MX_GPIO_Init+0x120>)
 80005d0:	0019      	movs	r1, r3
 80005d2:	0010      	movs	r0, r2
 80005d4:	f000 faa6 	bl	8000b24 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LD2_Pin;
 80005d8:	193b      	adds	r3, r7, r4
 80005da:	2230      	movs	r2, #48	; 0x30
 80005dc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005de:	193b      	adds	r3, r7, r4
 80005e0:	2201      	movs	r2, #1
 80005e2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	193b      	adds	r3, r7, r4
 80005e6:	2200      	movs	r2, #0
 80005e8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	193b      	adds	r3, r7, r4
 80005ec:	2200      	movs	r2, #0
 80005ee:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f0:	193a      	adds	r2, r7, r4
 80005f2:	2390      	movs	r3, #144	; 0x90
 80005f4:	05db      	lsls	r3, r3, #23
 80005f6:	0011      	movs	r1, r2
 80005f8:	0018      	movs	r0, r3
 80005fa:	f000 fa93 	bl	8000b24 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 80005fe:	0021      	movs	r1, r4
 8000600:	187b      	adds	r3, r7, r1
 8000602:	2201      	movs	r2, #1
 8000604:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000606:	187b      	adds	r3, r7, r1
 8000608:	2201      	movs	r2, #1
 800060a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060c:	187b      	adds	r3, r7, r1
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000612:	187b      	adds	r3, r7, r1
 8000614:	2200      	movs	r2, #0
 8000616:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000618:	187b      	adds	r3, r7, r1
 800061a:	4a05      	ldr	r2, [pc, #20]	; (8000630 <MX_GPIO_Init+0x118>)
 800061c:	0019      	movs	r1, r3
 800061e:	0010      	movs	r0, r2
 8000620:	f000 fa80 	bl	8000b24 <HAL_GPIO_Init>

}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	b00b      	add	sp, #44	; 0x2c
 800062a:	bd90      	pop	{r4, r7, pc}
 800062c:	40021000 	.word	0x40021000
 8000630:	48000400 	.word	0x48000400
 8000634:	10210000 	.word	0x10210000
 8000638:	48000800 	.word	0x48000800

0800063c <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000644:	2001      	movs	r0, #1
 8000646:	f002 f861 	bl	800270c <osDelay>
 800064a:	e7fb      	b.n	8000644 <StartDefaultTask+0x8>

0800064c <StartVisualTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartVisualTask */
void StartVisualTask(void const * argument)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartVisualTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f002 f859 	bl	800270c <osDelay>
 800065a:	e7fb      	b.n	8000654 <StartVisualTask+0x8>

0800065c <StartAcceleroTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartAcceleroTask */
void StartAcceleroTask(void const * argument)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartAcceleroTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000664:	2001      	movs	r0, #1
 8000666:	f002 f851 	bl	800270c <osDelay>
 800066a:	e7fb      	b.n	8000664 <StartAcceleroTask+0x8>

0800066c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b082      	sub	sp, #8
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a04      	ldr	r2, [pc, #16]	; (800068c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800067a:	4293      	cmp	r3, r2
 800067c:	d101      	bne.n	8000682 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800067e:	f000 f987 	bl	8000990 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	b002      	add	sp, #8
 8000688:	bd80      	pop	{r7, pc}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	40012c00 	.word	0x40012c00

08000690 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000694:	46c0      	nop			; (mov r8, r8)
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
	...

0800069c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	b082      	sub	sp, #8
 80006a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006a2:	4b12      	ldr	r3, [pc, #72]	; (80006ec <HAL_MspInit+0x50>)
 80006a4:	699a      	ldr	r2, [r3, #24]
 80006a6:	4b11      	ldr	r3, [pc, #68]	; (80006ec <HAL_MspInit+0x50>)
 80006a8:	2101      	movs	r1, #1
 80006aa:	430a      	orrs	r2, r1
 80006ac:	619a      	str	r2, [r3, #24]
 80006ae:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <HAL_MspInit+0x50>)
 80006b0:	699b      	ldr	r3, [r3, #24]
 80006b2:	2201      	movs	r2, #1
 80006b4:	4013      	ands	r3, r2
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ba:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <HAL_MspInit+0x50>)
 80006bc:	69da      	ldr	r2, [r3, #28]
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <HAL_MspInit+0x50>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	0549      	lsls	r1, r1, #21
 80006c4:	430a      	orrs	r2, r1
 80006c6:	61da      	str	r2, [r3, #28]
 80006c8:	4b08      	ldr	r3, [pc, #32]	; (80006ec <HAL_MspInit+0x50>)
 80006ca:	69da      	ldr	r2, [r3, #28]
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	055b      	lsls	r3, r3, #21
 80006d0:	4013      	ands	r3, r2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 80006d6:	2302      	movs	r3, #2
 80006d8:	425b      	negs	r3, r3
 80006da:	2200      	movs	r2, #0
 80006dc:	2103      	movs	r1, #3
 80006de:	0018      	movs	r0, r3
 80006e0:	f000 f9fa 	bl	8000ad8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006e4:	46c0      	nop			; (mov r8, r8)
 80006e6:	46bd      	mov	sp, r7
 80006e8:	b002      	add	sp, #8
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	40021000 	.word	0x40021000

080006f0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08a      	sub	sp, #40	; 0x28
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006f8:	2314      	movs	r3, #20
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	0018      	movs	r0, r3
 80006fe:	2314      	movs	r3, #20
 8000700:	001a      	movs	r2, r3
 8000702:	2100      	movs	r1, #0
 8000704:	f003 fd77 	bl	80041f6 <memset>
  if(hi2c->Instance==I2C1)
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	681b      	ldr	r3, [r3, #0]
 800070c:	4a1c      	ldr	r2, [pc, #112]	; (8000780 <HAL_I2C_MspInit+0x90>)
 800070e:	4293      	cmp	r3, r2
 8000710:	d132      	bne.n	8000778 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000712:	4b1c      	ldr	r3, [pc, #112]	; (8000784 <HAL_I2C_MspInit+0x94>)
 8000714:	695a      	ldr	r2, [r3, #20]
 8000716:	4b1b      	ldr	r3, [pc, #108]	; (8000784 <HAL_I2C_MspInit+0x94>)
 8000718:	2180      	movs	r1, #128	; 0x80
 800071a:	02c9      	lsls	r1, r1, #11
 800071c:	430a      	orrs	r2, r1
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	4b18      	ldr	r3, [pc, #96]	; (8000784 <HAL_I2C_MspInit+0x94>)
 8000722:	695a      	ldr	r2, [r3, #20]
 8000724:	2380      	movs	r3, #128	; 0x80
 8000726:	02db      	lsls	r3, r3, #11
 8000728:	4013      	ands	r3, r2
 800072a:	613b      	str	r3, [r7, #16]
 800072c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800072e:	2114      	movs	r1, #20
 8000730:	187b      	adds	r3, r7, r1
 8000732:	22c0      	movs	r2, #192	; 0xc0
 8000734:	0092      	lsls	r2, r2, #2
 8000736:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000738:	187b      	adds	r3, r7, r1
 800073a:	2212      	movs	r2, #18
 800073c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800073e:	187b      	adds	r3, r7, r1
 8000740:	2201      	movs	r2, #1
 8000742:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2203      	movs	r2, #3
 8000748:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2201      	movs	r2, #1
 800074e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000750:	187b      	adds	r3, r7, r1
 8000752:	4a0d      	ldr	r2, [pc, #52]	; (8000788 <HAL_I2C_MspInit+0x98>)
 8000754:	0019      	movs	r1, r3
 8000756:	0010      	movs	r0, r2
 8000758:	f000 f9e4 	bl	8000b24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800075c:	4b09      	ldr	r3, [pc, #36]	; (8000784 <HAL_I2C_MspInit+0x94>)
 800075e:	69da      	ldr	r2, [r3, #28]
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <HAL_I2C_MspInit+0x94>)
 8000762:	2180      	movs	r1, #128	; 0x80
 8000764:	0389      	lsls	r1, r1, #14
 8000766:	430a      	orrs	r2, r1
 8000768:	61da      	str	r2, [r3, #28]
 800076a:	4b06      	ldr	r3, [pc, #24]	; (8000784 <HAL_I2C_MspInit+0x94>)
 800076c:	69da      	ldr	r2, [r3, #28]
 800076e:	2380      	movs	r3, #128	; 0x80
 8000770:	039b      	lsls	r3, r3, #14
 8000772:	4013      	ands	r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
 8000776:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000778:	46c0      	nop			; (mov r8, r8)
 800077a:	46bd      	mov	sp, r7
 800077c:	b00a      	add	sp, #40	; 0x28
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40005400 	.word	0x40005400
 8000784:	40021000 	.word	0x40021000
 8000788:	48000400 	.word	0x48000400

0800078c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b08a      	sub	sp, #40	; 0x28
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000794:	2314      	movs	r3, #20
 8000796:	18fb      	adds	r3, r7, r3
 8000798:	0018      	movs	r0, r3
 800079a:	2314      	movs	r3, #20
 800079c:	001a      	movs	r2, r3
 800079e:	2100      	movs	r1, #0
 80007a0:	f003 fd29 	bl	80041f6 <memset>
  if(huart->Instance==USART2)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	4a1c      	ldr	r2, [pc, #112]	; (800081c <HAL_UART_MspInit+0x90>)
 80007aa:	4293      	cmp	r3, r2
 80007ac:	d132      	bne.n	8000814 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007ae:	4b1c      	ldr	r3, [pc, #112]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007b0:	69da      	ldr	r2, [r3, #28]
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007b4:	2180      	movs	r1, #128	; 0x80
 80007b6:	0289      	lsls	r1, r1, #10
 80007b8:	430a      	orrs	r2, r1
 80007ba:	61da      	str	r2, [r3, #28]
 80007bc:	4b18      	ldr	r3, [pc, #96]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007be:	69da      	ldr	r2, [r3, #28]
 80007c0:	2380      	movs	r3, #128	; 0x80
 80007c2:	029b      	lsls	r3, r3, #10
 80007c4:	4013      	ands	r3, r2
 80007c6:	613b      	str	r3, [r7, #16]
 80007c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ca:	4b15      	ldr	r3, [pc, #84]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007cc:	695a      	ldr	r2, [r3, #20]
 80007ce:	4b14      	ldr	r3, [pc, #80]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007d0:	2180      	movs	r1, #128	; 0x80
 80007d2:	0289      	lsls	r1, r1, #10
 80007d4:	430a      	orrs	r2, r1
 80007d6:	615a      	str	r2, [r3, #20]
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <HAL_UART_MspInit+0x94>)
 80007da:	695a      	ldr	r2, [r3, #20]
 80007dc:	2380      	movs	r3, #128	; 0x80
 80007de:	029b      	lsls	r3, r3, #10
 80007e0:	4013      	ands	r3, r2
 80007e2:	60fb      	str	r3, [r7, #12]
 80007e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007e6:	2114      	movs	r1, #20
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	220c      	movs	r2, #12
 80007ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2202      	movs	r2, #2
 80007f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	187b      	adds	r3, r7, r1
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2201      	movs	r2, #1
 8000804:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000806:	187a      	adds	r2, r7, r1
 8000808:	2390      	movs	r3, #144	; 0x90
 800080a:	05db      	lsls	r3, r3, #23
 800080c:	0011      	movs	r1, r2
 800080e:	0018      	movs	r0, r3
 8000810:	f000 f988 	bl	8000b24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000814:	46c0      	nop			; (mov r8, r8)
 8000816:	46bd      	mov	sp, r7
 8000818:	b00a      	add	sp, #40	; 0x28
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40004400 	.word	0x40004400
 8000820:	40021000 	.word	0x40021000

08000824 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	; 0x28
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0); 
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2200      	movs	r2, #0
 8000838:	0019      	movs	r1, r3
 800083a:	200d      	movs	r0, #13
 800083c:	f000 f94c 	bl	8000ad8 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn); 
 8000840:	200d      	movs	r0, #13
 8000842:	f000 f95e 	bl	8000b02 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000846:	4b21      	ldr	r3, [pc, #132]	; (80008cc <HAL_InitTick+0xa8>)
 8000848:	699a      	ldr	r2, [r3, #24]
 800084a:	4b20      	ldr	r3, [pc, #128]	; (80008cc <HAL_InitTick+0xa8>)
 800084c:	2180      	movs	r1, #128	; 0x80
 800084e:	0109      	lsls	r1, r1, #4
 8000850:	430a      	orrs	r2, r1
 8000852:	619a      	str	r2, [r3, #24]
 8000854:	4b1d      	ldr	r3, [pc, #116]	; (80008cc <HAL_InitTick+0xa8>)
 8000856:	699a      	ldr	r2, [r3, #24]
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	011b      	lsls	r3, r3, #4
 800085c:	4013      	ands	r3, r2
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	68bb      	ldr	r3, [r7, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000862:	230c      	movs	r3, #12
 8000864:	18fa      	adds	r2, r7, r3
 8000866:	2310      	movs	r3, #16
 8000868:	18fb      	adds	r3, r7, r3
 800086a:	0011      	movs	r1, r2
 800086c:	0018      	movs	r0, r3
 800086e:	f001 f883 	bl	8001978 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000872:	f001 f86b 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 8000876:	0003      	movs	r3, r0
 8000878:	627b      	str	r3, [r7, #36]	; 0x24
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800087a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800087c:	4914      	ldr	r1, [pc, #80]	; (80008d0 <HAL_InitTick+0xac>)
 800087e:	0018      	movs	r0, r3
 8000880:	f7ff fc42 	bl	8000108 <__udivsi3>
 8000884:	0003      	movs	r3, r0
 8000886:	3b01      	subs	r3, #1
 8000888:	623b      	str	r3, [r7, #32]
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800088a:	4b12      	ldr	r3, [pc, #72]	; (80008d4 <HAL_InitTick+0xb0>)
 800088c:	4a12      	ldr	r2, [pc, #72]	; (80008d8 <HAL_InitTick+0xb4>)
 800088e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 8000890:	4b10      	ldr	r3, [pc, #64]	; (80008d4 <HAL_InitTick+0xb0>)
 8000892:	4a12      	ldr	r2, [pc, #72]	; (80008dc <HAL_InitTick+0xb8>)
 8000894:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000896:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <HAL_InitTick+0xb0>)
 8000898:	6a3a      	ldr	r2, [r7, #32]
 800089a:	605a      	str	r2, [r3, #4]
  htim1.Init.ClockDivision = 0;
 800089c:	4b0d      	ldr	r3, [pc, #52]	; (80008d4 <HAL_InitTick+0xb0>)
 800089e:	2200      	movs	r2, #0
 80008a0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a2:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <HAL_InitTick+0xb0>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80008a8:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <HAL_InitTick+0xb0>)
 80008aa:	0018      	movs	r0, r3
 80008ac:	f001 f95c 	bl	8001b68 <HAL_TIM_Base_Init>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d105      	bne.n	80008c0 <HAL_InitTick+0x9c>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80008b4:	4b07      	ldr	r3, [pc, #28]	; (80008d4 <HAL_InitTick+0xb0>)
 80008b6:	0018      	movs	r0, r3
 80008b8:	f001 f98a 	bl	8001bd0 <HAL_TIM_Base_Start_IT>
 80008bc:	0003      	movs	r3, r0
 80008be:	e000      	b.n	80008c2 <HAL_InitTick+0x9e>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80008c0:	2301      	movs	r3, #1
}
 80008c2:	0018      	movs	r0, r3
 80008c4:	46bd      	mov	sp, r7
 80008c6:	b00a      	add	sp, #40	; 0x28
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	46c0      	nop			; (mov r8, r8)
 80008cc:	40021000 	.word	0x40021000
 80008d0:	000f4240 	.word	0x000f4240
 80008d4:	200010a0 	.word	0x200010a0
 80008d8:	40012c00 	.word	0x40012c00
 80008dc:	000003e7 	.word	0x000003e7

080008e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80008e4:	46c0      	nop			; (mov r8, r8)
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008ee:	e7fe      	b.n	80008ee <HardFault_Handler+0x4>

080008f0 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80008f4:	4b03      	ldr	r3, [pc, #12]	; (8000904 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 80008f6:	0018      	movs	r0, r3
 80008f8:	f001 f98c 	bl	8001c14 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 80008fc:	46c0      	nop			; (mov r8, r8)
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	200010a0 	.word	0x200010a0

08000908 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800090c:	46c0      	nop			; (mov r8, r8)
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000914:	480d      	ldr	r0, [pc, #52]	; (800094c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000916:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000918:	480d      	ldr	r0, [pc, #52]	; (8000950 <LoopForever+0x6>)
  ldr r1, =_edata
 800091a:	490e      	ldr	r1, [pc, #56]	; (8000954 <LoopForever+0xa>)
  ldr r2, =_sidata
 800091c:	4a0e      	ldr	r2, [pc, #56]	; (8000958 <LoopForever+0xe>)
  movs r3, #0
 800091e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000920:	e002      	b.n	8000928 <LoopCopyDataInit>

08000922 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000922:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000924:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000926:	3304      	adds	r3, #4

08000928 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000928:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800092a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800092c:	d3f9      	bcc.n	8000922 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800092e:	4a0b      	ldr	r2, [pc, #44]	; (800095c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000930:	4c0b      	ldr	r4, [pc, #44]	; (8000960 <LoopForever+0x16>)
  movs r3, #0
 8000932:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000934:	e001      	b.n	800093a <LoopFillZerobss>

08000936 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000936:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000938:	3204      	adds	r2, #4

0800093a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800093a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800093c:	d3fb      	bcc.n	8000936 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800093e:	f7ff ffe3 	bl	8000908 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000942:	f003 fc2b 	bl	800419c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000946:	f7ff fc83 	bl	8000250 <main>

0800094a <LoopForever>:

LoopForever:
    b LoopForever
 800094a:	e7fe      	b.n	800094a <LoopForever>
  ldr   r0, =_estack
 800094c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000950:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000954:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000958:	080042f4 	.word	0x080042f4
  ldr r2, =_sbss
 800095c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000960:	200010e4 	.word	0x200010e4

08000964 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000964:	e7fe      	b.n	8000964 <ADC1_IRQHandler>
	...

08000968 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800096c:	4b07      	ldr	r3, [pc, #28]	; (800098c <HAL_Init+0x24>)
 800096e:	681a      	ldr	r2, [r3, #0]
 8000970:	4b06      	ldr	r3, [pc, #24]	; (800098c <HAL_Init+0x24>)
 8000972:	2110      	movs	r1, #16
 8000974:	430a      	orrs	r2, r1
 8000976:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000978:	2000      	movs	r0, #0
 800097a:	f7ff ff53 	bl	8000824 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800097e:	f7ff fe8d 	bl	800069c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000982:	2300      	movs	r3, #0
}
 8000984:	0018      	movs	r0, r3
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	40022000 	.word	0x40022000

08000990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000994:	4b05      	ldr	r3, [pc, #20]	; (80009ac <HAL_IncTick+0x1c>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	001a      	movs	r2, r3
 800099a:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <HAL_IncTick+0x20>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	18d2      	adds	r2, r2, r3
 80009a0:	4b03      	ldr	r3, [pc, #12]	; (80009b0 <HAL_IncTick+0x20>)
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	46c0      	nop			; (mov r8, r8)
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	20000004 	.word	0x20000004
 80009b0:	200010e0 	.word	0x200010e0

080009b4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  return uwTick;
 80009b8:	4b02      	ldr	r3, [pc, #8]	; (80009c4 <HAL_GetTick+0x10>)
 80009ba:	681b      	ldr	r3, [r3, #0]
}
 80009bc:	0018      	movs	r0, r3
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	200010e0 	.word	0x200010e0

080009c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	0002      	movs	r2, r0
 80009d0:	1dfb      	adds	r3, r7, #7
 80009d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009d4:	1dfb      	adds	r3, r7, #7
 80009d6:	781b      	ldrb	r3, [r3, #0]
 80009d8:	2b7f      	cmp	r3, #127	; 0x7f
 80009da:	d809      	bhi.n	80009f0 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009dc:	1dfb      	adds	r3, r7, #7
 80009de:	781b      	ldrb	r3, [r3, #0]
 80009e0:	001a      	movs	r2, r3
 80009e2:	231f      	movs	r3, #31
 80009e4:	401a      	ands	r2, r3
 80009e6:	4b04      	ldr	r3, [pc, #16]	; (80009f8 <__NVIC_EnableIRQ+0x30>)
 80009e8:	2101      	movs	r1, #1
 80009ea:	4091      	lsls	r1, r2
 80009ec:	000a      	movs	r2, r1
 80009ee:	601a      	str	r2, [r3, #0]
  }
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	b002      	add	sp, #8
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	e000e100 	.word	0xe000e100

080009fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009fc:	b590      	push	{r4, r7, lr}
 80009fe:	b083      	sub	sp, #12
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	0002      	movs	r2, r0
 8000a04:	6039      	str	r1, [r7, #0]
 8000a06:	1dfb      	adds	r3, r7, #7
 8000a08:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	2b7f      	cmp	r3, #127	; 0x7f
 8000a10:	d828      	bhi.n	8000a64 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a12:	4a2f      	ldr	r2, [pc, #188]	; (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a14:	1dfb      	adds	r3, r7, #7
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	b25b      	sxtb	r3, r3
 8000a1a:	089b      	lsrs	r3, r3, #2
 8000a1c:	33c0      	adds	r3, #192	; 0xc0
 8000a1e:	009b      	lsls	r3, r3, #2
 8000a20:	589b      	ldr	r3, [r3, r2]
 8000a22:	1dfa      	adds	r2, r7, #7
 8000a24:	7812      	ldrb	r2, [r2, #0]
 8000a26:	0011      	movs	r1, r2
 8000a28:	2203      	movs	r2, #3
 8000a2a:	400a      	ands	r2, r1
 8000a2c:	00d2      	lsls	r2, r2, #3
 8000a2e:	21ff      	movs	r1, #255	; 0xff
 8000a30:	4091      	lsls	r1, r2
 8000a32:	000a      	movs	r2, r1
 8000a34:	43d2      	mvns	r2, r2
 8000a36:	401a      	ands	r2, r3
 8000a38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	019b      	lsls	r3, r3, #6
 8000a3e:	22ff      	movs	r2, #255	; 0xff
 8000a40:	401a      	ands	r2, r3
 8000a42:	1dfb      	adds	r3, r7, #7
 8000a44:	781b      	ldrb	r3, [r3, #0]
 8000a46:	0018      	movs	r0, r3
 8000a48:	2303      	movs	r3, #3
 8000a4a:	4003      	ands	r3, r0
 8000a4c:	00db      	lsls	r3, r3, #3
 8000a4e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a50:	481f      	ldr	r0, [pc, #124]	; (8000ad0 <__NVIC_SetPriority+0xd4>)
 8000a52:	1dfb      	adds	r3, r7, #7
 8000a54:	781b      	ldrb	r3, [r3, #0]
 8000a56:	b25b      	sxtb	r3, r3
 8000a58:	089b      	lsrs	r3, r3, #2
 8000a5a:	430a      	orrs	r2, r1
 8000a5c:	33c0      	adds	r3, #192	; 0xc0
 8000a5e:	009b      	lsls	r3, r3, #2
 8000a60:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a62:	e031      	b.n	8000ac8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a64:	4a1b      	ldr	r2, [pc, #108]	; (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000a66:	1dfb      	adds	r3, r7, #7
 8000a68:	781b      	ldrb	r3, [r3, #0]
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	230f      	movs	r3, #15
 8000a6e:	400b      	ands	r3, r1
 8000a70:	3b08      	subs	r3, #8
 8000a72:	089b      	lsrs	r3, r3, #2
 8000a74:	3306      	adds	r3, #6
 8000a76:	009b      	lsls	r3, r3, #2
 8000a78:	18d3      	adds	r3, r2, r3
 8000a7a:	3304      	adds	r3, #4
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	1dfa      	adds	r2, r7, #7
 8000a80:	7812      	ldrb	r2, [r2, #0]
 8000a82:	0011      	movs	r1, r2
 8000a84:	2203      	movs	r2, #3
 8000a86:	400a      	ands	r2, r1
 8000a88:	00d2      	lsls	r2, r2, #3
 8000a8a:	21ff      	movs	r1, #255	; 0xff
 8000a8c:	4091      	lsls	r1, r2
 8000a8e:	000a      	movs	r2, r1
 8000a90:	43d2      	mvns	r2, r2
 8000a92:	401a      	ands	r2, r3
 8000a94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	019b      	lsls	r3, r3, #6
 8000a9a:	22ff      	movs	r2, #255	; 0xff
 8000a9c:	401a      	ands	r2, r3
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	2303      	movs	r3, #3
 8000aa6:	4003      	ands	r3, r0
 8000aa8:	00db      	lsls	r3, r3, #3
 8000aaa:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000aac:	4809      	ldr	r0, [pc, #36]	; (8000ad4 <__NVIC_SetPriority+0xd8>)
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	001c      	movs	r4, r3
 8000ab4:	230f      	movs	r3, #15
 8000ab6:	4023      	ands	r3, r4
 8000ab8:	3b08      	subs	r3, #8
 8000aba:	089b      	lsrs	r3, r3, #2
 8000abc:	430a      	orrs	r2, r1
 8000abe:	3306      	adds	r3, #6
 8000ac0:	009b      	lsls	r3, r3, #2
 8000ac2:	18c3      	adds	r3, r0, r3
 8000ac4:	3304      	adds	r3, #4
 8000ac6:	601a      	str	r2, [r3, #0]
}
 8000ac8:	46c0      	nop			; (mov r8, r8)
 8000aca:	46bd      	mov	sp, r7
 8000acc:	b003      	add	sp, #12
 8000ace:	bd90      	pop	{r4, r7, pc}
 8000ad0:	e000e100 	.word	0xe000e100
 8000ad4:	e000ed00 	.word	0xe000ed00

08000ad8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	60b9      	str	r1, [r7, #8]
 8000ae0:	607a      	str	r2, [r7, #4]
 8000ae2:	210f      	movs	r1, #15
 8000ae4:	187b      	adds	r3, r7, r1
 8000ae6:	1c02      	adds	r2, r0, #0
 8000ae8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000aea:	68ba      	ldr	r2, [r7, #8]
 8000aec:	187b      	adds	r3, r7, r1
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	b25b      	sxtb	r3, r3
 8000af2:	0011      	movs	r1, r2
 8000af4:	0018      	movs	r0, r3
 8000af6:	f7ff ff81 	bl	80009fc <__NVIC_SetPriority>
}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b004      	add	sp, #16
 8000b00:	bd80      	pop	{r7, pc}

08000b02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	b082      	sub	sp, #8
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	0002      	movs	r2, r0
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	b25b      	sxtb	r3, r3
 8000b14:	0018      	movs	r0, r3
 8000b16:	f7ff ff57 	bl	80009c8 <__NVIC_EnableIRQ>
}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	b002      	add	sp, #8
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
 8000b2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b32:	e14f      	b.n	8000dd4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b34:	683b      	ldr	r3, [r7, #0]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2101      	movs	r1, #1
 8000b3a:	697a      	ldr	r2, [r7, #20]
 8000b3c:	4091      	lsls	r1, r2
 8000b3e:	000a      	movs	r2, r1
 8000b40:	4013      	ands	r3, r2
 8000b42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d100      	bne.n	8000b4c <HAL_GPIO_Init+0x28>
 8000b4a:	e140      	b.n	8000dce <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	2b02      	cmp	r3, #2
 8000b52:	d003      	beq.n	8000b5c <HAL_GPIO_Init+0x38>
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	685b      	ldr	r3, [r3, #4]
 8000b58:	2b12      	cmp	r3, #18
 8000b5a:	d123      	bne.n	8000ba4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b5c:	697b      	ldr	r3, [r7, #20]
 8000b5e:	08da      	lsrs	r2, r3, #3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	3208      	adds	r2, #8
 8000b64:	0092      	lsls	r2, r2, #2
 8000b66:	58d3      	ldr	r3, [r2, r3]
 8000b68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b6a:	697b      	ldr	r3, [r7, #20]
 8000b6c:	2207      	movs	r2, #7
 8000b6e:	4013      	ands	r3, r2
 8000b70:	009b      	lsls	r3, r3, #2
 8000b72:	220f      	movs	r2, #15
 8000b74:	409a      	lsls	r2, r3
 8000b76:	0013      	movs	r3, r2
 8000b78:	43da      	mvns	r2, r3
 8000b7a:	693b      	ldr	r3, [r7, #16]
 8000b7c:	4013      	ands	r3, r2
 8000b7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000b80:	683b      	ldr	r3, [r7, #0]
 8000b82:	691a      	ldr	r2, [r3, #16]
 8000b84:	697b      	ldr	r3, [r7, #20]
 8000b86:	2107      	movs	r1, #7
 8000b88:	400b      	ands	r3, r1
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	409a      	lsls	r2, r3
 8000b8e:	0013      	movs	r3, r2
 8000b90:	693a      	ldr	r2, [r7, #16]
 8000b92:	4313      	orrs	r3, r2
 8000b94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000b96:	697b      	ldr	r3, [r7, #20]
 8000b98:	08da      	lsrs	r2, r3, #3
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	3208      	adds	r2, #8
 8000b9e:	0092      	lsls	r2, r2, #2
 8000ba0:	6939      	ldr	r1, [r7, #16]
 8000ba2:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	005b      	lsls	r3, r3, #1
 8000bae:	2203      	movs	r2, #3
 8000bb0:	409a      	lsls	r2, r3
 8000bb2:	0013      	movs	r3, r2
 8000bb4:	43da      	mvns	r2, r3
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	401a      	ands	r2, r3
 8000bc4:	697b      	ldr	r3, [r7, #20]
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	409a      	lsls	r2, r3
 8000bca:	0013      	movs	r3, r2
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	693a      	ldr	r2, [r7, #16]
 8000bd6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	d00b      	beq.n	8000bf8 <HAL_GPIO_Init+0xd4>
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	2b02      	cmp	r3, #2
 8000be6:	d007      	beq.n	8000bf8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bec:	2b11      	cmp	r3, #17
 8000bee:	d003      	beq.n	8000bf8 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bf0:	683b      	ldr	r3, [r7, #0]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	2b12      	cmp	r3, #18
 8000bf6:	d130      	bne.n	8000c5a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	689b      	ldr	r3, [r3, #8]
 8000bfc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	2203      	movs	r2, #3
 8000c04:	409a      	lsls	r2, r3
 8000c06:	0013      	movs	r3, r2
 8000c08:	43da      	mvns	r2, r3
 8000c0a:	693b      	ldr	r3, [r7, #16]
 8000c0c:	4013      	ands	r3, r2
 8000c0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000c10:	683b      	ldr	r3, [r7, #0]
 8000c12:	68da      	ldr	r2, [r3, #12]
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	409a      	lsls	r2, r3
 8000c1a:	0013      	movs	r3, r2
 8000c1c:	693a      	ldr	r2, [r7, #16]
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	693a      	ldr	r2, [r7, #16]
 8000c26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c2e:	2201      	movs	r2, #1
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	409a      	lsls	r2, r3
 8000c34:	0013      	movs	r3, r2
 8000c36:	43da      	mvns	r2, r3
 8000c38:	693b      	ldr	r3, [r7, #16]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	091b      	lsrs	r3, r3, #4
 8000c44:	2201      	movs	r2, #1
 8000c46:	401a      	ands	r2, r3
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	409a      	lsls	r2, r3
 8000c4c:	0013      	movs	r3, r2
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	4313      	orrs	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	68db      	ldr	r3, [r3, #12]
 8000c5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c60:	697b      	ldr	r3, [r7, #20]
 8000c62:	005b      	lsls	r3, r3, #1
 8000c64:	2203      	movs	r2, #3
 8000c66:	409a      	lsls	r2, r3
 8000c68:	0013      	movs	r3, r2
 8000c6a:	43da      	mvns	r2, r3
 8000c6c:	693b      	ldr	r3, [r7, #16]
 8000c6e:	4013      	ands	r3, r2
 8000c70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	689a      	ldr	r2, [r3, #8]
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	005b      	lsls	r3, r3, #1
 8000c7a:	409a      	lsls	r2, r3
 8000c7c:	0013      	movs	r3, r2
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	685a      	ldr	r2, [r3, #4]
 8000c8e:	2380      	movs	r3, #128	; 0x80
 8000c90:	055b      	lsls	r3, r3, #21
 8000c92:	4013      	ands	r3, r2
 8000c94:	d100      	bne.n	8000c98 <HAL_GPIO_Init+0x174>
 8000c96:	e09a      	b.n	8000dce <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c98:	4b54      	ldr	r3, [pc, #336]	; (8000dec <HAL_GPIO_Init+0x2c8>)
 8000c9a:	699a      	ldr	r2, [r3, #24]
 8000c9c:	4b53      	ldr	r3, [pc, #332]	; (8000dec <HAL_GPIO_Init+0x2c8>)
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	430a      	orrs	r2, r1
 8000ca2:	619a      	str	r2, [r3, #24]
 8000ca4:	4b51      	ldr	r3, [pc, #324]	; (8000dec <HAL_GPIO_Init+0x2c8>)
 8000ca6:	699b      	ldr	r3, [r3, #24]
 8000ca8:	2201      	movs	r2, #1
 8000caa:	4013      	ands	r3, r2
 8000cac:	60bb      	str	r3, [r7, #8]
 8000cae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000cb0:	4a4f      	ldr	r2, [pc, #316]	; (8000df0 <HAL_GPIO_Init+0x2cc>)
 8000cb2:	697b      	ldr	r3, [r7, #20]
 8000cb4:	089b      	lsrs	r3, r3, #2
 8000cb6:	3302      	adds	r3, #2
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	589b      	ldr	r3, [r3, r2]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	220f      	movs	r2, #15
 8000cc8:	409a      	lsls	r2, r3
 8000cca:	0013      	movs	r3, r2
 8000ccc:	43da      	mvns	r2, r3
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	4013      	ands	r3, r2
 8000cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000cd4:	687a      	ldr	r2, [r7, #4]
 8000cd6:	2390      	movs	r3, #144	; 0x90
 8000cd8:	05db      	lsls	r3, r3, #23
 8000cda:	429a      	cmp	r2, r3
 8000cdc:	d013      	beq.n	8000d06 <HAL_GPIO_Init+0x1e2>
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	4a44      	ldr	r2, [pc, #272]	; (8000df4 <HAL_GPIO_Init+0x2d0>)
 8000ce2:	4293      	cmp	r3, r2
 8000ce4:	d00d      	beq.n	8000d02 <HAL_GPIO_Init+0x1de>
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	4a43      	ldr	r2, [pc, #268]	; (8000df8 <HAL_GPIO_Init+0x2d4>)
 8000cea:	4293      	cmp	r3, r2
 8000cec:	d007      	beq.n	8000cfe <HAL_GPIO_Init+0x1da>
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	4a42      	ldr	r2, [pc, #264]	; (8000dfc <HAL_GPIO_Init+0x2d8>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d101      	bne.n	8000cfa <HAL_GPIO_Init+0x1d6>
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e006      	b.n	8000d08 <HAL_GPIO_Init+0x1e4>
 8000cfa:	2305      	movs	r3, #5
 8000cfc:	e004      	b.n	8000d08 <HAL_GPIO_Init+0x1e4>
 8000cfe:	2302      	movs	r3, #2
 8000d00:	e002      	b.n	8000d08 <HAL_GPIO_Init+0x1e4>
 8000d02:	2301      	movs	r3, #1
 8000d04:	e000      	b.n	8000d08 <HAL_GPIO_Init+0x1e4>
 8000d06:	2300      	movs	r3, #0
 8000d08:	697a      	ldr	r2, [r7, #20]
 8000d0a:	2103      	movs	r1, #3
 8000d0c:	400a      	ands	r2, r1
 8000d0e:	0092      	lsls	r2, r2, #2
 8000d10:	4093      	lsls	r3, r2
 8000d12:	693a      	ldr	r2, [r7, #16]
 8000d14:	4313      	orrs	r3, r2
 8000d16:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d18:	4935      	ldr	r1, [pc, #212]	; (8000df0 <HAL_GPIO_Init+0x2cc>)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	089b      	lsrs	r3, r3, #2
 8000d1e:	3302      	adds	r3, #2
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d26:	4b36      	ldr	r3, [pc, #216]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	43da      	mvns	r2, r3
 8000d30:	693b      	ldr	r3, [r7, #16]
 8000d32:	4013      	ands	r3, r2
 8000d34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	685a      	ldr	r2, [r3, #4]
 8000d3a:	2380      	movs	r3, #128	; 0x80
 8000d3c:	025b      	lsls	r3, r3, #9
 8000d3e:	4013      	ands	r3, r2
 8000d40:	d003      	beq.n	8000d4a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000d42:	693a      	ldr	r2, [r7, #16]
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	4313      	orrs	r3, r2
 8000d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d4a:	4b2d      	ldr	r3, [pc, #180]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000d50:	4b2b      	ldr	r3, [pc, #172]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d56:	68fb      	ldr	r3, [r7, #12]
 8000d58:	43da      	mvns	r2, r3
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	685a      	ldr	r2, [r3, #4]
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	029b      	lsls	r3, r3, #10
 8000d68:	4013      	ands	r3, r2
 8000d6a:	d003      	beq.n	8000d74 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000d6c:	693a      	ldr	r2, [r7, #16]
 8000d6e:	68fb      	ldr	r3, [r7, #12]
 8000d70:	4313      	orrs	r3, r2
 8000d72:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d74:	4b22      	ldr	r3, [pc, #136]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000d7a:	4b21      	ldr	r3, [pc, #132]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	43da      	mvns	r2, r3
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	4013      	ands	r3, r2
 8000d88:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685a      	ldr	r2, [r3, #4]
 8000d8e:	2380      	movs	r3, #128	; 0x80
 8000d90:	035b      	lsls	r3, r3, #13
 8000d92:	4013      	ands	r3, r2
 8000d94:	d003      	beq.n	8000d9e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000d9e:	4b18      	ldr	r3, [pc, #96]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000da4:	4b16      	ldr	r3, [pc, #88]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000da6:	68db      	ldr	r3, [r3, #12]
 8000da8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	43da      	mvns	r2, r3
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	4013      	ands	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685a      	ldr	r2, [r3, #4]
 8000db8:	2380      	movs	r3, #128	; 0x80
 8000dba:	039b      	lsls	r3, r3, #14
 8000dbc:	4013      	ands	r3, r2
 8000dbe:	d003      	beq.n	8000dc8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000dc0:	693a      	ldr	r2, [r7, #16]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <HAL_GPIO_Init+0x2dc>)
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	3301      	adds	r3, #1
 8000dd2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	681a      	ldr	r2, [r3, #0]
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	40da      	lsrs	r2, r3
 8000ddc:	1e13      	subs	r3, r2, #0
 8000dde:	d000      	beq.n	8000de2 <HAL_GPIO_Init+0x2be>
 8000de0:	e6a8      	b.n	8000b34 <HAL_GPIO_Init+0x10>
  } 
}
 8000de2:	46c0      	nop			; (mov r8, r8)
 8000de4:	46bd      	mov	sp, r7
 8000de6:	b006      	add	sp, #24
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	46c0      	nop			; (mov r8, r8)
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010000 	.word	0x40010000
 8000df4:	48000400 	.word	0x48000400
 8000df8:	48000800 	.word	0x48000800
 8000dfc:	48000c00 	.word	0x48000c00
 8000e00:	40010400 	.word	0x40010400

08000e04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	0008      	movs	r0, r1
 8000e0e:	0011      	movs	r1, r2
 8000e10:	1cbb      	adds	r3, r7, #2
 8000e12:	1c02      	adds	r2, r0, #0
 8000e14:	801a      	strh	r2, [r3, #0]
 8000e16:	1c7b      	adds	r3, r7, #1
 8000e18:	1c0a      	adds	r2, r1, #0
 8000e1a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000e1c:	1c7b      	adds	r3, r7, #1
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	2b00      	cmp	r3, #0
 8000e22:	d004      	beq.n	8000e2e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e24:	1cbb      	adds	r3, r7, #2
 8000e26:	881a      	ldrh	r2, [r3, #0]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e2c:	e003      	b.n	8000e36 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e2e:	1cbb      	adds	r3, r7, #2
 8000e30:	881a      	ldrh	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e36:	46c0      	nop			; (mov r8, r8)
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	b002      	add	sp, #8
 8000e3c:	bd80      	pop	{r7, pc}
	...

08000e40 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d101      	bne.n	8000e52 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e082      	b.n	8000f58 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	2241      	movs	r2, #65	; 0x41
 8000e56:	5c9b      	ldrb	r3, [r3, r2]
 8000e58:	b2db      	uxtb	r3, r3
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d107      	bne.n	8000e6e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2240      	movs	r2, #64	; 0x40
 8000e62:	2100      	movs	r1, #0
 8000e64:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	0018      	movs	r0, r3
 8000e6a:	f7ff fc41 	bl	80006f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2241      	movs	r2, #65	; 0x41
 8000e72:	2124      	movs	r1, #36	; 0x24
 8000e74:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	681a      	ldr	r2, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2101      	movs	r1, #1
 8000e82:	438a      	bics	r2, r1
 8000e84:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	685a      	ldr	r2, [r3, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	4934      	ldr	r1, [pc, #208]	; (8000f60 <HAL_I2C_Init+0x120>)
 8000e90:	400a      	ands	r2, r1
 8000e92:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	4931      	ldr	r1, [pc, #196]	; (8000f64 <HAL_I2C_Init+0x124>)
 8000ea0:	400a      	ands	r2, r1
 8000ea2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	2b01      	cmp	r3, #1
 8000eaa:	d108      	bne.n	8000ebe <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689a      	ldr	r2, [r3, #8]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2180      	movs	r1, #128	; 0x80
 8000eb6:	0209      	lsls	r1, r1, #8
 8000eb8:	430a      	orrs	r2, r1
 8000eba:	609a      	str	r2, [r3, #8]
 8000ebc:	e007      	b.n	8000ece <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689a      	ldr	r2, [r3, #8]
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	2184      	movs	r1, #132	; 0x84
 8000ec8:	0209      	lsls	r1, r1, #8
 8000eca:	430a      	orrs	r2, r1
 8000ecc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	68db      	ldr	r3, [r3, #12]
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d104      	bne.n	8000ee0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	2280      	movs	r2, #128	; 0x80
 8000edc:	0112      	lsls	r2, r2, #4
 8000ede:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	685a      	ldr	r2, [r3, #4]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	491f      	ldr	r1, [pc, #124]	; (8000f68 <HAL_I2C_Init+0x128>)
 8000eec:	430a      	orrs	r2, r1
 8000eee:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	68da      	ldr	r2, [r3, #12]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	491a      	ldr	r1, [pc, #104]	; (8000f64 <HAL_I2C_Init+0x124>)
 8000efc:	400a      	ands	r2, r1
 8000efe:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	691a      	ldr	r2, [r3, #16]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	695b      	ldr	r3, [r3, #20]
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	021a      	lsls	r2, r3, #8
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	430a      	orrs	r2, r1
 8000f18:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	69d9      	ldr	r1, [r3, #28]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a1a      	ldr	r2, [r3, #32]
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	430a      	orrs	r2, r1
 8000f28:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681a      	ldr	r2, [r3, #0]
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2101      	movs	r1, #1
 8000f36:	430a      	orrs	r2, r1
 8000f38:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2241      	movs	r2, #65	; 0x41
 8000f44:	2120      	movs	r1, #32
 8000f46:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2242      	movs	r2, #66	; 0x42
 8000f52:	2100      	movs	r1, #0
 8000f54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f56:	2300      	movs	r3, #0
}
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b002      	add	sp, #8
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	f0ffffff 	.word	0xf0ffffff
 8000f64:	ffff7fff 	.word	0xffff7fff
 8000f68:	02008000 	.word	0x02008000

08000f6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
 8000f74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	2241      	movs	r2, #65	; 0x41
 8000f7a:	5c9b      	ldrb	r3, [r3, r2]
 8000f7c:	b2db      	uxtb	r3, r3
 8000f7e:	2b20      	cmp	r3, #32
 8000f80:	d138      	bne.n	8000ff4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2240      	movs	r2, #64	; 0x40
 8000f86:	5c9b      	ldrb	r3, [r3, r2]
 8000f88:	2b01      	cmp	r3, #1
 8000f8a:	d101      	bne.n	8000f90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	e032      	b.n	8000ff6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2240      	movs	r2, #64	; 0x40
 8000f94:	2101      	movs	r1, #1
 8000f96:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2241      	movs	r2, #65	; 0x41
 8000f9c:	2124      	movs	r1, #36	; 0x24
 8000f9e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2101      	movs	r1, #1
 8000fac:	438a      	bics	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	4911      	ldr	r1, [pc, #68]	; (8001000 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8000fbc:	400a      	ands	r2, r1
 8000fbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	6819      	ldr	r1, [r3, #0]
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	683a      	ldr	r2, [r7, #0]
 8000fcc:	430a      	orrs	r2, r1
 8000fce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	2101      	movs	r1, #1
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2241      	movs	r2, #65	; 0x41
 8000fe4:	2120      	movs	r1, #32
 8000fe6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2240      	movs	r2, #64	; 0x40
 8000fec:	2100      	movs	r1, #0
 8000fee:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8000ff0:	2300      	movs	r3, #0
 8000ff2:	e000      	b.n	8000ff6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8000ff4:	2302      	movs	r3, #2
  }
}
 8000ff6:	0018      	movs	r0, r3
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	b002      	add	sp, #8
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	ffffefff 	.word	0xffffefff

08001004 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
 800100c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	2241      	movs	r2, #65	; 0x41
 8001012:	5c9b      	ldrb	r3, [r3, r2]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2b20      	cmp	r3, #32
 8001018:	d139      	bne.n	800108e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2240      	movs	r2, #64	; 0x40
 800101e:	5c9b      	ldrb	r3, [r3, r2]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d101      	bne.n	8001028 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001024:	2302      	movs	r3, #2
 8001026:	e033      	b.n	8001090 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2240      	movs	r2, #64	; 0x40
 800102c:	2101      	movs	r1, #1
 800102e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2241      	movs	r2, #65	; 0x41
 8001034:	2124      	movs	r1, #36	; 0x24
 8001036:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2101      	movs	r1, #1
 8001044:	438a      	bics	r2, r1
 8001046:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	4a11      	ldr	r2, [pc, #68]	; (8001098 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8001054:	4013      	ands	r3, r2
 8001056:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	021b      	lsls	r3, r3, #8
 800105c:	68fa      	ldr	r2, [r7, #12]
 800105e:	4313      	orrs	r3, r2
 8001060:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	68fa      	ldr	r2, [r7, #12]
 8001068:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	2101      	movs	r1, #1
 8001076:	430a      	orrs	r2, r1
 8001078:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	2241      	movs	r2, #65	; 0x41
 800107e:	2120      	movs	r1, #32
 8001080:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2240      	movs	r2, #64	; 0x40
 8001086:	2100      	movs	r1, #0
 8001088:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800108a:	2300      	movs	r3, #0
 800108c:	e000      	b.n	8001090 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800108e:	2302      	movs	r3, #2
  }
}
 8001090:	0018      	movs	r0, r3
 8001092:	46bd      	mov	sp, r7
 8001094:	b004      	add	sp, #16
 8001096:	bd80      	pop	{r7, pc}
 8001098:	fffff0ff 	.word	0xfffff0ff

0800109c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b088      	sub	sp, #32
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d101      	bne.n	80010ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010aa:	2301      	movs	r3, #1
 80010ac:	e303      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2201      	movs	r2, #1
 80010b4:	4013      	ands	r3, r2
 80010b6:	d100      	bne.n	80010ba <HAL_RCC_OscConfig+0x1e>
 80010b8:	e08d      	b.n	80011d6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010ba:	4bc4      	ldr	r3, [pc, #784]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	220c      	movs	r2, #12
 80010c0:	4013      	ands	r3, r2
 80010c2:	2b04      	cmp	r3, #4
 80010c4:	d00e      	beq.n	80010e4 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010c6:	4bc1      	ldr	r3, [pc, #772]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	220c      	movs	r2, #12
 80010cc:	4013      	ands	r3, r2
 80010ce:	2b08      	cmp	r3, #8
 80010d0:	d116      	bne.n	8001100 <HAL_RCC_OscConfig+0x64>
 80010d2:	4bbe      	ldr	r3, [pc, #760]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80010d4:	685a      	ldr	r2, [r3, #4]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	025b      	lsls	r3, r3, #9
 80010da:	401a      	ands	r2, r3
 80010dc:	2380      	movs	r3, #128	; 0x80
 80010de:	025b      	lsls	r3, r3, #9
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d10d      	bne.n	8001100 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e4:	4bb9      	ldr	r3, [pc, #740]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	029b      	lsls	r3, r3, #10
 80010ec:	4013      	ands	r3, r2
 80010ee:	d100      	bne.n	80010f2 <HAL_RCC_OscConfig+0x56>
 80010f0:	e070      	b.n	80011d4 <HAL_RCC_OscConfig+0x138>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d000      	beq.n	80010fc <HAL_RCC_OscConfig+0x60>
 80010fa:	e06b      	b.n	80011d4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 80010fc:	2301      	movs	r3, #1
 80010fe:	e2da      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d107      	bne.n	8001118 <HAL_RCC_OscConfig+0x7c>
 8001108:	4bb0      	ldr	r3, [pc, #704]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	4baf      	ldr	r3, [pc, #700]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800110e:	2180      	movs	r1, #128	; 0x80
 8001110:	0249      	lsls	r1, r1, #9
 8001112:	430a      	orrs	r2, r1
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	e02f      	b.n	8001178 <HAL_RCC_OscConfig+0xdc>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d10c      	bne.n	800113a <HAL_RCC_OscConfig+0x9e>
 8001120:	4baa      	ldr	r3, [pc, #680]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001122:	681a      	ldr	r2, [r3, #0]
 8001124:	4ba9      	ldr	r3, [pc, #676]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001126:	49aa      	ldr	r1, [pc, #680]	; (80013d0 <HAL_RCC_OscConfig+0x334>)
 8001128:	400a      	ands	r2, r1
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	4ba7      	ldr	r3, [pc, #668]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800112e:	681a      	ldr	r2, [r3, #0]
 8001130:	4ba6      	ldr	r3, [pc, #664]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001132:	49a8      	ldr	r1, [pc, #672]	; (80013d4 <HAL_RCC_OscConfig+0x338>)
 8001134:	400a      	ands	r2, r1
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	e01e      	b.n	8001178 <HAL_RCC_OscConfig+0xdc>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b05      	cmp	r3, #5
 8001140:	d10e      	bne.n	8001160 <HAL_RCC_OscConfig+0xc4>
 8001142:	4ba2      	ldr	r3, [pc, #648]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	4ba1      	ldr	r3, [pc, #644]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001148:	2180      	movs	r1, #128	; 0x80
 800114a:	02c9      	lsls	r1, r1, #11
 800114c:	430a      	orrs	r2, r1
 800114e:	601a      	str	r2, [r3, #0]
 8001150:	4b9e      	ldr	r3, [pc, #632]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	4b9d      	ldr	r3, [pc, #628]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001156:	2180      	movs	r1, #128	; 0x80
 8001158:	0249      	lsls	r1, r1, #9
 800115a:	430a      	orrs	r2, r1
 800115c:	601a      	str	r2, [r3, #0]
 800115e:	e00b      	b.n	8001178 <HAL_RCC_OscConfig+0xdc>
 8001160:	4b9a      	ldr	r3, [pc, #616]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b99      	ldr	r3, [pc, #612]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001166:	499a      	ldr	r1, [pc, #616]	; (80013d0 <HAL_RCC_OscConfig+0x334>)
 8001168:	400a      	ands	r2, r1
 800116a:	601a      	str	r2, [r3, #0]
 800116c:	4b97      	ldr	r3, [pc, #604]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b96      	ldr	r3, [pc, #600]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001172:	4998      	ldr	r1, [pc, #608]	; (80013d4 <HAL_RCC_OscConfig+0x338>)
 8001174:	400a      	ands	r2, r1
 8001176:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d014      	beq.n	80011aa <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001180:	f7ff fc18 	bl	80009b4 <HAL_GetTick>
 8001184:	0003      	movs	r3, r0
 8001186:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001188:	e008      	b.n	800119c <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800118a:	f7ff fc13 	bl	80009b4 <HAL_GetTick>
 800118e:	0002      	movs	r2, r0
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	1ad3      	subs	r3, r2, r3
 8001194:	2b64      	cmp	r3, #100	; 0x64
 8001196:	d901      	bls.n	800119c <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001198:	2303      	movs	r3, #3
 800119a:	e28c      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800119c:	4b8b      	ldr	r3, [pc, #556]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	2380      	movs	r3, #128	; 0x80
 80011a2:	029b      	lsls	r3, r3, #10
 80011a4:	4013      	ands	r3, r2
 80011a6:	d0f0      	beq.n	800118a <HAL_RCC_OscConfig+0xee>
 80011a8:	e015      	b.n	80011d6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011aa:	f7ff fc03 	bl	80009b4 <HAL_GetTick>
 80011ae:	0003      	movs	r3, r0
 80011b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011b2:	e008      	b.n	80011c6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011b4:	f7ff fbfe 	bl	80009b4 <HAL_GetTick>
 80011b8:	0002      	movs	r2, r0
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b64      	cmp	r3, #100	; 0x64
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e277      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011c6:	4b81      	ldr	r3, [pc, #516]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	029b      	lsls	r3, r3, #10
 80011ce:	4013      	ands	r3, r2
 80011d0:	d1f0      	bne.n	80011b4 <HAL_RCC_OscConfig+0x118>
 80011d2:	e000      	b.n	80011d6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2202      	movs	r2, #2
 80011dc:	4013      	ands	r3, r2
 80011de:	d100      	bne.n	80011e2 <HAL_RCC_OscConfig+0x146>
 80011e0:	e069      	b.n	80012b6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011e2:	4b7a      	ldr	r3, [pc, #488]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	220c      	movs	r2, #12
 80011e8:	4013      	ands	r3, r2
 80011ea:	d00b      	beq.n	8001204 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011ec:	4b77      	ldr	r3, [pc, #476]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	220c      	movs	r2, #12
 80011f2:	4013      	ands	r3, r2
 80011f4:	2b08      	cmp	r3, #8
 80011f6:	d11c      	bne.n	8001232 <HAL_RCC_OscConfig+0x196>
 80011f8:	4b74      	ldr	r3, [pc, #464]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80011fa:	685a      	ldr	r2, [r3, #4]
 80011fc:	2380      	movs	r3, #128	; 0x80
 80011fe:	025b      	lsls	r3, r3, #9
 8001200:	4013      	ands	r3, r2
 8001202:	d116      	bne.n	8001232 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001204:	4b71      	ldr	r3, [pc, #452]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2202      	movs	r2, #2
 800120a:	4013      	ands	r3, r2
 800120c:	d005      	beq.n	800121a <HAL_RCC_OscConfig+0x17e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b01      	cmp	r3, #1
 8001214:	d001      	beq.n	800121a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e24d      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800121a:	4b6c      	ldr	r3, [pc, #432]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	22f8      	movs	r2, #248	; 0xf8
 8001220:	4393      	bics	r3, r2
 8001222:	0019      	movs	r1, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	00da      	lsls	r2, r3, #3
 800122a:	4b68      	ldr	r3, [pc, #416]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800122c:	430a      	orrs	r2, r1
 800122e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001230:	e041      	b.n	80012b6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	68db      	ldr	r3, [r3, #12]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d024      	beq.n	8001284 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800123a:	4b64      	ldr	r3, [pc, #400]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	4b63      	ldr	r3, [pc, #396]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001240:	2101      	movs	r1, #1
 8001242:	430a      	orrs	r2, r1
 8001244:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001246:	f7ff fbb5 	bl	80009b4 <HAL_GetTick>
 800124a:	0003      	movs	r3, r0
 800124c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800124e:	e008      	b.n	8001262 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001250:	f7ff fbb0 	bl	80009b4 <HAL_GetTick>
 8001254:	0002      	movs	r2, r0
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	1ad3      	subs	r3, r2, r3
 800125a:	2b02      	cmp	r3, #2
 800125c:	d901      	bls.n	8001262 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800125e:	2303      	movs	r3, #3
 8001260:	e229      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001262:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2202      	movs	r2, #2
 8001268:	4013      	ands	r3, r2
 800126a:	d0f1      	beq.n	8001250 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b57      	ldr	r3, [pc, #348]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	22f8      	movs	r2, #248	; 0xf8
 8001272:	4393      	bics	r3, r2
 8001274:	0019      	movs	r1, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	691b      	ldr	r3, [r3, #16]
 800127a:	00da      	lsls	r2, r3, #3
 800127c:	4b53      	ldr	r3, [pc, #332]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800127e:	430a      	orrs	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	e018      	b.n	80012b6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001284:	4b51      	ldr	r3, [pc, #324]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b50      	ldr	r3, [pc, #320]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800128a:	2101      	movs	r1, #1
 800128c:	438a      	bics	r2, r1
 800128e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fb90 	bl	80009b4 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800129a:	f7ff fb8b 	bl	80009b4 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e204      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ac:	4b47      	ldr	r3, [pc, #284]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2202      	movs	r2, #2
 80012b2:	4013      	ands	r3, r2
 80012b4:	d1f1      	bne.n	800129a <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2208      	movs	r2, #8
 80012bc:	4013      	ands	r3, r2
 80012be:	d036      	beq.n	800132e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	69db      	ldr	r3, [r3, #28]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d019      	beq.n	80012fc <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c8:	4b40      	ldr	r3, [pc, #256]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80012ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012cc:	4b3f      	ldr	r3, [pc, #252]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80012ce:	2101      	movs	r1, #1
 80012d0:	430a      	orrs	r2, r1
 80012d2:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012d4:	f7ff fb6e 	bl	80009b4 <HAL_GetTick>
 80012d8:	0003      	movs	r3, r0
 80012da:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012dc:	e008      	b.n	80012f0 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012de:	f7ff fb69 	bl	80009b4 <HAL_GetTick>
 80012e2:	0002      	movs	r2, r0
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d901      	bls.n	80012f0 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 80012ec:	2303      	movs	r3, #3
 80012ee:	e1e2      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012f0:	4b36      	ldr	r3, [pc, #216]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80012f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012f4:	2202      	movs	r2, #2
 80012f6:	4013      	ands	r3, r2
 80012f8:	d0f1      	beq.n	80012de <HAL_RCC_OscConfig+0x242>
 80012fa:	e018      	b.n	800132e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012fc:	4b33      	ldr	r3, [pc, #204]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80012fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001300:	4b32      	ldr	r3, [pc, #200]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001302:	2101      	movs	r1, #1
 8001304:	438a      	bics	r2, r1
 8001306:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001308:	f7ff fb54 	bl	80009b4 <HAL_GetTick>
 800130c:	0003      	movs	r3, r0
 800130e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001312:	f7ff fb4f 	bl	80009b4 <HAL_GetTick>
 8001316:	0002      	movs	r2, r0
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e1c8      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001324:	4b29      	ldr	r3, [pc, #164]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001328:	2202      	movs	r2, #2
 800132a:	4013      	ands	r3, r2
 800132c:	d1f1      	bne.n	8001312 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	2204      	movs	r2, #4
 8001334:	4013      	ands	r3, r2
 8001336:	d100      	bne.n	800133a <HAL_RCC_OscConfig+0x29e>
 8001338:	e0b6      	b.n	80014a8 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800133a:	231f      	movs	r3, #31
 800133c:	18fb      	adds	r3, r7, r3
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001344:	69da      	ldr	r2, [r3, #28]
 8001346:	2380      	movs	r3, #128	; 0x80
 8001348:	055b      	lsls	r3, r3, #21
 800134a:	4013      	ands	r3, r2
 800134c:	d111      	bne.n	8001372 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800134e:	4b1f      	ldr	r3, [pc, #124]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001350:	69da      	ldr	r2, [r3, #28]
 8001352:	4b1e      	ldr	r3, [pc, #120]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 8001354:	2180      	movs	r1, #128	; 0x80
 8001356:	0549      	lsls	r1, r1, #21
 8001358:	430a      	orrs	r2, r1
 800135a:	61da      	str	r2, [r3, #28]
 800135c:	4b1b      	ldr	r3, [pc, #108]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 800135e:	69da      	ldr	r2, [r3, #28]
 8001360:	2380      	movs	r3, #128	; 0x80
 8001362:	055b      	lsls	r3, r3, #21
 8001364:	4013      	ands	r3, r2
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800136a:	231f      	movs	r3, #31
 800136c:	18fb      	adds	r3, r7, r3
 800136e:	2201      	movs	r2, #1
 8001370:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001372:	4b19      	ldr	r3, [pc, #100]	; (80013d8 <HAL_RCC_OscConfig+0x33c>)
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	2380      	movs	r3, #128	; 0x80
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4013      	ands	r3, r2
 800137c:	d11a      	bne.n	80013b4 <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800137e:	4b16      	ldr	r3, [pc, #88]	; (80013d8 <HAL_RCC_OscConfig+0x33c>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_RCC_OscConfig+0x33c>)
 8001384:	2180      	movs	r1, #128	; 0x80
 8001386:	0049      	lsls	r1, r1, #1
 8001388:	430a      	orrs	r2, r1
 800138a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800138c:	f7ff fb12 	bl	80009b4 <HAL_GetTick>
 8001390:	0003      	movs	r3, r0
 8001392:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001394:	e008      	b.n	80013a8 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001396:	f7ff fb0d 	bl	80009b4 <HAL_GetTick>
 800139a:	0002      	movs	r2, r0
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	1ad3      	subs	r3, r2, r3
 80013a0:	2b64      	cmp	r3, #100	; 0x64
 80013a2:	d901      	bls.n	80013a8 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 80013a4:	2303      	movs	r3, #3
 80013a6:	e186      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <HAL_RCC_OscConfig+0x33c>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	2380      	movs	r3, #128	; 0x80
 80013ae:	005b      	lsls	r3, r3, #1
 80013b0:	4013      	ands	r3, r2
 80013b2:	d0f0      	beq.n	8001396 <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d10f      	bne.n	80013dc <HAL_RCC_OscConfig+0x340>
 80013bc:	4b03      	ldr	r3, [pc, #12]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80013be:	6a1a      	ldr	r2, [r3, #32]
 80013c0:	4b02      	ldr	r3, [pc, #8]	; (80013cc <HAL_RCC_OscConfig+0x330>)
 80013c2:	2101      	movs	r1, #1
 80013c4:	430a      	orrs	r2, r1
 80013c6:	621a      	str	r2, [r3, #32]
 80013c8:	e036      	b.n	8001438 <HAL_RCC_OscConfig+0x39c>
 80013ca:	46c0      	nop			; (mov r8, r8)
 80013cc:	40021000 	.word	0x40021000
 80013d0:	fffeffff 	.word	0xfffeffff
 80013d4:	fffbffff 	.word	0xfffbffff
 80013d8:	40007000 	.word	0x40007000
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d10c      	bne.n	80013fe <HAL_RCC_OscConfig+0x362>
 80013e4:	4bb6      	ldr	r3, [pc, #728]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80013e6:	6a1a      	ldr	r2, [r3, #32]
 80013e8:	4bb5      	ldr	r3, [pc, #724]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80013ea:	2101      	movs	r1, #1
 80013ec:	438a      	bics	r2, r1
 80013ee:	621a      	str	r2, [r3, #32]
 80013f0:	4bb3      	ldr	r3, [pc, #716]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80013f2:	6a1a      	ldr	r2, [r3, #32]
 80013f4:	4bb2      	ldr	r3, [pc, #712]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80013f6:	2104      	movs	r1, #4
 80013f8:	438a      	bics	r2, r1
 80013fa:	621a      	str	r2, [r3, #32]
 80013fc:	e01c      	b.n	8001438 <HAL_RCC_OscConfig+0x39c>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	2b05      	cmp	r3, #5
 8001404:	d10c      	bne.n	8001420 <HAL_RCC_OscConfig+0x384>
 8001406:	4bae      	ldr	r3, [pc, #696]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001408:	6a1a      	ldr	r2, [r3, #32]
 800140a:	4bad      	ldr	r3, [pc, #692]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800140c:	2104      	movs	r1, #4
 800140e:	430a      	orrs	r2, r1
 8001410:	621a      	str	r2, [r3, #32]
 8001412:	4bab      	ldr	r3, [pc, #684]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001414:	6a1a      	ldr	r2, [r3, #32]
 8001416:	4baa      	ldr	r3, [pc, #680]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001418:	2101      	movs	r1, #1
 800141a:	430a      	orrs	r2, r1
 800141c:	621a      	str	r2, [r3, #32]
 800141e:	e00b      	b.n	8001438 <HAL_RCC_OscConfig+0x39c>
 8001420:	4ba7      	ldr	r3, [pc, #668]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001422:	6a1a      	ldr	r2, [r3, #32]
 8001424:	4ba6      	ldr	r3, [pc, #664]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001426:	2101      	movs	r1, #1
 8001428:	438a      	bics	r2, r1
 800142a:	621a      	str	r2, [r3, #32]
 800142c:	4ba4      	ldr	r3, [pc, #656]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800142e:	6a1a      	ldr	r2, [r3, #32]
 8001430:	4ba3      	ldr	r3, [pc, #652]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001432:	2104      	movs	r1, #4
 8001434:	438a      	bics	r2, r1
 8001436:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	689b      	ldr	r3, [r3, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d014      	beq.n	800146a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001440:	f7ff fab8 	bl	80009b4 <HAL_GetTick>
 8001444:	0003      	movs	r3, r0
 8001446:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001448:	e009      	b.n	800145e <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800144a:	f7ff fab3 	bl	80009b4 <HAL_GetTick>
 800144e:	0002      	movs	r2, r0
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	4a9b      	ldr	r2, [pc, #620]	; (80016c4 <HAL_RCC_OscConfig+0x628>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e12b      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800145e:	4b98      	ldr	r3, [pc, #608]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001460:	6a1b      	ldr	r3, [r3, #32]
 8001462:	2202      	movs	r2, #2
 8001464:	4013      	ands	r3, r2
 8001466:	d0f0      	beq.n	800144a <HAL_RCC_OscConfig+0x3ae>
 8001468:	e013      	b.n	8001492 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800146a:	f7ff faa3 	bl	80009b4 <HAL_GetTick>
 800146e:	0003      	movs	r3, r0
 8001470:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001472:	e009      	b.n	8001488 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001474:	f7ff fa9e 	bl	80009b4 <HAL_GetTick>
 8001478:	0002      	movs	r2, r0
 800147a:	69bb      	ldr	r3, [r7, #24]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	4a91      	ldr	r2, [pc, #580]	; (80016c4 <HAL_RCC_OscConfig+0x628>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d901      	bls.n	8001488 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001484:	2303      	movs	r3, #3
 8001486:	e116      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001488:	4b8d      	ldr	r3, [pc, #564]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	2202      	movs	r2, #2
 800148e:	4013      	ands	r3, r2
 8001490:	d1f0      	bne.n	8001474 <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001492:	231f      	movs	r3, #31
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d105      	bne.n	80014a8 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800149c:	4b88      	ldr	r3, [pc, #544]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800149e:	69da      	ldr	r2, [r3, #28]
 80014a0:	4b87      	ldr	r3, [pc, #540]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014a2:	4989      	ldr	r1, [pc, #548]	; (80016c8 <HAL_RCC_OscConfig+0x62c>)
 80014a4:	400a      	ands	r2, r1
 80014a6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2210      	movs	r2, #16
 80014ae:	4013      	ands	r3, r2
 80014b0:	d063      	beq.n	800157a <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d12a      	bne.n	8001510 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80014ba:	4b81      	ldr	r3, [pc, #516]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014bc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014be:	4b80      	ldr	r3, [pc, #512]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014c0:	2104      	movs	r1, #4
 80014c2:	430a      	orrs	r2, r1
 80014c4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80014c6:	4b7e      	ldr	r3, [pc, #504]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014ca:	4b7d      	ldr	r3, [pc, #500]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014cc:	2101      	movs	r1, #1
 80014ce:	430a      	orrs	r2, r1
 80014d0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014d2:	f7ff fa6f 	bl	80009b4 <HAL_GetTick>
 80014d6:	0003      	movs	r3, r0
 80014d8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80014da:	e008      	b.n	80014ee <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80014dc:	f7ff fa6a 	bl	80009b4 <HAL_GetTick>
 80014e0:	0002      	movs	r2, r0
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d901      	bls.n	80014ee <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e0e3      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80014ee:	4b74      	ldr	r3, [pc, #464]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014f2:	2202      	movs	r2, #2
 80014f4:	4013      	ands	r3, r2
 80014f6:	d0f1      	beq.n	80014dc <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80014f8:	4b71      	ldr	r3, [pc, #452]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80014fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80014fc:	22f8      	movs	r2, #248	; 0xf8
 80014fe:	4393      	bics	r3, r2
 8001500:	0019      	movs	r1, r3
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	00da      	lsls	r2, r3, #3
 8001508:	4b6d      	ldr	r3, [pc, #436]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800150a:	430a      	orrs	r2, r1
 800150c:	635a      	str	r2, [r3, #52]	; 0x34
 800150e:	e034      	b.n	800157a <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	695b      	ldr	r3, [r3, #20]
 8001514:	3305      	adds	r3, #5
 8001516:	d111      	bne.n	800153c <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001518:	4b69      	ldr	r3, [pc, #420]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800151a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800151c:	4b68      	ldr	r3, [pc, #416]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800151e:	2104      	movs	r1, #4
 8001520:	438a      	bics	r2, r1
 8001522:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001524:	4b66      	ldr	r3, [pc, #408]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001528:	22f8      	movs	r2, #248	; 0xf8
 800152a:	4393      	bics	r3, r2
 800152c:	0019      	movs	r1, r3
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	00da      	lsls	r2, r3, #3
 8001534:	4b62      	ldr	r3, [pc, #392]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001536:	430a      	orrs	r2, r1
 8001538:	635a      	str	r2, [r3, #52]	; 0x34
 800153a:	e01e      	b.n	800157a <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800153c:	4b60      	ldr	r3, [pc, #384]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800153e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001540:	4b5f      	ldr	r3, [pc, #380]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001542:	2104      	movs	r1, #4
 8001544:	430a      	orrs	r2, r1
 8001546:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001548:	4b5d      	ldr	r3, [pc, #372]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800154a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800154c:	4b5c      	ldr	r3, [pc, #368]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800154e:	2101      	movs	r1, #1
 8001550:	438a      	bics	r2, r1
 8001552:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001554:	f7ff fa2e 	bl	80009b4 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800155c:	e008      	b.n	8001570 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800155e:	f7ff fa29 	bl	80009b4 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	69bb      	ldr	r3, [r7, #24]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b02      	cmp	r3, #2
 800156a:	d901      	bls.n	8001570 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 800156c:	2303      	movs	r3, #3
 800156e:	e0a2      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001570:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001574:	2202      	movs	r2, #2
 8001576:	4013      	ands	r3, r2
 8001578:	d1f1      	bne.n	800155e <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d100      	bne.n	8001584 <HAL_RCC_OscConfig+0x4e8>
 8001582:	e097      	b.n	80016b4 <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001584:	4b4e      	ldr	r3, [pc, #312]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	220c      	movs	r2, #12
 800158a:	4013      	ands	r3, r2
 800158c:	2b08      	cmp	r3, #8
 800158e:	d100      	bne.n	8001592 <HAL_RCC_OscConfig+0x4f6>
 8001590:	e06b      	b.n	800166a <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	2b02      	cmp	r3, #2
 8001598:	d14c      	bne.n	8001634 <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800159a:	4b49      	ldr	r3, [pc, #292]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800159c:	681a      	ldr	r2, [r3, #0]
 800159e:	4b48      	ldr	r3, [pc, #288]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015a0:	494a      	ldr	r1, [pc, #296]	; (80016cc <HAL_RCC_OscConfig+0x630>)
 80015a2:	400a      	ands	r2, r1
 80015a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a6:	f7ff fa05 	bl	80009b4 <HAL_GetTick>
 80015aa:	0003      	movs	r3, r0
 80015ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015b0:	f7ff fa00 	bl	80009b4 <HAL_GetTick>
 80015b4:	0002      	movs	r2, r0
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e079      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015c2:	4b3f      	ldr	r3, [pc, #252]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	2380      	movs	r3, #128	; 0x80
 80015c8:	049b      	lsls	r3, r3, #18
 80015ca:	4013      	ands	r3, r2
 80015cc:	d1f0      	bne.n	80015b0 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015ce:	4b3c      	ldr	r3, [pc, #240]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d2:	220f      	movs	r2, #15
 80015d4:	4393      	bics	r3, r2
 80015d6:	0019      	movs	r1, r3
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015dc:	4b38      	ldr	r3, [pc, #224]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015de:	430a      	orrs	r2, r1
 80015e0:	62da      	str	r2, [r3, #44]	; 0x2c
 80015e2:	4b37      	ldr	r3, [pc, #220]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	4a3a      	ldr	r2, [pc, #232]	; (80016d0 <HAL_RCC_OscConfig+0x634>)
 80015e8:	4013      	ands	r3, r2
 80015ea:	0019      	movs	r1, r3
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	431a      	orrs	r2, r3
 80015f6:	4b32      	ldr	r3, [pc, #200]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015f8:	430a      	orrs	r2, r1
 80015fa:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015fc:	4b30      	ldr	r3, [pc, #192]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4b2f      	ldr	r3, [pc, #188]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001602:	2180      	movs	r1, #128	; 0x80
 8001604:	0449      	lsls	r1, r1, #17
 8001606:	430a      	orrs	r2, r1
 8001608:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160a:	f7ff f9d3 	bl	80009b4 <HAL_GetTick>
 800160e:	0003      	movs	r3, r0
 8001610:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001614:	f7ff f9ce 	bl	80009b4 <HAL_GetTick>
 8001618:	0002      	movs	r2, r0
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e047      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001626:	4b26      	ldr	r3, [pc, #152]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	2380      	movs	r3, #128	; 0x80
 800162c:	049b      	lsls	r3, r3, #18
 800162e:	4013      	ands	r3, r2
 8001630:	d0f0      	beq.n	8001614 <HAL_RCC_OscConfig+0x578>
 8001632:	e03f      	b.n	80016b4 <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001634:	4b22      	ldr	r3, [pc, #136]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4b21      	ldr	r3, [pc, #132]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800163a:	4924      	ldr	r1, [pc, #144]	; (80016cc <HAL_RCC_OscConfig+0x630>)
 800163c:	400a      	ands	r2, r1
 800163e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff f9b8 	bl	80009b4 <HAL_GetTick>
 8001644:	0003      	movs	r3, r0
 8001646:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800164a:	f7ff f9b3 	bl	80009b4 <HAL_GetTick>
 800164e:	0002      	movs	r2, r0
 8001650:	69bb      	ldr	r3, [r7, #24]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e02c      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800165c:	4b18      	ldr	r3, [pc, #96]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	049b      	lsls	r3, r3, #18
 8001664:	4013      	ands	r3, r2
 8001666:	d1f0      	bne.n	800164a <HAL_RCC_OscConfig+0x5ae>
 8001668:	e024      	b.n	80016b4 <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a1b      	ldr	r3, [r3, #32]
 800166e:	2b01      	cmp	r3, #1
 8001670:	d101      	bne.n	8001676 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e01f      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001676:	4b12      	ldr	r3, [pc, #72]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800167c:	4b10      	ldr	r3, [pc, #64]	; (80016c0 <HAL_RCC_OscConfig+0x624>)
 800167e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001680:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001682:	697a      	ldr	r2, [r7, #20]
 8001684:	2380      	movs	r3, #128	; 0x80
 8001686:	025b      	lsls	r3, r3, #9
 8001688:	401a      	ands	r2, r3
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168e:	429a      	cmp	r2, r3
 8001690:	d10e      	bne.n	80016b0 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	220f      	movs	r2, #15
 8001696:	401a      	ands	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800169c:	429a      	cmp	r2, r3
 800169e:	d107      	bne.n	80016b0 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80016a0:	697a      	ldr	r2, [r7, #20]
 80016a2:	23f0      	movs	r3, #240	; 0xf0
 80016a4:	039b      	lsls	r3, r3, #14
 80016a6:	401a      	ands	r2, r3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d001      	beq.n	80016b4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e000      	b.n	80016b6 <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 80016b4:	2300      	movs	r3, #0
}
 80016b6:	0018      	movs	r0, r3
 80016b8:	46bd      	mov	sp, r7
 80016ba:	b008      	add	sp, #32
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	40021000 	.word	0x40021000
 80016c4:	00001388 	.word	0x00001388
 80016c8:	efffffff 	.word	0xefffffff
 80016cc:	feffffff 	.word	0xfeffffff
 80016d0:	ffc2ffff 	.word	0xffc2ffff

080016d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b084      	sub	sp, #16
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d101      	bne.n	80016e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e0b3      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016e8:	4b5b      	ldr	r3, [pc, #364]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2201      	movs	r2, #1
 80016ee:	4013      	ands	r3, r2
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d911      	bls.n	800171a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016f6:	4b58      	ldr	r3, [pc, #352]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2201      	movs	r2, #1
 80016fc:	4393      	bics	r3, r2
 80016fe:	0019      	movs	r1, r3
 8001700:	4b55      	ldr	r3, [pc, #340]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	430a      	orrs	r2, r1
 8001706:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001708:	4b53      	ldr	r3, [pc, #332]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	2201      	movs	r2, #1
 800170e:	4013      	ands	r3, r2
 8001710:	683a      	ldr	r2, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d001      	beq.n	800171a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001716:	2301      	movs	r3, #1
 8001718:	e09a      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	2202      	movs	r2, #2
 8001720:	4013      	ands	r3, r2
 8001722:	d015      	beq.n	8001750 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2204      	movs	r2, #4
 800172a:	4013      	ands	r3, r2
 800172c:	d006      	beq.n	800173c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800172e:	4b4b      	ldr	r3, [pc, #300]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 8001730:	685a      	ldr	r2, [r3, #4]
 8001732:	4b4a      	ldr	r3, [pc, #296]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 8001734:	21e0      	movs	r1, #224	; 0xe0
 8001736:	00c9      	lsls	r1, r1, #3
 8001738:	430a      	orrs	r2, r1
 800173a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800173c:	4b47      	ldr	r3, [pc, #284]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800173e:	685b      	ldr	r3, [r3, #4]
 8001740:	22f0      	movs	r2, #240	; 0xf0
 8001742:	4393      	bics	r3, r2
 8001744:	0019      	movs	r1, r3
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	4b44      	ldr	r3, [pc, #272]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800174c:	430a      	orrs	r2, r1
 800174e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	2201      	movs	r2, #1
 8001756:	4013      	ands	r3, r2
 8001758:	d040      	beq.n	80017dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d107      	bne.n	8001772 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4b3e      	ldr	r3, [pc, #248]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 8001764:	681a      	ldr	r2, [r3, #0]
 8001766:	2380      	movs	r3, #128	; 0x80
 8001768:	029b      	lsls	r3, r3, #10
 800176a:	4013      	ands	r3, r2
 800176c:	d114      	bne.n	8001798 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e06e      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	2b02      	cmp	r3, #2
 8001778:	d107      	bne.n	800178a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800177a:	4b38      	ldr	r3, [pc, #224]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	049b      	lsls	r3, r3, #18
 8001782:	4013      	ands	r3, r2
 8001784:	d108      	bne.n	8001798 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001786:	2301      	movs	r3, #1
 8001788:	e062      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800178a:	4b34      	ldr	r3, [pc, #208]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	2202      	movs	r2, #2
 8001790:	4013      	ands	r3, r2
 8001792:	d101      	bne.n	8001798 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e05b      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001798:	4b30      	ldr	r3, [pc, #192]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	2203      	movs	r2, #3
 800179e:	4393      	bics	r3, r2
 80017a0:	0019      	movs	r1, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685a      	ldr	r2, [r3, #4]
 80017a6:	4b2d      	ldr	r3, [pc, #180]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 80017a8:	430a      	orrs	r2, r1
 80017aa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017ac:	f7ff f902 	bl	80009b4 <HAL_GetTick>
 80017b0:	0003      	movs	r3, r0
 80017b2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017b4:	e009      	b.n	80017ca <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017b6:	f7ff f8fd 	bl	80009b4 <HAL_GetTick>
 80017ba:	0002      	movs	r2, r0
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	4a27      	ldr	r2, [pc, #156]	; (8001860 <HAL_RCC_ClockConfig+0x18c>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d901      	bls.n	80017ca <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80017c6:	2303      	movs	r3, #3
 80017c8:	e042      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017ca:	4b24      	ldr	r3, [pc, #144]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 80017cc:	685b      	ldr	r3, [r3, #4]
 80017ce:	220c      	movs	r2, #12
 80017d0:	401a      	ands	r2, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	429a      	cmp	r2, r3
 80017da:	d1ec      	bne.n	80017b6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017dc:	4b1e      	ldr	r3, [pc, #120]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	2201      	movs	r2, #1
 80017e2:	4013      	ands	r3, r2
 80017e4:	683a      	ldr	r2, [r7, #0]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d211      	bcs.n	800180e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ea:	4b1b      	ldr	r3, [pc, #108]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2201      	movs	r2, #1
 80017f0:	4393      	bics	r3, r2
 80017f2:	0019      	movs	r1, r3
 80017f4:	4b18      	ldr	r3, [pc, #96]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80017f6:	683a      	ldr	r2, [r7, #0]
 80017f8:	430a      	orrs	r2, r1
 80017fa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017fc:	4b16      	ldr	r3, [pc, #88]	; (8001858 <HAL_RCC_ClockConfig+0x184>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	4013      	ands	r3, r2
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d001      	beq.n	800180e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e020      	b.n	8001850 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2204      	movs	r2, #4
 8001814:	4013      	ands	r3, r2
 8001816:	d009      	beq.n	800182c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001818:	4b10      	ldr	r3, [pc, #64]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	4a11      	ldr	r2, [pc, #68]	; (8001864 <HAL_RCC_ClockConfig+0x190>)
 800181e:	4013      	ands	r3, r2
 8001820:	0019      	movs	r1, r3
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	68da      	ldr	r2, [r3, #12]
 8001826:	4b0d      	ldr	r3, [pc, #52]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 8001828:	430a      	orrs	r2, r1
 800182a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800182c:	f000 f820 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 8001830:	0001      	movs	r1, r0
 8001832:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_RCC_ClockConfig+0x188>)
 8001834:	685b      	ldr	r3, [r3, #4]
 8001836:	091b      	lsrs	r3, r3, #4
 8001838:	220f      	movs	r2, #15
 800183a:	4013      	ands	r3, r2
 800183c:	4a0a      	ldr	r2, [pc, #40]	; (8001868 <HAL_RCC_ClockConfig+0x194>)
 800183e:	5cd3      	ldrb	r3, [r2, r3]
 8001840:	000a      	movs	r2, r1
 8001842:	40da      	lsrs	r2, r3
 8001844:	4b09      	ldr	r3, [pc, #36]	; (800186c <HAL_RCC_ClockConfig+0x198>)
 8001846:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001848:	2000      	movs	r0, #0
 800184a:	f7fe ffeb 	bl	8000824 <HAL_InitTick>
  
  return HAL_OK;
 800184e:	2300      	movs	r3, #0
}
 8001850:	0018      	movs	r0, r3
 8001852:	46bd      	mov	sp, r7
 8001854:	b004      	add	sp, #16
 8001856:	bd80      	pop	{r7, pc}
 8001858:	40022000 	.word	0x40022000
 800185c:	40021000 	.word	0x40021000
 8001860:	00001388 	.word	0x00001388
 8001864:	fffff8ff 	.word	0xfffff8ff
 8001868:	080042d4 	.word	0x080042d4
 800186c:	20000000 	.word	0x20000000

08001870 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001870:	b590      	push	{r4, r7, lr}
 8001872:	b08f      	sub	sp, #60	; 0x3c
 8001874:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001876:	2314      	movs	r3, #20
 8001878:	18fb      	adds	r3, r7, r3
 800187a:	4a2b      	ldr	r2, [pc, #172]	; (8001928 <HAL_RCC_GetSysClockFreq+0xb8>)
 800187c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800187e:	c313      	stmia	r3!, {r0, r1, r4}
 8001880:	6812      	ldr	r2, [r2, #0]
 8001882:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001884:	1d3b      	adds	r3, r7, #4
 8001886:	4a29      	ldr	r2, [pc, #164]	; (800192c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001888:	ca13      	ldmia	r2!, {r0, r1, r4}
 800188a:	c313      	stmia	r3!, {r0, r1, r4}
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001890:	2300      	movs	r3, #0
 8001892:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001894:	2300      	movs	r3, #0
 8001896:	62bb      	str	r3, [r7, #40]	; 0x28
 8001898:	2300      	movs	r3, #0
 800189a:	637b      	str	r3, [r7, #52]	; 0x34
 800189c:	2300      	movs	r3, #0
 800189e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80018a4:	4b22      	ldr	r3, [pc, #136]	; (8001930 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80018aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018ac:	220c      	movs	r2, #12
 80018ae:	4013      	ands	r3, r2
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d002      	beq.n	80018ba <HAL_RCC_GetSysClockFreq+0x4a>
 80018b4:	2b08      	cmp	r3, #8
 80018b6:	d003      	beq.n	80018c0 <HAL_RCC_GetSysClockFreq+0x50>
 80018b8:	e02d      	b.n	8001916 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018ba:	4b1e      	ldr	r3, [pc, #120]	; (8001934 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018bc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018be:	e02d      	b.n	800191c <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80018c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018c2:	0c9b      	lsrs	r3, r3, #18
 80018c4:	220f      	movs	r2, #15
 80018c6:	4013      	ands	r3, r2
 80018c8:	2214      	movs	r2, #20
 80018ca:	18ba      	adds	r2, r7, r2
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <HAL_RCC_GetSysClockFreq+0xc0>)
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	220f      	movs	r2, #15
 80018d6:	4013      	ands	r3, r2
 80018d8:	1d3a      	adds	r2, r7, #4
 80018da:	5cd3      	ldrb	r3, [r2, r3]
 80018dc:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	025b      	lsls	r3, r3, #9
 80018e4:	4013      	ands	r3, r2
 80018e6:	d009      	beq.n	80018fc <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018ea:	4812      	ldr	r0, [pc, #72]	; (8001934 <HAL_RCC_GetSysClockFreq+0xc4>)
 80018ec:	f7fe fc0c 	bl	8000108 <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	001a      	movs	r2, r3
 80018f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f6:	4353      	muls	r3, r2
 80018f8:	637b      	str	r3, [r7, #52]	; 0x34
 80018fa:	e009      	b.n	8001910 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80018fc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018fe:	000a      	movs	r2, r1
 8001900:	0152      	lsls	r2, r2, #5
 8001902:	1a52      	subs	r2, r2, r1
 8001904:	0193      	lsls	r3, r2, #6
 8001906:	1a9b      	subs	r3, r3, r2
 8001908:	00db      	lsls	r3, r3, #3
 800190a:	185b      	adds	r3, r3, r1
 800190c:	021b      	lsls	r3, r3, #8
 800190e:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001910:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001912:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001914:	e002      	b.n	800191c <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001916:	4b07      	ldr	r3, [pc, #28]	; (8001934 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001918:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800191a:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 800191c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800191e:	0018      	movs	r0, r3
 8001920:	46bd      	mov	sp, r7
 8001922:	b00f      	add	sp, #60	; 0x3c
 8001924:	bd90      	pop	{r4, r7, pc}
 8001926:	46c0      	nop			; (mov r8, r8)
 8001928:	080042ac 	.word	0x080042ac
 800192c:	080042bc 	.word	0x080042bc
 8001930:	40021000 	.word	0x40021000
 8001934:	007a1200 	.word	0x007a1200

08001938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800193c:	4b02      	ldr	r3, [pc, #8]	; (8001948 <HAL_RCC_GetHCLKFreq+0x10>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	0018      	movs	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
 8001946:	46c0      	nop			; (mov r8, r8)
 8001948:	20000000 	.word	0x20000000

0800194c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001950:	f7ff fff2 	bl	8001938 <HAL_RCC_GetHCLKFreq>
 8001954:	0001      	movs	r1, r0
 8001956:	4b06      	ldr	r3, [pc, #24]	; (8001970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	2207      	movs	r2, #7
 800195e:	4013      	ands	r3, r2
 8001960:	4a04      	ldr	r2, [pc, #16]	; (8001974 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001962:	5cd3      	ldrb	r3, [r2, r3]
 8001964:	40d9      	lsrs	r1, r3
 8001966:	000b      	movs	r3, r1
}    
 8001968:	0018      	movs	r0, r3
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	46c0      	nop			; (mov r8, r8)
 8001970:	40021000 	.word	0x40021000
 8001974:	080042e4 	.word	0x080042e4

08001978 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2207      	movs	r2, #7
 8001986:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001988:	4b0e      	ldr	r3, [pc, #56]	; (80019c4 <HAL_RCC_GetClockConfig+0x4c>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	2203      	movs	r2, #3
 800198e:	401a      	ands	r2, r3
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001994:	4b0b      	ldr	r3, [pc, #44]	; (80019c4 <HAL_RCC_GetClockConfig+0x4c>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	22f0      	movs	r2, #240	; 0xf0
 800199a:	401a      	ands	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_RCC_GetClockConfig+0x4c>)
 80019a2:	685a      	ldr	r2, [r3, #4]
 80019a4:	23e0      	movs	r3, #224	; 0xe0
 80019a6:	00db      	lsls	r3, r3, #3
 80019a8:	401a      	ands	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_RCC_GetClockConfig+0x50>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	2201      	movs	r2, #1
 80019b4:	401a      	ands	r2, r3
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	601a      	str	r2, [r3, #0]
}
 80019ba:	46c0      	nop			; (mov r8, r8)
 80019bc:	46bd      	mov	sp, r7
 80019be:	b002      	add	sp, #8
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	46c0      	nop			; (mov r8, r8)
 80019c4:	40021000 	.word	0x40021000
 80019c8:	40022000 	.word	0x40022000

080019cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	2380      	movs	r3, #128	; 0x80
 80019e2:	025b      	lsls	r3, r3, #9
 80019e4:	4013      	ands	r3, r2
 80019e6:	d100      	bne.n	80019ea <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80019e8:	e08f      	b.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80019ea:	2317      	movs	r3, #23
 80019ec:	18fb      	adds	r3, r7, r3
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019f2:	4b57      	ldr	r3, [pc, #348]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 80019f4:	69da      	ldr	r2, [r3, #28]
 80019f6:	2380      	movs	r3, #128	; 0x80
 80019f8:	055b      	lsls	r3, r3, #21
 80019fa:	4013      	ands	r3, r2
 80019fc:	d111      	bne.n	8001a22 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b54      	ldr	r3, [pc, #336]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a00:	69da      	ldr	r2, [r3, #28]
 8001a02:	4b53      	ldr	r3, [pc, #332]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a04:	2180      	movs	r1, #128	; 0x80
 8001a06:	0549      	lsls	r1, r1, #21
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	61da      	str	r2, [r3, #28]
 8001a0c:	4b50      	ldr	r3, [pc, #320]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a0e:	69da      	ldr	r2, [r3, #28]
 8001a10:	2380      	movs	r3, #128	; 0x80
 8001a12:	055b      	lsls	r3, r3, #21
 8001a14:	4013      	ands	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
 8001a18:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a1a:	2317      	movs	r3, #23
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	2201      	movs	r2, #1
 8001a20:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a22:	4b4c      	ldr	r3, [pc, #304]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	2380      	movs	r3, #128	; 0x80
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d11a      	bne.n	8001a64 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a2e:	4b49      	ldr	r3, [pc, #292]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	4b48      	ldr	r3, [pc, #288]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0049      	lsls	r1, r1, #1
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a3c:	f7fe ffba 	bl	80009b4 <HAL_GetTick>
 8001a40:	0003      	movs	r3, r0
 8001a42:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a44:	e008      	b.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a46:	f7fe ffb5 	bl	80009b4 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b64      	cmp	r3, #100	; 0x64
 8001a52:	d901      	bls.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001a54:	2303      	movs	r3, #3
 8001a56:	e077      	b.n	8001b48 <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a58:	4b3e      	ldr	r3, [pc, #248]	; (8001b54 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	2380      	movs	r3, #128	; 0x80
 8001a5e:	005b      	lsls	r3, r3, #1
 8001a60:	4013      	ands	r3, r2
 8001a62:	d0f0      	beq.n	8001a46 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a64:	4b3a      	ldr	r3, [pc, #232]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a66:	6a1a      	ldr	r2, [r3, #32]
 8001a68:	23c0      	movs	r3, #192	; 0xc0
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d034      	beq.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685a      	ldr	r2, [r3, #4]
 8001a7a:	23c0      	movs	r3, #192	; 0xc0
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	429a      	cmp	r2, r3
 8001a84:	d02c      	beq.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a86:	4b32      	ldr	r3, [pc, #200]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a88:	6a1b      	ldr	r3, [r3, #32]
 8001a8a:	4a33      	ldr	r2, [pc, #204]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a90:	4b2f      	ldr	r3, [pc, #188]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a92:	6a1a      	ldr	r2, [r3, #32]
 8001a94:	4b2e      	ldr	r3, [pc, #184]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a96:	2180      	movs	r1, #128	; 0x80
 8001a98:	0249      	lsls	r1, r1, #9
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a9e:	4b2c      	ldr	r3, [pc, #176]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aa0:	6a1a      	ldr	r2, [r3, #32]
 8001aa2:	4b2b      	ldr	r3, [pc, #172]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aa4:	492d      	ldr	r1, [pc, #180]	; (8001b5c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001aa6:	400a      	ands	r2, r1
 8001aa8:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001aaa:	4b29      	ldr	r3, [pc, #164]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aac:	68fa      	ldr	r2, [r7, #12]
 8001aae:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d013      	beq.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab8:	f7fe ff7c 	bl	80009b4 <HAL_GetTick>
 8001abc:	0003      	movs	r3, r0
 8001abe:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ac0:	e009      	b.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ac2:	f7fe ff77 	bl	80009b4 <HAL_GetTick>
 8001ac6:	0002      	movs	r2, r0
 8001ac8:	693b      	ldr	r3, [r7, #16]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	4a24      	ldr	r2, [pc, #144]	; (8001b60 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001ace:	4293      	cmp	r3, r2
 8001ad0:	d901      	bls.n	8001ad6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	e038      	b.n	8001b48 <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	2202      	movs	r2, #2
 8001adc:	4013      	ands	r3, r2
 8001ade:	d0f0      	beq.n	8001ac2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ae0:	4b1b      	ldr	r3, [pc, #108]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ae2:	6a1b      	ldr	r3, [r3, #32]
 8001ae4:	4a1c      	ldr	r2, [pc, #112]	; (8001b58 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	0019      	movs	r1, r3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	4b18      	ldr	r3, [pc, #96]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001af0:	430a      	orrs	r2, r1
 8001af2:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001af4:	2317      	movs	r3, #23
 8001af6:	18fb      	adds	r3, r7, r3
 8001af8:	781b      	ldrb	r3, [r3, #0]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d105      	bne.n	8001b0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b00:	69da      	ldr	r2, [r3, #28]
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b04:	4917      	ldr	r1, [pc, #92]	; (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001b06:	400a      	ands	r2, r1
 8001b08:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	4013      	ands	r3, r2
 8001b12:	d009      	beq.n	8001b28 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b14:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b18:	2203      	movs	r2, #3
 8001b1a:	4393      	bics	r3, r2
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	4b0b      	ldr	r3, [pc, #44]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b24:	430a      	orrs	r2, r1
 8001b26:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2220      	movs	r2, #32
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d009      	beq.n	8001b46 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b32:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b36:	2210      	movs	r2, #16
 8001b38:	4393      	bics	r3, r2
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	68da      	ldr	r2, [r3, #12]
 8001b40:	4b03      	ldr	r3, [pc, #12]	; (8001b50 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b42:	430a      	orrs	r2, r1
 8001b44:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	0018      	movs	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	b006      	add	sp, #24
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40021000 	.word	0x40021000
 8001b54:	40007000 	.word	0x40007000
 8001b58:	fffffcff 	.word	0xfffffcff
 8001b5c:	fffeffff 	.word	0xfffeffff
 8001b60:	00001388 	.word	0x00001388
 8001b64:	efffffff 	.word	0xefffffff

08001b68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d101      	bne.n	8001b7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e01e      	b.n	8001bb8 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	223d      	movs	r2, #61	; 0x3d
 8001b7e:	5c9b      	ldrb	r3, [r3, r2]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d107      	bne.n	8001b96 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	223c      	movs	r2, #60	; 0x3c
 8001b8a:	2100      	movs	r1, #0
 8001b8c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	0018      	movs	r0, r3
 8001b92:	f000 f815 	bl	8001bc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	223d      	movs	r2, #61	; 0x3d
 8001b9a:	2102      	movs	r1, #2
 8001b9c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	0019      	movs	r1, r3
 8001ba8:	0010      	movs	r0, r2
 8001baa:	f000 f969 	bl	8001e80 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	223d      	movs	r2, #61	; 0x3d
 8001bb2:	2101      	movs	r1, #1
 8001bb4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
}
 8001bb8:	0018      	movs	r0, r3
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	b002      	add	sp, #8
 8001bbe:	bd80      	pop	{r7, pc}

08001bc0 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bc8:	46c0      	nop			; (mov r8, r8)
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b002      	add	sp, #8
 8001bce:	bd80      	pop	{r7, pc}

08001bd0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68da      	ldr	r2, [r3, #12]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2101      	movs	r1, #1
 8001be4:	430a      	orrs	r2, r1
 8001be6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2207      	movs	r2, #7
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2b06      	cmp	r3, #6
 8001bf8:	d007      	beq.n	8001c0a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	681a      	ldr	r2, [r3, #0]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	2101      	movs	r1, #1
 8001c06:	430a      	orrs	r2, r1
 8001c08:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	b004      	add	sp, #16
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	2202      	movs	r2, #2
 8001c24:	4013      	ands	r3, r2
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d124      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	2202      	movs	r2, #2
 8001c32:	4013      	ands	r3, r2
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d11d      	bne.n	8001c74 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	4252      	negs	r2, r2
 8001c40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	2203      	movs	r2, #3
 8001c50:	4013      	ands	r3, r2
 8001c52:	d004      	beq.n	8001c5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	0018      	movs	r0, r3
 8001c58:	f000 f8fa 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8001c5c:	e007      	b.n	8001c6e <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	0018      	movs	r0, r3
 8001c62:	f000 f8ed 	bl	8001e40 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f000 f8f9 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	691b      	ldr	r3, [r3, #16]
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	d125      	bne.n	8001cce <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	2204      	movs	r2, #4
 8001c8a:	4013      	ands	r3, r2
 8001c8c:	2b04      	cmp	r3, #4
 8001c8e:	d11e      	bne.n	8001cce <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2205      	movs	r2, #5
 8001c96:	4252      	negs	r2, r2
 8001c98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	699a      	ldr	r2, [r3, #24]
 8001ca6:	23c0      	movs	r3, #192	; 0xc0
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	4013      	ands	r3, r2
 8001cac:	d004      	beq.n	8001cb8 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f000 f8cd 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8001cb6:	e007      	b.n	8001cc8 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	0018      	movs	r0, r3
 8001cbc:	f000 f8c0 	bl	8001e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	0018      	movs	r0, r3
 8001cc4:	f000 f8cc 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	691b      	ldr	r3, [r3, #16]
 8001cd4:	2208      	movs	r2, #8
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	2b08      	cmp	r3, #8
 8001cda:	d124      	bne.n	8001d26 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68db      	ldr	r3, [r3, #12]
 8001ce2:	2208      	movs	r2, #8
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b08      	cmp	r3, #8
 8001ce8:	d11d      	bne.n	8001d26 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2209      	movs	r2, #9
 8001cf0:	4252      	negs	r2, r2
 8001cf2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2204      	movs	r2, #4
 8001cf8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	69db      	ldr	r3, [r3, #28]
 8001d00:	2203      	movs	r2, #3
 8001d02:	4013      	ands	r3, r2
 8001d04:	d004      	beq.n	8001d10 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f000 f8a1 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8001d0e:	e007      	b.n	8001d20 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	0018      	movs	r0, r3
 8001d14:	f000 f894 	bl	8001e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	0018      	movs	r0, r3
 8001d1c:	f000 f8a0 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2200      	movs	r2, #0
 8001d24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	691b      	ldr	r3, [r3, #16]
 8001d2c:	2210      	movs	r2, #16
 8001d2e:	4013      	ands	r3, r2
 8001d30:	2b10      	cmp	r3, #16
 8001d32:	d125      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	68db      	ldr	r3, [r3, #12]
 8001d3a:	2210      	movs	r2, #16
 8001d3c:	4013      	ands	r3, r2
 8001d3e:	2b10      	cmp	r3, #16
 8001d40:	d11e      	bne.n	8001d80 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	2211      	movs	r2, #17
 8001d48:	4252      	negs	r2, r2
 8001d4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2208      	movs	r2, #8
 8001d50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	69da      	ldr	r2, [r3, #28]
 8001d58:	23c0      	movs	r3, #192	; 0xc0
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	d004      	beq.n	8001d6a <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	0018      	movs	r0, r3
 8001d64:	f000 f874 	bl	8001e50 <HAL_TIM_IC_CaptureCallback>
 8001d68:	e007      	b.n	8001d7a <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	0018      	movs	r0, r3
 8001d6e:	f000 f867 	bl	8001e40 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	0018      	movs	r0, r3
 8001d76:	f000 f873 	bl	8001e60 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	691b      	ldr	r3, [r3, #16]
 8001d86:	2201      	movs	r2, #1
 8001d88:	4013      	ands	r3, r2
 8001d8a:	2b01      	cmp	r3, #1
 8001d8c:	d10f      	bne.n	8001dae <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	68db      	ldr	r3, [r3, #12]
 8001d94:	2201      	movs	r2, #1
 8001d96:	4013      	ands	r3, r2
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d108      	bne.n	8001dae <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2202      	movs	r2, #2
 8001da2:	4252      	negs	r2, r2
 8001da4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	0018      	movs	r0, r3
 8001daa:	f7fe fc5f 	bl	800066c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	691b      	ldr	r3, [r3, #16]
 8001db4:	2280      	movs	r2, #128	; 0x80
 8001db6:	4013      	ands	r3, r2
 8001db8:	2b80      	cmp	r3, #128	; 0x80
 8001dba:	d10f      	bne.n	8001ddc <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68db      	ldr	r3, [r3, #12]
 8001dc2:	2280      	movs	r2, #128	; 0x80
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	2b80      	cmp	r3, #128	; 0x80
 8001dc8:	d108      	bne.n	8001ddc <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2281      	movs	r2, #129	; 0x81
 8001dd0:	4252      	negs	r2, r2
 8001dd2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	0018      	movs	r0, r3
 8001dd8:	f000 f8d0 	bl	8001f7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2240      	movs	r2, #64	; 0x40
 8001de4:	4013      	ands	r3, r2
 8001de6:	2b40      	cmp	r3, #64	; 0x40
 8001de8:	d10f      	bne.n	8001e0a <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	2240      	movs	r2, #64	; 0x40
 8001df2:	4013      	ands	r3, r2
 8001df4:	2b40      	cmp	r3, #64	; 0x40
 8001df6:	d108      	bne.n	8001e0a <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2241      	movs	r2, #65	; 0x41
 8001dfe:	4252      	negs	r2, r2
 8001e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	0018      	movs	r0, r3
 8001e06:	f000 f833 	bl	8001e70 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	691b      	ldr	r3, [r3, #16]
 8001e10:	2220      	movs	r2, #32
 8001e12:	4013      	ands	r3, r2
 8001e14:	2b20      	cmp	r3, #32
 8001e16:	d10f      	bne.n	8001e38 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	2220      	movs	r2, #32
 8001e20:	4013      	ands	r3, r2
 8001e22:	2b20      	cmp	r3, #32
 8001e24:	d108      	bne.n	8001e38 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	2221      	movs	r2, #33	; 0x21
 8001e2c:	4252      	negs	r2, r2
 8001e2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	0018      	movs	r0, r3
 8001e34:	f000 f89a 	bl	8001f6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e38:	46c0      	nop			; (mov r8, r8)
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	b002      	add	sp, #8
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e48:	46c0      	nop			; (mov r8, r8)
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	b002      	add	sp, #8
 8001e4e:	bd80      	pop	{r7, pc}

08001e50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e58:	46c0      	nop			; (mov r8, r8)
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	b002      	add	sp, #8
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e68:	46c0      	nop			; (mov r8, r8)
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	b002      	add	sp, #8
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001e78:	46c0      	nop			; (mov r8, r8)
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	b002      	add	sp, #8
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b084      	sub	sp, #16
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
 8001e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a2f      	ldr	r2, [pc, #188]	; (8001f50 <TIM_Base_SetConfig+0xd0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d003      	beq.n	8001ea0 <TIM_Base_SetConfig+0x20>
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	4a2e      	ldr	r2, [pc, #184]	; (8001f54 <TIM_Base_SetConfig+0xd4>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d108      	bne.n	8001eb2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	2270      	movs	r2, #112	; 0x70
 8001ea4:	4393      	bics	r3, r2
 8001ea6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	68fa      	ldr	r2, [r7, #12]
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a26      	ldr	r2, [pc, #152]	; (8001f50 <TIM_Base_SetConfig+0xd0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <TIM_Base_SetConfig+0x62>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a25      	ldr	r2, [pc, #148]	; (8001f54 <TIM_Base_SetConfig+0xd4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d00f      	beq.n	8001ee2 <TIM_Base_SetConfig+0x62>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a24      	ldr	r2, [pc, #144]	; (8001f58 <TIM_Base_SetConfig+0xd8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00b      	beq.n	8001ee2 <TIM_Base_SetConfig+0x62>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a23      	ldr	r2, [pc, #140]	; (8001f5c <TIM_Base_SetConfig+0xdc>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <TIM_Base_SetConfig+0x62>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a22      	ldr	r2, [pc, #136]	; (8001f60 <TIM_Base_SetConfig+0xe0>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d003      	beq.n	8001ee2 <TIM_Base_SetConfig+0x62>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a21      	ldr	r2, [pc, #132]	; (8001f64 <TIM_Base_SetConfig+0xe4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d108      	bne.n	8001ef4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	4a20      	ldr	r2, [pc, #128]	; (8001f68 <TIM_Base_SetConfig+0xe8>)
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	68fa      	ldr	r2, [r7, #12]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	2280      	movs	r2, #128	; 0x80
 8001ef8:	4393      	bics	r3, r2
 8001efa:	001a      	movs	r2, r3
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	695b      	ldr	r3, [r3, #20]
 8001f00:	4313      	orrs	r3, r2
 8001f02:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	68fa      	ldr	r2, [r7, #12]
 8001f08:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4a0c      	ldr	r2, [pc, #48]	; (8001f50 <TIM_Base_SetConfig+0xd0>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d00b      	beq.n	8001f3a <TIM_Base_SetConfig+0xba>
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	; (8001f5c <TIM_Base_SetConfig+0xdc>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d007      	beq.n	8001f3a <TIM_Base_SetConfig+0xba>
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	4a0c      	ldr	r2, [pc, #48]	; (8001f60 <TIM_Base_SetConfig+0xe0>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d003      	beq.n	8001f3a <TIM_Base_SetConfig+0xba>
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4a0b      	ldr	r2, [pc, #44]	; (8001f64 <TIM_Base_SetConfig+0xe4>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d103      	bne.n	8001f42 <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	691a      	ldr	r2, [r3, #16]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	615a      	str	r2, [r3, #20]
}
 8001f48:	46c0      	nop			; (mov r8, r8)
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	b004      	add	sp, #16
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	40012c00 	.word	0x40012c00
 8001f54:	40000400 	.word	0x40000400
 8001f58:	40002000 	.word	0x40002000
 8001f5c:	40014000 	.word	0x40014000
 8001f60:	40014400 	.word	0x40014400
 8001f64:	40014800 	.word	0x40014800
 8001f68:	fffffcff 	.word	0xfffffcff

08001f6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001f74:	46c0      	nop			; (mov r8, r8)
 8001f76:	46bd      	mov	sp, r7
 8001f78:	b002      	add	sp, #8
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001f84:	46c0      	nop			; (mov r8, r8)
 8001f86:	46bd      	mov	sp, r7
 8001f88:	b002      	add	sp, #8
 8001f8a:	bd80      	pop	{r7, pc}

08001f8c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e044      	b.n	8002028 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d107      	bne.n	8001fb6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2270      	movs	r2, #112	; 0x70
 8001faa:	2100      	movs	r1, #0
 8001fac:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	0018      	movs	r0, r3
 8001fb2:	f7fe fbeb 	bl	800078c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2224      	movs	r2, #36	; 0x24
 8001fba:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	438a      	bics	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	0018      	movs	r0, r3
 8001fd0:	f000 f830 	bl	8002034 <UART_SetConfig>
 8001fd4:	0003      	movs	r3, r0
 8001fd6:	2b01      	cmp	r3, #1
 8001fd8:	d101      	bne.n	8001fde <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e024      	b.n	8002028 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f000 f9a9 	bl	8002340 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	685a      	ldr	r2, [r3, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	490d      	ldr	r1, [pc, #52]	; (8002030 <HAL_UART_Init+0xa4>)
 8001ffa:	400a      	ands	r2, r1
 8001ffc:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2108      	movs	r1, #8
 800200a:	438a      	bics	r2, r1
 800200c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	2101      	movs	r1, #1
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	0018      	movs	r0, r3
 8002022:	f000 fa41 	bl	80024a8 <UART_CheckIdleState>
 8002026:	0003      	movs	r3, r0
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b002      	add	sp, #8
 800202e:	bd80      	pop	{r7, pc}
 8002030:	fffff7ff 	.word	0xfffff7ff

08002034 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800203c:	2300      	movs	r3, #0
 800203e:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8002040:	2317      	movs	r3, #23
 8002042:	18fb      	adds	r3, r7, r3
 8002044:	2200      	movs	r2, #0
 8002046:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	689a      	ldr	r2, [r3, #8]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	431a      	orrs	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	431a      	orrs	r2, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	4313      	orrs	r3, r2
 800205e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4aad      	ldr	r2, [pc, #692]	; (800231c <UART_SetConfig+0x2e8>)
 8002068:	4013      	ands	r3, r2
 800206a:	0019      	movs	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	693a      	ldr	r2, [r7, #16]
 8002072:	430a      	orrs	r2, r1
 8002074:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	4aa8      	ldr	r2, [pc, #672]	; (8002320 <UART_SetConfig+0x2ec>)
 800207e:	4013      	ands	r3, r2
 8002080:	0019      	movs	r1, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	68da      	ldr	r2, [r3, #12]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6a1b      	ldr	r3, [r3, #32]
 8002098:	693a      	ldr	r2, [r7, #16]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	4a9f      	ldr	r2, [pc, #636]	; (8002324 <UART_SetConfig+0x2f0>)
 80020a6:	4013      	ands	r3, r2
 80020a8:	0019      	movs	r1, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	693a      	ldr	r2, [r7, #16]
 80020b0:	430a      	orrs	r2, r1
 80020b2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a9b      	ldr	r2, [pc, #620]	; (8002328 <UART_SetConfig+0x2f4>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	d125      	bne.n	800210a <UART_SetConfig+0xd6>
 80020be:	4b9b      	ldr	r3, [pc, #620]	; (800232c <UART_SetConfig+0x2f8>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	2203      	movs	r2, #3
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d00f      	beq.n	80020ea <UART_SetConfig+0xb6>
 80020ca:	d304      	bcc.n	80020d6 <UART_SetConfig+0xa2>
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d011      	beq.n	80020f4 <UART_SetConfig+0xc0>
 80020d0:	2b03      	cmp	r3, #3
 80020d2:	d005      	beq.n	80020e0 <UART_SetConfig+0xac>
 80020d4:	e013      	b.n	80020fe <UART_SetConfig+0xca>
 80020d6:	231f      	movs	r3, #31
 80020d8:	18fb      	adds	r3, r7, r3
 80020da:	2200      	movs	r2, #0
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	e022      	b.n	8002126 <UART_SetConfig+0xf2>
 80020e0:	231f      	movs	r3, #31
 80020e2:	18fb      	adds	r3, r7, r3
 80020e4:	2202      	movs	r2, #2
 80020e6:	701a      	strb	r2, [r3, #0]
 80020e8:	e01d      	b.n	8002126 <UART_SetConfig+0xf2>
 80020ea:	231f      	movs	r3, #31
 80020ec:	18fb      	adds	r3, r7, r3
 80020ee:	2204      	movs	r2, #4
 80020f0:	701a      	strb	r2, [r3, #0]
 80020f2:	e018      	b.n	8002126 <UART_SetConfig+0xf2>
 80020f4:	231f      	movs	r3, #31
 80020f6:	18fb      	adds	r3, r7, r3
 80020f8:	2208      	movs	r2, #8
 80020fa:	701a      	strb	r2, [r3, #0]
 80020fc:	e013      	b.n	8002126 <UART_SetConfig+0xf2>
 80020fe:	231f      	movs	r3, #31
 8002100:	18fb      	adds	r3, r7, r3
 8002102:	2210      	movs	r2, #16
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	46c0      	nop			; (mov r8, r8)
 8002108:	e00d      	b.n	8002126 <UART_SetConfig+0xf2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a88      	ldr	r2, [pc, #544]	; (8002330 <UART_SetConfig+0x2fc>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d104      	bne.n	800211e <UART_SetConfig+0xea>
 8002114:	231f      	movs	r3, #31
 8002116:	18fb      	adds	r3, r7, r3
 8002118:	2200      	movs	r2, #0
 800211a:	701a      	strb	r2, [r3, #0]
 800211c:	e003      	b.n	8002126 <UART_SetConfig+0xf2>
 800211e:	231f      	movs	r3, #31
 8002120:	18fb      	adds	r3, r7, r3
 8002122:	2210      	movs	r2, #16
 8002124:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69da      	ldr	r2, [r3, #28]
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	429a      	cmp	r2, r3
 8002130:	d000      	beq.n	8002134 <UART_SetConfig+0x100>
 8002132:	e07d      	b.n	8002230 <UART_SetConfig+0x1fc>
  {
    switch (clocksource)
 8002134:	231f      	movs	r3, #31
 8002136:	18fb      	adds	r3, r7, r3
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b02      	cmp	r3, #2
 800213c:	d01c      	beq.n	8002178 <UART_SetConfig+0x144>
 800213e:	dc02      	bgt.n	8002146 <UART_SetConfig+0x112>
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <UART_SetConfig+0x11c>
 8002144:	e04b      	b.n	80021de <UART_SetConfig+0x1aa>
 8002146:	2b04      	cmp	r3, #4
 8002148:	d025      	beq.n	8002196 <UART_SetConfig+0x162>
 800214a:	2b08      	cmp	r3, #8
 800214c:	d037      	beq.n	80021be <UART_SetConfig+0x18a>
 800214e:	e046      	b.n	80021de <UART_SetConfig+0x1aa>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002150:	f7ff fbfc 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 8002154:	0003      	movs	r3, r0
 8002156:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	005a      	lsls	r2, r3, #1
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	085b      	lsrs	r3, r3, #1
 8002162:	18d2      	adds	r2, r2, r3
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	0019      	movs	r1, r3
 800216a:	0010      	movs	r0, r2
 800216c:	f7fd ffcc 	bl	8000108 <__udivsi3>
 8002170:	0003      	movs	r3, r0
 8002172:	b29b      	uxth	r3, r3
 8002174:	61bb      	str	r3, [r7, #24]
        break;
 8002176:	e037      	b.n	80021e8 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	085b      	lsrs	r3, r3, #1
 800217e:	4a6d      	ldr	r2, [pc, #436]	; (8002334 <UART_SetConfig+0x300>)
 8002180:	189a      	adds	r2, r3, r2
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	0019      	movs	r1, r3
 8002188:	0010      	movs	r0, r2
 800218a:	f7fd ffbd 	bl	8000108 <__udivsi3>
 800218e:	0003      	movs	r3, r0
 8002190:	b29b      	uxth	r3, r3
 8002192:	61bb      	str	r3, [r7, #24]
        break;
 8002194:	e028      	b.n	80021e8 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002196:	f7ff fb6b 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 800219a:	0003      	movs	r3, r0
 800219c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	005a      	lsls	r2, r3, #1
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	085b      	lsrs	r3, r3, #1
 80021a8:	18d2      	adds	r2, r2, r3
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	0019      	movs	r1, r3
 80021b0:	0010      	movs	r0, r2
 80021b2:	f7fd ffa9 	bl	8000108 <__udivsi3>
 80021b6:	0003      	movs	r3, r0
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	61bb      	str	r3, [r7, #24]
        break;
 80021bc:	e014      	b.n	80021e8 <UART_SetConfig+0x1b4>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	085b      	lsrs	r3, r3, #1
 80021c4:	2280      	movs	r2, #128	; 0x80
 80021c6:	0252      	lsls	r2, r2, #9
 80021c8:	189a      	adds	r2, r3, r2
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	0019      	movs	r1, r3
 80021d0:	0010      	movs	r0, r2
 80021d2:	f7fd ff99 	bl	8000108 <__udivsi3>
 80021d6:	0003      	movs	r3, r0
 80021d8:	b29b      	uxth	r3, r3
 80021da:	61bb      	str	r3, [r7, #24]
        break;
 80021dc:	e004      	b.n	80021e8 <UART_SetConfig+0x1b4>
      default:
        ret = HAL_ERROR;
 80021de:	2317      	movs	r3, #23
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2201      	movs	r2, #1
 80021e4:	701a      	strb	r2, [r3, #0]
        break;
 80021e6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	2b0f      	cmp	r3, #15
 80021ec:	d91b      	bls.n	8002226 <UART_SetConfig+0x1f2>
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	4a51      	ldr	r2, [pc, #324]	; (8002338 <UART_SetConfig+0x304>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d817      	bhi.n	8002226 <UART_SetConfig+0x1f2>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	200a      	movs	r0, #10
 80021fc:	183b      	adds	r3, r7, r0
 80021fe:	210f      	movs	r1, #15
 8002200:	438a      	bics	r2, r1
 8002202:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	085b      	lsrs	r3, r3, #1
 8002208:	b29b      	uxth	r3, r3
 800220a:	2207      	movs	r2, #7
 800220c:	4013      	ands	r3, r2
 800220e:	b299      	uxth	r1, r3
 8002210:	183b      	adds	r3, r7, r0
 8002212:	183a      	adds	r2, r7, r0
 8002214:	8812      	ldrh	r2, [r2, #0]
 8002216:	430a      	orrs	r2, r1
 8002218:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	183a      	adds	r2, r7, r0
 8002220:	8812      	ldrh	r2, [r2, #0]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	e06c      	b.n	8002300 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 8002226:	2317      	movs	r3, #23
 8002228:	18fb      	adds	r3, r7, r3
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
 800222e:	e067      	b.n	8002300 <UART_SetConfig+0x2cc>
    }
  }
  else
  {
    switch (clocksource)
 8002230:	231f      	movs	r3, #31
 8002232:	18fb      	adds	r3, r7, r3
 8002234:	781b      	ldrb	r3, [r3, #0]
 8002236:	2b02      	cmp	r3, #2
 8002238:	d01b      	beq.n	8002272 <UART_SetConfig+0x23e>
 800223a:	dc02      	bgt.n	8002242 <UART_SetConfig+0x20e>
 800223c:	2b00      	cmp	r3, #0
 800223e:	d005      	beq.n	800224c <UART_SetConfig+0x218>
 8002240:	e049      	b.n	80022d6 <UART_SetConfig+0x2a2>
 8002242:	2b04      	cmp	r3, #4
 8002244:	d024      	beq.n	8002290 <UART_SetConfig+0x25c>
 8002246:	2b08      	cmp	r3, #8
 8002248:	d035      	beq.n	80022b6 <UART_SetConfig+0x282>
 800224a:	e044      	b.n	80022d6 <UART_SetConfig+0x2a2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800224c:	f7ff fb7e 	bl	800194c <HAL_RCC_GetPCLK1Freq>
 8002250:	0003      	movs	r3, r0
 8002252:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	085a      	lsrs	r2, r3, #1
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	18d2      	adds	r2, r2, r3
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	0019      	movs	r1, r3
 8002264:	0010      	movs	r0, r2
 8002266:	f7fd ff4f 	bl	8000108 <__udivsi3>
 800226a:	0003      	movs	r3, r0
 800226c:	b29b      	uxth	r3, r3
 800226e:	61bb      	str	r3, [r7, #24]
        break;
 8002270:	e036      	b.n	80022e0 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	085b      	lsrs	r3, r3, #1
 8002278:	4a30      	ldr	r2, [pc, #192]	; (800233c <UART_SetConfig+0x308>)
 800227a:	189a      	adds	r2, r3, r2
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	0019      	movs	r1, r3
 8002282:	0010      	movs	r0, r2
 8002284:	f7fd ff40 	bl	8000108 <__udivsi3>
 8002288:	0003      	movs	r3, r0
 800228a:	b29b      	uxth	r3, r3
 800228c:	61bb      	str	r3, [r7, #24]
        break;
 800228e:	e027      	b.n	80022e0 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002290:	f7ff faee 	bl	8001870 <HAL_RCC_GetSysClockFreq>
 8002294:	0003      	movs	r3, r0
 8002296:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	085a      	lsrs	r2, r3, #1
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	18d2      	adds	r2, r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	685b      	ldr	r3, [r3, #4]
 80022a6:	0019      	movs	r1, r3
 80022a8:	0010      	movs	r0, r2
 80022aa:	f7fd ff2d 	bl	8000108 <__udivsi3>
 80022ae:	0003      	movs	r3, r0
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	61bb      	str	r3, [r7, #24]
        break;
 80022b4:	e014      	b.n	80022e0 <UART_SetConfig+0x2ac>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	085b      	lsrs	r3, r3, #1
 80022bc:	2280      	movs	r2, #128	; 0x80
 80022be:	0212      	lsls	r2, r2, #8
 80022c0:	189a      	adds	r2, r3, r2
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	0019      	movs	r1, r3
 80022c8:	0010      	movs	r0, r2
 80022ca:	f7fd ff1d 	bl	8000108 <__udivsi3>
 80022ce:	0003      	movs	r3, r0
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	61bb      	str	r3, [r7, #24]
        break;
 80022d4:	e004      	b.n	80022e0 <UART_SetConfig+0x2ac>
      default:
        ret = HAL_ERROR;
 80022d6:	2317      	movs	r3, #23
 80022d8:	18fb      	adds	r3, r7, r3
 80022da:	2201      	movs	r2, #1
 80022dc:	701a      	strb	r2, [r3, #0]
        break;
 80022de:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	d908      	bls.n	80022f8 <UART_SetConfig+0x2c4>
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	4a13      	ldr	r2, [pc, #76]	; (8002338 <UART_SetConfig+0x304>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d804      	bhi.n	80022f8 <UART_SetConfig+0x2c4>
    {
      huart->Instance->BRR = usartdiv;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	60da      	str	r2, [r3, #12]
 80022f6:	e003      	b.n	8002300 <UART_SetConfig+0x2cc>
    }
    else
    {
      ret = HAL_ERROR;
 80022f8:	2317      	movs	r3, #23
 80022fa:	18fb      	adds	r3, r7, r3
 80022fc:	2201      	movs	r2, #1
 80022fe:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2200      	movs	r2, #0
 8002304:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800230c:	2317      	movs	r3, #23
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	781b      	ldrb	r3, [r3, #0]
}
 8002312:	0018      	movs	r0, r3
 8002314:	46bd      	mov	sp, r7
 8002316:	b008      	add	sp, #32
 8002318:	bd80      	pop	{r7, pc}
 800231a:	46c0      	nop			; (mov r8, r8)
 800231c:	ffff69f3 	.word	0xffff69f3
 8002320:	ffffcfff 	.word	0xffffcfff
 8002324:	fffff4ff 	.word	0xfffff4ff
 8002328:	40013800 	.word	0x40013800
 800232c:	40021000 	.word	0x40021000
 8002330:	40004400 	.word	0x40004400
 8002334:	00f42400 	.word	0x00f42400
 8002338:	0000ffff 	.word	0x0000ffff
 800233c:	007a1200 	.word	0x007a1200

08002340 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800234c:	2201      	movs	r2, #1
 800234e:	4013      	ands	r3, r2
 8002350:	d00b      	beq.n	800236a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a4a      	ldr	r2, [pc, #296]	; (8002484 <UART_AdvFeatureConfig+0x144>)
 800235a:	4013      	ands	r3, r2
 800235c:	0019      	movs	r1, r3
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	430a      	orrs	r2, r1
 8002368:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800236e:	2202      	movs	r2, #2
 8002370:	4013      	ands	r3, r2
 8002372:	d00b      	beq.n	800238c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	4a43      	ldr	r2, [pc, #268]	; (8002488 <UART_AdvFeatureConfig+0x148>)
 800237c:	4013      	ands	r3, r2
 800237e:	0019      	movs	r1, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	430a      	orrs	r2, r1
 800238a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	2204      	movs	r2, #4
 8002392:	4013      	ands	r3, r2
 8002394:	d00b      	beq.n	80023ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	4a3b      	ldr	r2, [pc, #236]	; (800248c <UART_AdvFeatureConfig+0x14c>)
 800239e:	4013      	ands	r3, r2
 80023a0:	0019      	movs	r1, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	430a      	orrs	r2, r1
 80023ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	2208      	movs	r2, #8
 80023b4:	4013      	ands	r3, r2
 80023b6:	d00b      	beq.n	80023d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	4a34      	ldr	r2, [pc, #208]	; (8002490 <UART_AdvFeatureConfig+0x150>)
 80023c0:	4013      	ands	r3, r2
 80023c2:	0019      	movs	r1, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023d4:	2210      	movs	r2, #16
 80023d6:	4013      	ands	r3, r2
 80023d8:	d00b      	beq.n	80023f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	4a2c      	ldr	r2, [pc, #176]	; (8002494 <UART_AdvFeatureConfig+0x154>)
 80023e2:	4013      	ands	r3, r2
 80023e4:	0019      	movs	r1, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	430a      	orrs	r2, r1
 80023f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f6:	2220      	movs	r2, #32
 80023f8:	4013      	ands	r3, r2
 80023fa:	d00b      	beq.n	8002414 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	4a25      	ldr	r2, [pc, #148]	; (8002498 <UART_AdvFeatureConfig+0x158>)
 8002404:	4013      	ands	r3, r2
 8002406:	0019      	movs	r1, r3
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	430a      	orrs	r2, r1
 8002412:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002418:	2240      	movs	r2, #64	; 0x40
 800241a:	4013      	ands	r3, r2
 800241c:	d01d      	beq.n	800245a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a1d      	ldr	r2, [pc, #116]	; (800249c <UART_AdvFeatureConfig+0x15c>)
 8002426:	4013      	ands	r3, r2
 8002428:	0019      	movs	r1, r3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800243a:	2380      	movs	r3, #128	; 0x80
 800243c:	035b      	lsls	r3, r3, #13
 800243e:	429a      	cmp	r2, r3
 8002440:	d10b      	bne.n	800245a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	4a15      	ldr	r2, [pc, #84]	; (80024a0 <UART_AdvFeatureConfig+0x160>)
 800244a:	4013      	ands	r3, r2
 800244c:	0019      	movs	r1, r3
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245e:	2280      	movs	r2, #128	; 0x80
 8002460:	4013      	ands	r3, r2
 8002462:	d00b      	beq.n	800247c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	4a0e      	ldr	r2, [pc, #56]	; (80024a4 <UART_AdvFeatureConfig+0x164>)
 800246c:	4013      	ands	r3, r2
 800246e:	0019      	movs	r1, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	605a      	str	r2, [r3, #4]
  }
}
 800247c:	46c0      	nop			; (mov r8, r8)
 800247e:	46bd      	mov	sp, r7
 8002480:	b002      	add	sp, #8
 8002482:	bd80      	pop	{r7, pc}
 8002484:	fffdffff 	.word	0xfffdffff
 8002488:	fffeffff 	.word	0xfffeffff
 800248c:	fffbffff 	.word	0xfffbffff
 8002490:	ffff7fff 	.word	0xffff7fff
 8002494:	ffffefff 	.word	0xffffefff
 8002498:	ffffdfff 	.word	0xffffdfff
 800249c:	ffefffff 	.word	0xffefffff
 80024a0:	ff9fffff 	.word	0xff9fffff
 80024a4:	fff7ffff 	.word	0xfff7ffff

080024a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af02      	add	r7, sp, #8
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2200      	movs	r2, #0
 80024b4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80024b6:	f7fe fa7d 	bl	80009b4 <HAL_GetTick>
 80024ba:	0003      	movs	r3, r0
 80024bc:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2208      	movs	r2, #8
 80024c6:	4013      	ands	r3, r2
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d10d      	bne.n	80024e8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024cc:	68fa      	ldr	r2, [r7, #12]
 80024ce:	2380      	movs	r3, #128	; 0x80
 80024d0:	0399      	lsls	r1, r3, #14
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	4b16      	ldr	r3, [pc, #88]	; (8002530 <UART_CheckIdleState+0x88>)
 80024d6:	9300      	str	r3, [sp, #0]
 80024d8:	0013      	movs	r3, r2
 80024da:	2200      	movs	r2, #0
 80024dc:	f000 f82a 	bl	8002534 <UART_WaitOnFlagUntilTimeout>
 80024e0:	1e03      	subs	r3, r0, #0
 80024e2:	d001      	beq.n	80024e8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80024e4:	2303      	movs	r3, #3
 80024e6:	e01f      	b.n	8002528 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2204      	movs	r2, #4
 80024f0:	4013      	ands	r3, r2
 80024f2:	2b04      	cmp	r3, #4
 80024f4:	d10d      	bne.n	8002512 <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80024f6:	68fa      	ldr	r2, [r7, #12]
 80024f8:	2380      	movs	r3, #128	; 0x80
 80024fa:	03d9      	lsls	r1, r3, #15
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	4b0c      	ldr	r3, [pc, #48]	; (8002530 <UART_CheckIdleState+0x88>)
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	0013      	movs	r3, r2
 8002504:	2200      	movs	r2, #0
 8002506:	f000 f815 	bl	8002534 <UART_WaitOnFlagUntilTimeout>
 800250a:	1e03      	subs	r3, r0, #0
 800250c:	d001      	beq.n	8002512 <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800250e:	2303      	movs	r3, #3
 8002510:	e00a      	b.n	8002528 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	2220      	movs	r2, #32
 8002516:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2220      	movs	r2, #32
 800251c:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2270      	movs	r2, #112	; 0x70
 8002522:	2100      	movs	r1, #0
 8002524:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	0018      	movs	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	b004      	add	sp, #16
 800252e:	bd80      	pop	{r7, pc}
 8002530:	01ffffff 	.word	0x01ffffff

08002534 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	60f8      	str	r0, [r7, #12]
 800253c:	60b9      	str	r1, [r7, #8]
 800253e:	603b      	str	r3, [r7, #0]
 8002540:	1dfb      	adds	r3, r7, #7
 8002542:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002544:	e05d      	b.n	8002602 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	3301      	adds	r3, #1
 800254a:	d05a      	beq.n	8002602 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800254c:	f7fe fa32 	bl	80009b4 <HAL_GetTick>
 8002550:	0002      	movs	r2, r0
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	429a      	cmp	r2, r3
 800255a:	d302      	bcc.n	8002562 <UART_WaitOnFlagUntilTimeout+0x2e>
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d11b      	bne.n	800259a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	681a      	ldr	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	492f      	ldr	r1, [pc, #188]	; (800262c <UART_WaitOnFlagUntilTimeout+0xf8>)
 800256e:	400a      	ands	r2, r1
 8002570:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	689a      	ldr	r2, [r3, #8]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2101      	movs	r1, #1
 800257e:	438a      	bics	r2, r1
 8002580:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2220      	movs	r2, #32
 8002586:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2220      	movs	r2, #32
 800258c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2270      	movs	r2, #112	; 0x70
 8002592:	2100      	movs	r1, #0
 8002594:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002596:	2303      	movs	r3, #3
 8002598:	e043      	b.n	8002622 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2204      	movs	r2, #4
 80025a2:	4013      	ands	r3, r2
 80025a4:	d02d      	beq.n	8002602 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	69da      	ldr	r2, [r3, #28]
 80025ac:	2380      	movs	r3, #128	; 0x80
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	401a      	ands	r2, r3
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	011b      	lsls	r3, r3, #4
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d123      	bne.n	8002602 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2280      	movs	r2, #128	; 0x80
 80025c0:	0112      	lsls	r2, r2, #4
 80025c2:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4917      	ldr	r1, [pc, #92]	; (800262c <UART_WaitOnFlagUntilTimeout+0xf8>)
 80025d0:	400a      	ands	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	2101      	movs	r1, #1
 80025e0:	438a      	bics	r2, r1
 80025e2:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	2220      	movs	r2, #32
 80025e8:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2220      	movs	r2, #32
 80025ee:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2220      	movs	r2, #32
 80025f4:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2270      	movs	r2, #112	; 0x70
 80025fa:	2100      	movs	r1, #0
 80025fc:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e00f      	b.n	8002622 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	68ba      	ldr	r2, [r7, #8]
 800260a:	4013      	ands	r3, r2
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	425a      	negs	r2, r3
 8002612:	4153      	adcs	r3, r2
 8002614:	b2db      	uxtb	r3, r3
 8002616:	001a      	movs	r2, r3
 8002618:	1dfb      	adds	r3, r7, #7
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	429a      	cmp	r2, r3
 800261e:	d092      	beq.n	8002546 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002620:	2300      	movs	r3, #0
}
 8002622:	0018      	movs	r0, r3
 8002624:	46bd      	mov	sp, r7
 8002626:	b004      	add	sp, #16
 8002628:	bd80      	pop	{r7, pc}
 800262a:	46c0      	nop			; (mov r8, r8)
 800262c:	fffffe5f 	.word	0xfffffe5f

08002630 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	0002      	movs	r2, r0
 8002638:	1dbb      	adds	r3, r7, #6
 800263a:	801a      	strh	r2, [r3, #0]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800263c:	2300      	movs	r3, #0
 800263e:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002640:	1dbb      	adds	r3, r7, #6
 8002642:	2200      	movs	r2, #0
 8002644:	5e9b      	ldrsh	r3, [r3, r2]
 8002646:	2b84      	cmp	r3, #132	; 0x84
 8002648:	d006      	beq.n	8002658 <makeFreeRtosPriority+0x28>
    fpriority += (priority - osPriorityIdle);
 800264a:	1dbb      	adds	r3, r7, #6
 800264c:	2200      	movs	r2, #0
 800264e:	5e9a      	ldrsh	r2, [r3, r2]
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	18d3      	adds	r3, r2, r3
 8002654:	3303      	adds	r3, #3
 8002656:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002658:	68fb      	ldr	r3, [r7, #12]
}
 800265a:	0018      	movs	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	b004      	add	sp, #16
 8002660:	bd80      	pop	{r7, pc}

08002662 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002666:	f000 fe57 	bl	8003318 <vTaskStartScheduler>
  
  return osOK;
 800266a:	2300      	movs	r3, #0
}
 800266c:	0018      	movs	r0, r3
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002672:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002674:	b089      	sub	sp, #36	; 0x24
 8002676:	af04      	add	r7, sp, #16
 8002678:	6078      	str	r0, [r7, #4]
 800267a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	695b      	ldr	r3, [r3, #20]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d020      	beq.n	80026c6 <osThreadCreate+0x54>
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	699b      	ldr	r3, [r3, #24]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d01c      	beq.n	80026c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685c      	ldr	r4, [r3, #4]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681d      	ldr	r5, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	691e      	ldr	r6, [r3, #16]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2208      	movs	r2, #8
 800269c:	5e9b      	ldrsh	r3, [r3, r2]
 800269e:	0018      	movs	r0, r3
 80026a0:	f7ff ffc6 	bl	8002630 <makeFreeRtosPriority>
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	695a      	ldr	r2, [r3, #20]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	699b      	ldr	r3, [r3, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80026ac:	6839      	ldr	r1, [r7, #0]
 80026ae:	9302      	str	r3, [sp, #8]
 80026b0:	9201      	str	r2, [sp, #4]
 80026b2:	9000      	str	r0, [sp, #0]
 80026b4:	000b      	movs	r3, r1
 80026b6:	0032      	movs	r2, r6
 80026b8:	0029      	movs	r1, r5
 80026ba:	0020      	movs	r0, r4
 80026bc:	f000 fc99 	bl	8002ff2 <xTaskCreateStatic>
 80026c0:	0003      	movs	r3, r0
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	e01d      	b.n	8002702 <osThreadCreate+0x90>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685c      	ldr	r4, [r3, #4]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80026d2:	b29e      	uxth	r6, r3
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2208      	movs	r2, #8
 80026d8:	5e9b      	ldrsh	r3, [r3, r2]
 80026da:	0018      	movs	r0, r3
 80026dc:	f7ff ffa8 	bl	8002630 <makeFreeRtosPriority>
 80026e0:	0001      	movs	r1, r0
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	230c      	movs	r3, #12
 80026e6:	18fb      	adds	r3, r7, r3
 80026e8:	9301      	str	r3, [sp, #4]
 80026ea:	9100      	str	r1, [sp, #0]
 80026ec:	0013      	movs	r3, r2
 80026ee:	0032      	movs	r2, r6
 80026f0:	0029      	movs	r1, r5
 80026f2:	0020      	movs	r0, r4
 80026f4:	f000 fcc0 	bl	8003078 <xTaskCreate>
 80026f8:	0003      	movs	r3, r0
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d001      	beq.n	8002702 <osThreadCreate+0x90>
              &handle) != pdPASS)  {
      return NULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	e000      	b.n	8002704 <osThreadCreate+0x92>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8002702:	68fb      	ldr	r3, [r7, #12]
}
 8002704:	0018      	movs	r0, r3
 8002706:	46bd      	mov	sp, r7
 8002708:	b005      	add	sp, #20
 800270a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800270c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d001      	beq.n	8002722 <osDelay+0x16>
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	e000      	b.n	8002724 <osDelay+0x18>
 8002722:	2301      	movs	r3, #1
 8002724:	0018      	movs	r0, r3
 8002726:	f000 fdd1 	bl	80032cc <vTaskDelay>
  
  return osOK;
 800272a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800272c:	0018      	movs	r0, r3
 800272e:	46bd      	mov	sp, r7
 8002730:	b004      	add	sp, #16
 8002732:	bd80      	pop	{r7, pc}

08002734 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8002734:	b590      	push	{r4, r7, lr}
 8002736:	b085      	sub	sp, #20
 8002738:	af02      	add	r7, sp, #8
 800273a:	6078      	str	r0, [r7, #4]
 800273c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d012      	beq.n	800276c <osMessageCreate+0x38>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00e      	beq.n	800276c <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6818      	ldr	r0, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6859      	ldr	r1, [r3, #4]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	689a      	ldr	r2, [r3, #8]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	68dc      	ldr	r4, [r3, #12]
 800275e:	2300      	movs	r3, #0
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	0023      	movs	r3, r4
 8002764:	f000 f90c 	bl	8002980 <xQueueGenericCreateStatic>
 8002768:	0003      	movs	r3, r0
 800276a:	e008      	b.n	800277e <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	0019      	movs	r1, r3
 8002778:	f000 f94d 	bl	8002a16 <xQueueGenericCreate>
 800277c:	0003      	movs	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800277e:	0018      	movs	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	b003      	add	sp, #12
 8002784:	bd90      	pop	{r4, r7, pc}

08002786 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b082      	sub	sp, #8
 800278a:	af00      	add	r7, sp, #0
 800278c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3308      	adds	r3, #8
 8002792:	001a      	movs	r2, r3
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	4252      	negs	r2, r2
 800279e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	3308      	adds	r3, #8
 80027a4:	001a      	movs	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	3308      	adds	r3, #8
 80027ae:	001a      	movs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80027ba:	46c0      	nop			; (mov r8, r8)
 80027bc:	46bd      	mov	sp, r7
 80027be:	b002      	add	sp, #8
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	b082      	sub	sp, #8
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80027d0:	46c0      	nop			; (mov r8, r8)
 80027d2:	46bd      	mov	sp, r7
 80027d4:	b002      	add	sp, #8
 80027d6:	bd80      	pop	{r7, pc}

080027d8 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	68fa      	ldr	r2, [r7, #12]
 80027ec:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	689a      	ldr	r2, [r3, #8]
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	683a      	ldr	r2, [r7, #0]
 80027fc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	683a      	ldr	r2, [r7, #0]
 8002802:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	1c5a      	adds	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	601a      	str	r2, [r3, #0]
}
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	46bd      	mov	sp, r7
 8002818:	b004      	add	sp, #16
 800281a:	bd80      	pop	{r7, pc}

0800281c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	3301      	adds	r3, #1
 8002830:	d103      	bne.n	800283a <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	691b      	ldr	r3, [r3, #16]
 8002836:	60fb      	str	r3, [r7, #12]
 8002838:	e00c      	b.n	8002854 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3308      	adds	r3, #8
 800283e:	60fb      	str	r3, [r7, #12]
 8002840:	e002      	b.n	8002848 <vListInsert+0x2c>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	60fb      	str	r3, [r7, #12]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	68ba      	ldr	r2, [r7, #8]
 8002850:	429a      	cmp	r2, r3
 8002852:	d2f6      	bcs.n	8002842 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	683a      	ldr	r2, [r7, #0]
 8002862:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	683a      	ldr	r2, [r7, #0]
 800286e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	1c5a      	adds	r2, r3, #1
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	601a      	str	r2, [r3, #0]
}
 8002880:	46c0      	nop			; (mov r8, r8)
 8002882:	46bd      	mov	sp, r7
 8002884:	b004      	add	sp, #16
 8002886:	bd80      	pop	{r7, pc}

08002888 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	6892      	ldr	r2, [r2, #8]
 800289e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	687a      	ldr	r2, [r7, #4]
 80028a6:	6852      	ldr	r2, [r2, #4]
 80028a8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	685b      	ldr	r3, [r3, #4]
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	d103      	bne.n	80028bc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2200      	movs	r2, #0
 80028c0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	1e5a      	subs	r2, r3, #1
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
}
 80028d0:	0018      	movs	r0, r3
 80028d2:	46bd      	mov	sp, r7
 80028d4:	b004      	add	sp, #16
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d101      	bne.n	80028f0 <xQueueGenericReset+0x18>
 80028ec:	b672      	cpsid	i
 80028ee:	e7fe      	b.n	80028ee <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80028f0:	f001 fa16 	bl	8003d20 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	434b      	muls	r3, r1
 8002902:	18d2      	adds	r2, r2, r3
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800291e:	1e59      	subs	r1, r3, #1
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002924:	434b      	muls	r3, r1
 8002926:	18d2      	adds	r2, r2, r3
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	2244      	movs	r2, #68	; 0x44
 8002930:	21ff      	movs	r1, #255	; 0xff
 8002932:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	2245      	movs	r2, #69	; 0x45
 8002938:	21ff      	movs	r1, #255	; 0xff
 800293a:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10d      	bne.n	800295e <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	2b00      	cmp	r3, #0
 8002948:	d013      	beq.n	8002972 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	3310      	adds	r3, #16
 800294e:	0018      	movs	r0, r3
 8002950:	f000 feec 	bl	800372c <xTaskRemoveFromEventList>
 8002954:	1e03      	subs	r3, r0, #0
 8002956:	d00c      	beq.n	8002972 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002958:	f001 f9d2 	bl	8003d00 <vPortYield>
 800295c:	e009      	b.n	8002972 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	3310      	adds	r3, #16
 8002962:	0018      	movs	r0, r3
 8002964:	f7ff ff0f 	bl	8002786 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	3324      	adds	r3, #36	; 0x24
 800296c:	0018      	movs	r0, r3
 800296e:	f7ff ff0a 	bl	8002786 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002972:	f001 f9e7 	bl	8003d44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002976:	2301      	movs	r3, #1
}
 8002978:	0018      	movs	r0, r3
 800297a:	46bd      	mov	sp, r7
 800297c:	b004      	add	sp, #16
 800297e:	bd80      	pop	{r7, pc}

08002980 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002980:	b590      	push	{r4, r7, lr}
 8002982:	b089      	sub	sp, #36	; 0x24
 8002984:	af02      	add	r7, sp, #8
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	607a      	str	r2, [r7, #4]
 800298c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <xQueueGenericCreateStatic+0x18>
 8002994:	b672      	cpsid	i
 8002996:	e7fe      	b.n	8002996 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d101      	bne.n	80029a2 <xQueueGenericCreateStatic+0x22>
 800299e:	b672      	cpsid	i
 80029a0:	e7fe      	b.n	80029a0 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d002      	beq.n	80029ae <xQueueGenericCreateStatic+0x2e>
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <xQueueGenericCreateStatic+0x32>
 80029ae:	2301      	movs	r3, #1
 80029b0:	e000      	b.n	80029b4 <xQueueGenericCreateStatic+0x34>
 80029b2:	2300      	movs	r3, #0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d101      	bne.n	80029bc <xQueueGenericCreateStatic+0x3c>
 80029b8:	b672      	cpsid	i
 80029ba:	e7fe      	b.n	80029ba <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d102      	bne.n	80029c8 <xQueueGenericCreateStatic+0x48>
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d101      	bne.n	80029cc <xQueueGenericCreateStatic+0x4c>
 80029c8:	2301      	movs	r3, #1
 80029ca:	e000      	b.n	80029ce <xQueueGenericCreateStatic+0x4e>
 80029cc:	2300      	movs	r3, #0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <xQueueGenericCreateStatic+0x56>
 80029d2:	b672      	cpsid	i
 80029d4:	e7fe      	b.n	80029d4 <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80029d6:	2348      	movs	r3, #72	; 0x48
 80029d8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	2b48      	cmp	r3, #72	; 0x48
 80029de:	d001      	beq.n	80029e4 <xQueueGenericCreateStatic+0x64>
 80029e0:	b672      	cpsid	i
 80029e2:	e7fe      	b.n	80029e2 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d00e      	beq.n	8002a0c <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	2246      	movs	r2, #70	; 0x46
 80029f2:	2101      	movs	r1, #1
 80029f4:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80029f6:	2328      	movs	r3, #40	; 0x28
 80029f8:	18fb      	adds	r3, r7, r3
 80029fa:	781c      	ldrb	r4, [r3, #0]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	68b9      	ldr	r1, [r7, #8]
 8002a00:	68f8      	ldr	r0, [r7, #12]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	9300      	str	r3, [sp, #0]
 8002a06:	0023      	movs	r3, r4
 8002a08:	f000 f83b 	bl	8002a82 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002a0c:	697b      	ldr	r3, [r7, #20]
	}
 8002a0e:	0018      	movs	r0, r3
 8002a10:	46bd      	mov	sp, r7
 8002a12:	b007      	add	sp, #28
 8002a14:	bd90      	pop	{r4, r7, pc}

08002a16 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002a16:	b590      	push	{r4, r7, lr}
 8002a18:	b08b      	sub	sp, #44	; 0x2c
 8002a1a:	af02      	add	r7, sp, #8
 8002a1c:	60f8      	str	r0, [r7, #12]
 8002a1e:	60b9      	str	r1, [r7, #8]
 8002a20:	1dfb      	adds	r3, r7, #7
 8002a22:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <xQueueGenericCreate+0x18>
 8002a2a:	b672      	cpsid	i
 8002a2c:	e7fe      	b.n	8002a2c <xQueueGenericCreate+0x16>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d102      	bne.n	8002a3a <xQueueGenericCreate+0x24>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002a34:	2300      	movs	r3, #0
 8002a36:	61fb      	str	r3, [r7, #28]
 8002a38:	e003      	b.n	8002a42 <xQueueGenericCreate+0x2c>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	4353      	muls	r3, r2
 8002a40:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	3348      	adds	r3, #72	; 0x48
 8002a46:	0018      	movs	r0, r3
 8002a48:	f001 fa02 	bl	8003e50 <pvPortMalloc>
 8002a4c:	0003      	movs	r3, r0
 8002a4e:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d010      	beq.n	8002a78 <xQueueGenericCreate+0x62>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	3348      	adds	r3, #72	; 0x48
 8002a5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002a5c:	69bb      	ldr	r3, [r7, #24]
 8002a5e:	2246      	movs	r2, #70	; 0x46
 8002a60:	2100      	movs	r1, #0
 8002a62:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002a64:	1dfb      	adds	r3, r7, #7
 8002a66:	781c      	ldrb	r4, [r3, #0]
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	68b9      	ldr	r1, [r7, #8]
 8002a6c:	68f8      	ldr	r0, [r7, #12]
 8002a6e:	69bb      	ldr	r3, [r7, #24]
 8002a70:	9300      	str	r3, [sp, #0]
 8002a72:	0023      	movs	r3, r4
 8002a74:	f000 f805 	bl	8002a82 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8002a78:	69bb      	ldr	r3, [r7, #24]
	}
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	b009      	add	sp, #36	; 0x24
 8002a80:	bd90      	pop	{r4, r7, pc}

08002a82 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002a82:	b580      	push	{r7, lr}
 8002a84:	b084      	sub	sp, #16
 8002a86:	af00      	add	r7, sp, #0
 8002a88:	60f8      	str	r0, [r7, #12]
 8002a8a:	60b9      	str	r1, [r7, #8]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	001a      	movs	r2, r3
 8002a90:	1cfb      	adds	r3, r7, #3
 8002a92:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d103      	bne.n	8002aa2 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002a9a:	69bb      	ldr	r3, [r7, #24]
 8002a9c:	69ba      	ldr	r2, [r7, #24]
 8002a9e:	601a      	str	r2, [r3, #0]
 8002aa0:	e002      	b.n	8002aa8 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	2101      	movs	r1, #1
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f7ff ff0d 	bl	80028d8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002abe:	46c0      	nop			; (mov r8, r8)
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	b004      	add	sp, #16
 8002ac4:	bd80      	pop	{r7, pc}

08002ac6 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002ac6:	b580      	push	{r7, lr}
 8002ac8:	b08a      	sub	sp, #40	; 0x28
 8002aca:	af00      	add	r7, sp, #0
 8002acc:	60f8      	str	r0, [r7, #12]
 8002ace:	60b9      	str	r1, [r7, #8]
 8002ad0:	607a      	str	r2, [r7, #4]
 8002ad2:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8002adc:	6a3b      	ldr	r3, [r7, #32]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <xQueueGenericSend+0x20>
 8002ae2:	b672      	cpsid	i
 8002ae4:	e7fe      	b.n	8002ae4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d103      	bne.n	8002af4 <xQueueGenericSend+0x2e>
 8002aec:	6a3b      	ldr	r3, [r7, #32]
 8002aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d101      	bne.n	8002af8 <xQueueGenericSend+0x32>
 8002af4:	2301      	movs	r3, #1
 8002af6:	e000      	b.n	8002afa <xQueueGenericSend+0x34>
 8002af8:	2300      	movs	r3, #0
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d101      	bne.n	8002b02 <xQueueGenericSend+0x3c>
 8002afe:	b672      	cpsid	i
 8002b00:	e7fe      	b.n	8002b00 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d103      	bne.n	8002b10 <xQueueGenericSend+0x4a>
 8002b08:	6a3b      	ldr	r3, [r7, #32]
 8002b0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <xQueueGenericSend+0x4e>
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <xQueueGenericSend+0x50>
 8002b14:	2300      	movs	r3, #0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <xQueueGenericSend+0x58>
 8002b1a:	b672      	cpsid	i
 8002b1c:	e7fe      	b.n	8002b1c <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002b1e:	f000 ff9d 	bl	8003a5c <xTaskGetSchedulerState>
 8002b22:	1e03      	subs	r3, r0, #0
 8002b24:	d102      	bne.n	8002b2c <xQueueGenericSend+0x66>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <xQueueGenericSend+0x6a>
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e000      	b.n	8002b32 <xQueueGenericSend+0x6c>
 8002b30:	2300      	movs	r3, #0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d101      	bne.n	8002b3a <xQueueGenericSend+0x74>
 8002b36:	b672      	cpsid	i
 8002b38:	e7fe      	b.n	8002b38 <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002b3a:	f001 f8f1 	bl	8003d20 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002b3e:	6a3b      	ldr	r3, [r7, #32]
 8002b40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b42:	6a3b      	ldr	r3, [r7, #32]
 8002b44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d302      	bcc.n	8002b50 <xQueueGenericSend+0x8a>
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d11e      	bne.n	8002b8e <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	68b9      	ldr	r1, [r7, #8]
 8002b54:	6a3b      	ldr	r3, [r7, #32]
 8002b56:	0018      	movs	r0, r3
 8002b58:	f000 f92e 	bl	8002db8 <prvCopyDataToQueue>
 8002b5c:	0003      	movs	r3, r0
 8002b5e:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002b60:	6a3b      	ldr	r3, [r7, #32]
 8002b62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d009      	beq.n	8002b7c <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002b68:	6a3b      	ldr	r3, [r7, #32]
 8002b6a:	3324      	adds	r3, #36	; 0x24
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	f000 fddd 	bl	800372c <xTaskRemoveFromEventList>
 8002b72:	1e03      	subs	r3, r0, #0
 8002b74:	d007      	beq.n	8002b86 <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002b76:	f001 f8c3 	bl	8003d00 <vPortYield>
 8002b7a:	e004      	b.n	8002b86 <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d001      	beq.n	8002b86 <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002b82:	f001 f8bd 	bl	8003d00 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002b86:	f001 f8dd 	bl	8003d44 <vPortExitCritical>
				return pdPASS;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e05b      	b.n	8002c46 <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d103      	bne.n	8002b9c <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002b94:	f001 f8d6 	bl	8003d44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	e054      	b.n	8002c46 <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d106      	bne.n	8002bb0 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ba2:	2314      	movs	r3, #20
 8002ba4:	18fb      	adds	r3, r7, r3
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f000 fe1c 	bl	80037e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002bac:	2301      	movs	r3, #1
 8002bae:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002bb0:	f001 f8c8 	bl	8003d44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002bb4:	f000 fbfe 	bl	80033b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002bb8:	f001 f8b2 	bl	8003d20 <vPortEnterCritical>
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	2244      	movs	r2, #68	; 0x44
 8002bc0:	5c9b      	ldrb	r3, [r3, r2]
 8002bc2:	b25b      	sxtb	r3, r3
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	d103      	bne.n	8002bd0 <xQueueGenericSend+0x10a>
 8002bc8:	6a3b      	ldr	r3, [r7, #32]
 8002bca:	2244      	movs	r2, #68	; 0x44
 8002bcc:	2100      	movs	r1, #0
 8002bce:	5499      	strb	r1, [r3, r2]
 8002bd0:	6a3b      	ldr	r3, [r7, #32]
 8002bd2:	2245      	movs	r2, #69	; 0x45
 8002bd4:	5c9b      	ldrb	r3, [r3, r2]
 8002bd6:	b25b      	sxtb	r3, r3
 8002bd8:	3301      	adds	r3, #1
 8002bda:	d103      	bne.n	8002be4 <xQueueGenericSend+0x11e>
 8002bdc:	6a3b      	ldr	r3, [r7, #32]
 8002bde:	2245      	movs	r2, #69	; 0x45
 8002be0:	2100      	movs	r1, #0
 8002be2:	5499      	strb	r1, [r3, r2]
 8002be4:	f001 f8ae 	bl	8003d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002be8:	1d3a      	adds	r2, r7, #4
 8002bea:	2314      	movs	r3, #20
 8002bec:	18fb      	adds	r3, r7, r3
 8002bee:	0011      	movs	r1, r2
 8002bf0:	0018      	movs	r0, r3
 8002bf2:	f000 fe0b 	bl	800380c <xTaskCheckForTimeOut>
 8002bf6:	1e03      	subs	r3, r0, #0
 8002bf8:	d11e      	bne.n	8002c38 <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002bfa:	6a3b      	ldr	r3, [r7, #32]
 8002bfc:	0018      	movs	r0, r3
 8002bfe:	f000 f9e0 	bl	8002fc2 <prvIsQueueFull>
 8002c02:	1e03      	subs	r3, r0, #0
 8002c04:	d011      	beq.n	8002c2a <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002c06:	6a3b      	ldr	r3, [r7, #32]
 8002c08:	3310      	adds	r3, #16
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	0011      	movs	r1, r2
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f000 fd6e 	bl	80036f0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	0018      	movs	r0, r3
 8002c18:	f000 f95f 	bl	8002eda <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002c1c:	f000 fbd6 	bl	80033cc <xTaskResumeAll>
 8002c20:	1e03      	subs	r3, r0, #0
 8002c22:	d18a      	bne.n	8002b3a <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8002c24:	f001 f86c 	bl	8003d00 <vPortYield>
 8002c28:	e787      	b.n	8002b3a <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002c2a:	6a3b      	ldr	r3, [r7, #32]
 8002c2c:	0018      	movs	r0, r3
 8002c2e:	f000 f954 	bl	8002eda <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002c32:	f000 fbcb 	bl	80033cc <xTaskResumeAll>
 8002c36:	e780      	b.n	8002b3a <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	f000 f94d 	bl	8002eda <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002c40:	f000 fbc4 	bl	80033cc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002c44:	2300      	movs	r3, #0
		}
	}
}
 8002c46:	0018      	movs	r0, r3
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	b00a      	add	sp, #40	; 0x28
 8002c4c:	bd80      	pop	{r7, pc}

08002c4e <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002c4e:	b580      	push	{r7, lr}
 8002c50:	b08a      	sub	sp, #40	; 0x28
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	60f8      	str	r0, [r7, #12]
 8002c56:	60b9      	str	r1, [r7, #8]
 8002c58:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002c62:	6a3b      	ldr	r3, [r7, #32]
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d101      	bne.n	8002c6c <xQueueReceive+0x1e>
 8002c68:	b672      	cpsid	i
 8002c6a:	e7fe      	b.n	8002c6a <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d103      	bne.n	8002c7a <xQueueReceive+0x2c>
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d101      	bne.n	8002c7e <xQueueReceive+0x30>
 8002c7a:	2301      	movs	r3, #1
 8002c7c:	e000      	b.n	8002c80 <xQueueReceive+0x32>
 8002c7e:	2300      	movs	r3, #0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <xQueueReceive+0x3a>
 8002c84:	b672      	cpsid	i
 8002c86:	e7fe      	b.n	8002c86 <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002c88:	f000 fee8 	bl	8003a5c <xTaskGetSchedulerState>
 8002c8c:	1e03      	subs	r3, r0, #0
 8002c8e:	d102      	bne.n	8002c96 <xQueueReceive+0x48>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d101      	bne.n	8002c9a <xQueueReceive+0x4c>
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <xQueueReceive+0x4e>
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d101      	bne.n	8002ca4 <xQueueReceive+0x56>
 8002ca0:	b672      	cpsid	i
 8002ca2:	e7fe      	b.n	8002ca2 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ca4:	f001 f83c 	bl	8003d20 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cac:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d01a      	beq.n	8002cea <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002cb4:	68ba      	ldr	r2, [r7, #8]
 8002cb6:	6a3b      	ldr	r3, [r7, #32]
 8002cb8:	0011      	movs	r1, r2
 8002cba:	0018      	movs	r0, r3
 8002cbc:	f000 f8e7 	bl	8002e8e <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002cc0:	69fb      	ldr	r3, [r7, #28]
 8002cc2:	1e5a      	subs	r2, r3, #1
 8002cc4:	6a3b      	ldr	r3, [r7, #32]
 8002cc6:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cc8:	6a3b      	ldr	r3, [r7, #32]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d008      	beq.n	8002ce2 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	3310      	adds	r3, #16
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	f000 fd29 	bl	800372c <xTaskRemoveFromEventList>
 8002cda:	1e03      	subs	r3, r0, #0
 8002cdc:	d001      	beq.n	8002ce2 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002cde:	f001 f80f 	bl	8003d00 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002ce2:	f001 f82f 	bl	8003d44 <vPortExitCritical>
				return pdPASS;
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e062      	b.n	8002db0 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d103      	bne.n	8002cf8 <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002cf0:	f001 f828 	bl	8003d44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	e05b      	b.n	8002db0 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d106      	bne.n	8002d0c <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002cfe:	2314      	movs	r3, #20
 8002d00:	18fb      	adds	r3, r7, r3
 8002d02:	0018      	movs	r0, r3
 8002d04:	f000 fd6e 	bl	80037e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002d0c:	f001 f81a 	bl	8003d44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002d10:	f000 fb50 	bl	80033b4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002d14:	f001 f804 	bl	8003d20 <vPortEnterCritical>
 8002d18:	6a3b      	ldr	r3, [r7, #32]
 8002d1a:	2244      	movs	r2, #68	; 0x44
 8002d1c:	5c9b      	ldrb	r3, [r3, r2]
 8002d1e:	b25b      	sxtb	r3, r3
 8002d20:	3301      	adds	r3, #1
 8002d22:	d103      	bne.n	8002d2c <xQueueReceive+0xde>
 8002d24:	6a3b      	ldr	r3, [r7, #32]
 8002d26:	2244      	movs	r2, #68	; 0x44
 8002d28:	2100      	movs	r1, #0
 8002d2a:	5499      	strb	r1, [r3, r2]
 8002d2c:	6a3b      	ldr	r3, [r7, #32]
 8002d2e:	2245      	movs	r2, #69	; 0x45
 8002d30:	5c9b      	ldrb	r3, [r3, r2]
 8002d32:	b25b      	sxtb	r3, r3
 8002d34:	3301      	adds	r3, #1
 8002d36:	d103      	bne.n	8002d40 <xQueueReceive+0xf2>
 8002d38:	6a3b      	ldr	r3, [r7, #32]
 8002d3a:	2245      	movs	r2, #69	; 0x45
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	5499      	strb	r1, [r3, r2]
 8002d40:	f001 f800 	bl	8003d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002d44:	1d3a      	adds	r2, r7, #4
 8002d46:	2314      	movs	r3, #20
 8002d48:	18fb      	adds	r3, r7, r3
 8002d4a:	0011      	movs	r1, r2
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	f000 fd5d 	bl	800380c <xTaskCheckForTimeOut>
 8002d52:	1e03      	subs	r3, r0, #0
 8002d54:	d11e      	bne.n	8002d94 <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002d56:	6a3b      	ldr	r3, [r7, #32]
 8002d58:	0018      	movs	r0, r3
 8002d5a:	f000 f91c 	bl	8002f96 <prvIsQueueEmpty>
 8002d5e:	1e03      	subs	r3, r0, #0
 8002d60:	d011      	beq.n	8002d86 <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002d62:	6a3b      	ldr	r3, [r7, #32]
 8002d64:	3324      	adds	r3, #36	; 0x24
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	0011      	movs	r1, r2
 8002d6a:	0018      	movs	r0, r3
 8002d6c:	f000 fcc0 	bl	80036f0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	0018      	movs	r0, r3
 8002d74:	f000 f8b1 	bl	8002eda <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002d78:	f000 fb28 	bl	80033cc <xTaskResumeAll>
 8002d7c:	1e03      	subs	r3, r0, #0
 8002d7e:	d191      	bne.n	8002ca4 <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8002d80:	f000 ffbe 	bl	8003d00 <vPortYield>
 8002d84:	e78e      	b.n	8002ca4 <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002d86:	6a3b      	ldr	r3, [r7, #32]
 8002d88:	0018      	movs	r0, r3
 8002d8a:	f000 f8a6 	bl	8002eda <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002d8e:	f000 fb1d 	bl	80033cc <xTaskResumeAll>
 8002d92:	e787      	b.n	8002ca4 <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002d94:	6a3b      	ldr	r3, [r7, #32]
 8002d96:	0018      	movs	r0, r3
 8002d98:	f000 f89f 	bl	8002eda <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d9c:	f000 fb16 	bl	80033cc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	0018      	movs	r0, r3
 8002da4:	f000 f8f7 	bl	8002f96 <prvIsQueueEmpty>
 8002da8:	1e03      	subs	r3, r0, #0
 8002daa:	d100      	bne.n	8002dae <xQueueReceive+0x160>
 8002dac:	e77a      	b.n	8002ca4 <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002dae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8002db0:	0018      	movs	r0, r3
 8002db2:	46bd      	mov	sp, r7
 8002db4:	b00a      	add	sp, #40	; 0x28
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b086      	sub	sp, #24
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	60f8      	str	r0, [r7, #12]
 8002dc0:	60b9      	str	r1, [r7, #8]
 8002dc2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dcc:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10e      	bne.n	8002df4 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d14e      	bne.n	8002e7c <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	685b      	ldr	r3, [r3, #4]
 8002de2:	0018      	movs	r0, r3
 8002de4:	f000 fe56 	bl	8003a94 <xTaskPriorityDisinherit>
 8002de8:	0003      	movs	r3, r0
 8002dea:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2200      	movs	r2, #0
 8002df0:	605a      	str	r2, [r3, #4]
 8002df2:	e043      	b.n	8002e7c <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d119      	bne.n	8002e2e <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	6898      	ldr	r0, [r3, #8]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e02:	68bb      	ldr	r3, [r7, #8]
 8002e04:	0019      	movs	r1, r3
 8002e06:	f001 f9ed 	bl	80041e4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e12:	18d2      	adds	r2, r2, r3
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d32b      	bcc.n	8002e7c <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681a      	ldr	r2, [r3, #0]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	e026      	b.n	8002e7c <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	68d8      	ldr	r0, [r3, #12]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	0019      	movs	r1, r3
 8002e3a:	f001 f9d3 	bl	80041e4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	68da      	ldr	r2, [r3, #12]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e46:	425b      	negs	r3, r3
 8002e48:	18d2      	adds	r2, r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d207      	bcs.n	8002e6a <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	685a      	ldr	r2, [r3, #4]
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e62:	425b      	negs	r3, r3
 8002e64:	18d2      	adds	r2, r2, r3
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d105      	bne.n	8002e7c <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d002      	beq.n	8002e7c <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	3b01      	subs	r3, #1
 8002e7a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002e7c:	693b      	ldr	r3, [r7, #16]
 8002e7e:	1c5a      	adds	r2, r3, #1
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8002e84:	697b      	ldr	r3, [r7, #20]
}
 8002e86:	0018      	movs	r0, r3
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	b006      	add	sp, #24
 8002e8c:	bd80      	pop	{r7, pc}

08002e8e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002e8e:	b580      	push	{r7, lr}
 8002e90:	b082      	sub	sp, #8
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d018      	beq.n	8002ed2 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	68da      	ldr	r2, [r3, #12]
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea8:	18d2      	adds	r2, r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68da      	ldr	r2, [r3, #12]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d303      	bcc.n	8002ec2 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	68d9      	ldr	r1, [r3, #12]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f001 f989 	bl	80041e4 <memcpy>
	}
}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	b002      	add	sp, #8
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002ee2:	f000 ff1d 	bl	8003d20 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002ee6:	230f      	movs	r3, #15
 8002ee8:	18fb      	adds	r3, r7, r3
 8002eea:	687a      	ldr	r2, [r7, #4]
 8002eec:	2145      	movs	r1, #69	; 0x45
 8002eee:	5c52      	ldrb	r2, [r2, r1]
 8002ef0:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002ef2:	e013      	b.n	8002f1c <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d016      	beq.n	8002f2a <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	3324      	adds	r3, #36	; 0x24
 8002f00:	0018      	movs	r0, r3
 8002f02:	f000 fc13 	bl	800372c <xTaskRemoveFromEventList>
 8002f06:	1e03      	subs	r3, r0, #0
 8002f08:	d001      	beq.n	8002f0e <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002f0a:	f000 fccf 	bl	80038ac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002f0e:	210f      	movs	r1, #15
 8002f10:	187b      	adds	r3, r7, r1
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b2da      	uxtb	r2, r3
 8002f18:	187b      	adds	r3, r7, r1
 8002f1a:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002f1c:	230f      	movs	r3, #15
 8002f1e:	18fb      	adds	r3, r7, r3
 8002f20:	781b      	ldrb	r3, [r3, #0]
 8002f22:	b25b      	sxtb	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	dce5      	bgt.n	8002ef4 <prvUnlockQueue+0x1a>
 8002f28:	e000      	b.n	8002f2c <prvUnlockQueue+0x52>
					break;
 8002f2a:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2245      	movs	r2, #69	; 0x45
 8002f30:	21ff      	movs	r1, #255	; 0xff
 8002f32:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8002f34:	f000 ff06 	bl	8003d44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002f38:	f000 fef2 	bl	8003d20 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8002f3c:	230e      	movs	r3, #14
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	687a      	ldr	r2, [r7, #4]
 8002f42:	2144      	movs	r1, #68	; 0x44
 8002f44:	5c52      	ldrb	r2, [r2, r1]
 8002f46:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f48:	e013      	b.n	8002f72 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	691b      	ldr	r3, [r3, #16]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d016      	beq.n	8002f80 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	3310      	adds	r3, #16
 8002f56:	0018      	movs	r0, r3
 8002f58:	f000 fbe8 	bl	800372c <xTaskRemoveFromEventList>
 8002f5c:	1e03      	subs	r3, r0, #0
 8002f5e:	d001      	beq.n	8002f64 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8002f60:	f000 fca4 	bl	80038ac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002f64:	210e      	movs	r1, #14
 8002f66:	187b      	adds	r3, r7, r1
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	3b01      	subs	r3, #1
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	187b      	adds	r3, r7, r1
 8002f70:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002f72:	230e      	movs	r3, #14
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	b25b      	sxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	dce5      	bgt.n	8002f4a <prvUnlockQueue+0x70>
 8002f7e:	e000      	b.n	8002f82 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8002f80:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2244      	movs	r2, #68	; 0x44
 8002f86:	21ff      	movs	r1, #255	; 0xff
 8002f88:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8002f8a:	f000 fedb 	bl	8003d44 <vPortExitCritical>
}
 8002f8e:	46c0      	nop			; (mov r8, r8)
 8002f90:	46bd      	mov	sp, r7
 8002f92:	b004      	add	sp, #16
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b084      	sub	sp, #16
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002f9e:	f000 febf 	bl	8003d20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d102      	bne.n	8002fb0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002faa:	2301      	movs	r3, #1
 8002fac:	60fb      	str	r3, [r7, #12]
 8002fae:	e001      	b.n	8002fb4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002fb4:	f000 fec6 	bl	8003d44 <vPortExitCritical>

	return xReturn;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
}
 8002fba:	0018      	movs	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	b004      	add	sp, #16
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002fca:	f000 fea9 	bl	8003d20 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d102      	bne.n	8002fe0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	e001      	b.n	8002fe4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002fe4:	f000 feae 	bl	8003d44 <vPortExitCritical>

	return xReturn;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
}
 8002fea:	0018      	movs	r0, r3
 8002fec:	46bd      	mov	sp, r7
 8002fee:	b004      	add	sp, #16
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002ff2:	b590      	push	{r4, r7, lr}
 8002ff4:	b08d      	sub	sp, #52	; 0x34
 8002ff6:	af04      	add	r7, sp, #16
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
 8002ffe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <xTaskCreateStatic+0x18>
 8003006:	b672      	cpsid	i
 8003008:	e7fe      	b.n	8003008 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 800300a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <xTaskCreateStatic+0x22>
 8003010:	b672      	cpsid	i
 8003012:	e7fe      	b.n	8003012 <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003014:	2354      	movs	r3, #84	; 0x54
 8003016:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003018:	697b      	ldr	r3, [r7, #20]
 800301a:	2b54      	cmp	r3, #84	; 0x54
 800301c:	d001      	beq.n	8003022 <xTaskCreateStatic+0x30>
 800301e:	b672      	cpsid	i
 8003020:	e7fe      	b.n	8003020 <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003022:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003024:	2b00      	cmp	r3, #0
 8003026:	d020      	beq.n	800306a <xTaskCreateStatic+0x78>
 8003028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800302a:	2b00      	cmp	r3, #0
 800302c:	d01d      	beq.n	800306a <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800302e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003030:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003032:	69fb      	ldr	r3, [r7, #28]
 8003034:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003036:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003038:	69fb      	ldr	r3, [r7, #28]
 800303a:	2251      	movs	r2, #81	; 0x51
 800303c:	2102      	movs	r1, #2
 800303e:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003040:	683c      	ldr	r4, [r7, #0]
 8003042:	687a      	ldr	r2, [r7, #4]
 8003044:	68b9      	ldr	r1, [r7, #8]
 8003046:	68f8      	ldr	r0, [r7, #12]
 8003048:	2300      	movs	r3, #0
 800304a:	9303      	str	r3, [sp, #12]
 800304c:	69fb      	ldr	r3, [r7, #28]
 800304e:	9302      	str	r3, [sp, #8]
 8003050:	2318      	movs	r3, #24
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	9301      	str	r3, [sp, #4]
 8003056:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	0023      	movs	r3, r4
 800305c:	f000 f858 	bl	8003110 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003060:	69fb      	ldr	r3, [r7, #28]
 8003062:	0018      	movs	r0, r3
 8003064:	f000 f8ce 	bl	8003204 <prvAddNewTaskToReadyList>
 8003068:	e001      	b.n	800306e <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 800306a:	2300      	movs	r3, #0
 800306c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800306e:	69bb      	ldr	r3, [r7, #24]
	}
 8003070:	0018      	movs	r0, r3
 8003072:	46bd      	mov	sp, r7
 8003074:	b009      	add	sp, #36	; 0x24
 8003076:	bd90      	pop	{r4, r7, pc}

08003078 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003078:	b590      	push	{r4, r7, lr}
 800307a:	b08d      	sub	sp, #52	; 0x34
 800307c:	af04      	add	r7, sp, #16
 800307e:	60f8      	str	r0, [r7, #12]
 8003080:	60b9      	str	r1, [r7, #8]
 8003082:	603b      	str	r3, [r7, #0]
 8003084:	1dbb      	adds	r3, r7, #6
 8003086:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003088:	1dbb      	adds	r3, r7, #6
 800308a:	881b      	ldrh	r3, [r3, #0]
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	0018      	movs	r0, r3
 8003090:	f000 fede 	bl	8003e50 <pvPortMalloc>
 8003094:	0003      	movs	r3, r0
 8003096:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	2b00      	cmp	r3, #0
 800309c:	d010      	beq.n	80030c0 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800309e:	2054      	movs	r0, #84	; 0x54
 80030a0:	f000 fed6 	bl	8003e50 <pvPortMalloc>
 80030a4:	0003      	movs	r3, r0
 80030a6:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80030a8:	69fb      	ldr	r3, [r7, #28]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	697a      	ldr	r2, [r7, #20]
 80030b2:	631a      	str	r2, [r3, #48]	; 0x30
 80030b4:	e006      	b.n	80030c4 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f000 ff6f 	bl	8003f9c <vPortFree>
 80030be:	e001      	b.n	80030c4 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80030c0:	2300      	movs	r3, #0
 80030c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d01a      	beq.n	8003100 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	2251      	movs	r2, #81	; 0x51
 80030ce:	2100      	movs	r1, #0
 80030d0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80030d2:	1dbb      	adds	r3, r7, #6
 80030d4:	881a      	ldrh	r2, [r3, #0]
 80030d6:	683c      	ldr	r4, [r7, #0]
 80030d8:	68b9      	ldr	r1, [r7, #8]
 80030da:	68f8      	ldr	r0, [r7, #12]
 80030dc:	2300      	movs	r3, #0
 80030de:	9303      	str	r3, [sp, #12]
 80030e0:	69fb      	ldr	r3, [r7, #28]
 80030e2:	9302      	str	r3, [sp, #8]
 80030e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030e6:	9301      	str	r3, [sp, #4]
 80030e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030ea:	9300      	str	r3, [sp, #0]
 80030ec:	0023      	movs	r3, r4
 80030ee:	f000 f80f 	bl	8003110 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80030f2:	69fb      	ldr	r3, [r7, #28]
 80030f4:	0018      	movs	r0, r3
 80030f6:	f000 f885 	bl	8003204 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80030fa:	2301      	movs	r3, #1
 80030fc:	61bb      	str	r3, [r7, #24]
 80030fe:	e002      	b.n	8003106 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003100:	2301      	movs	r3, #1
 8003102:	425b      	negs	r3, r3
 8003104:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003106:	69bb      	ldr	r3, [r7, #24]
	}
 8003108:	0018      	movs	r0, r3
 800310a:	46bd      	mov	sp, r7
 800310c:	b009      	add	sp, #36	; 0x24
 800310e:	bd90      	pop	{r4, r7, pc}

08003110 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	60b9      	str	r1, [r7, #8]
 800311a:	607a      	str	r2, [r7, #4]
 800311c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800311e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003120:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	4936      	ldr	r1, [pc, #216]	; (8003200 <prvInitialiseNewTask+0xf0>)
 8003126:	468c      	mov	ip, r1
 8003128:	4463      	add	r3, ip
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	18d3      	adds	r3, r2, r3
 800312e:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	2207      	movs	r2, #7
 8003134:	4393      	bics	r3, r2
 8003136:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	2207      	movs	r2, #7
 800313c:	4013      	ands	r3, r2
 800313e:	d001      	beq.n	8003144 <prvInitialiseNewTask+0x34>
 8003140:	b672      	cpsid	i
 8003142:	e7fe      	b.n	8003142 <prvInitialiseNewTask+0x32>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003144:	2300      	movs	r3, #0
 8003146:	617b      	str	r3, [r7, #20]
 8003148:	e013      	b.n	8003172 <prvInitialiseNewTask+0x62>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800314a:	68ba      	ldr	r2, [r7, #8]
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	18d3      	adds	r3, r2, r3
 8003150:	7818      	ldrb	r0, [r3, #0]
 8003152:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003154:	2134      	movs	r1, #52	; 0x34
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	18d3      	adds	r3, r2, r3
 800315a:	185b      	adds	r3, r3, r1
 800315c:	1c02      	adds	r2, r0, #0
 800315e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	18d3      	adds	r3, r2, r3
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d006      	beq.n	800317a <prvInitialiseNewTask+0x6a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	3301      	adds	r3, #1
 8003170:	617b      	str	r3, [r7, #20]
 8003172:	697b      	ldr	r3, [r7, #20]
 8003174:	2b0f      	cmp	r3, #15
 8003176:	d9e8      	bls.n	800314a <prvInitialiseNewTask+0x3a>
 8003178:	e000      	b.n	800317c <prvInitialiseNewTask+0x6c>
		{
			break;
 800317a:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800317c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800317e:	2243      	movs	r2, #67	; 0x43
 8003180:	2100      	movs	r1, #0
 8003182:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003184:	6a3b      	ldr	r3, [r7, #32]
 8003186:	2b06      	cmp	r3, #6
 8003188:	d901      	bls.n	800318e <prvInitialiseNewTask+0x7e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800318a:	2306      	movs	r3, #6
 800318c:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800318e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003196:	6a3a      	ldr	r2, [r7, #32]
 8003198:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800319a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800319c:	2200      	movs	r2, #0
 800319e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80031a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a2:	3304      	adds	r3, #4
 80031a4:	0018      	movs	r0, r3
 80031a6:	f7ff fb0c 	bl	80027c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80031aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031ac:	3318      	adds	r3, #24
 80031ae:	0018      	movs	r0, r3
 80031b0:	f7ff fb07 	bl	80027c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80031b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	2207      	movs	r2, #7
 80031be:	1ad2      	subs	r2, r2, r3
 80031c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80031c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031c8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80031ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031cc:	2200      	movs	r2, #0
 80031ce:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80031d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031d2:	2250      	movs	r2, #80	; 0x50
 80031d4:	2100      	movs	r1, #0
 80031d6:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80031d8:	683a      	ldr	r2, [r7, #0]
 80031da:	68f9      	ldr	r1, [r7, #12]
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	0018      	movs	r0, r3
 80031e0:	f000 fd08 	bl	8003bf4 <pxPortInitialiseStack>
 80031e4:	0002      	movs	r2, r0
 80031e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031e8:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80031ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d002      	beq.n	80031f6 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80031f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80031f6:	46c0      	nop			; (mov r8, r8)
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b006      	add	sp, #24
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			; (mov r8, r8)
 8003200:	3fffffff 	.word	0x3fffffff

08003204 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003204:	b580      	push	{r7, lr}
 8003206:	b082      	sub	sp, #8
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800320c:	f000 fd88 	bl	8003d20 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003210:	4b28      	ldr	r3, [pc, #160]	; (80032b4 <prvAddNewTaskToReadyList+0xb0>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	1c5a      	adds	r2, r3, #1
 8003216:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <prvAddNewTaskToReadyList+0xb0>)
 8003218:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800321a:	4b27      	ldr	r3, [pc, #156]	; (80032b8 <prvAddNewTaskToReadyList+0xb4>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d109      	bne.n	8003236 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003222:	4b25      	ldr	r3, [pc, #148]	; (80032b8 <prvAddNewTaskToReadyList+0xb4>)
 8003224:	687a      	ldr	r2, [r7, #4]
 8003226:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003228:	4b22      	ldr	r3, [pc, #136]	; (80032b4 <prvAddNewTaskToReadyList+0xb0>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d110      	bne.n	8003252 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003230:	f000 fb56 	bl	80038e0 <prvInitialiseTaskLists>
 8003234:	e00d      	b.n	8003252 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003236:	4b21      	ldr	r3, [pc, #132]	; (80032bc <prvAddNewTaskToReadyList+0xb8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	2b00      	cmp	r3, #0
 800323c:	d109      	bne.n	8003252 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800323e:	4b1e      	ldr	r3, [pc, #120]	; (80032b8 <prvAddNewTaskToReadyList+0xb4>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003248:	429a      	cmp	r2, r3
 800324a:	d802      	bhi.n	8003252 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800324c:	4b1a      	ldr	r3, [pc, #104]	; (80032b8 <prvAddNewTaskToReadyList+0xb4>)
 800324e:	687a      	ldr	r2, [r7, #4]
 8003250:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003252:	4b1b      	ldr	r3, [pc, #108]	; (80032c0 <prvAddNewTaskToReadyList+0xbc>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	1c5a      	adds	r2, r3, #1
 8003258:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <prvAddNewTaskToReadyList+0xbc>)
 800325a:	601a      	str	r2, [r3, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003260:	4b18      	ldr	r3, [pc, #96]	; (80032c4 <prvAddNewTaskToReadyList+0xc0>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	429a      	cmp	r2, r3
 8003266:	d903      	bls.n	8003270 <prvAddNewTaskToReadyList+0x6c>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800326c:	4b15      	ldr	r3, [pc, #84]	; (80032c4 <prvAddNewTaskToReadyList+0xc0>)
 800326e:	601a      	str	r2, [r3, #0]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003274:	0013      	movs	r3, r2
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	189b      	adds	r3, r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	4a12      	ldr	r2, [pc, #72]	; (80032c8 <prvAddNewTaskToReadyList+0xc4>)
 800327e:	189a      	adds	r2, r3, r2
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	3304      	adds	r3, #4
 8003284:	0019      	movs	r1, r3
 8003286:	0010      	movs	r0, r2
 8003288:	f7ff faa6 	bl	80027d8 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800328c:	f000 fd5a 	bl	8003d44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003290:	4b0a      	ldr	r3, [pc, #40]	; (80032bc <prvAddNewTaskToReadyList+0xb8>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d008      	beq.n	80032aa <prvAddNewTaskToReadyList+0xa6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003298:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <prvAddNewTaskToReadyList+0xb4>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d201      	bcs.n	80032aa <prvAddNewTaskToReadyList+0xa6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80032a6:	f000 fd2b 	bl	8003d00 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80032aa:	46c0      	nop			; (mov r8, r8)
 80032ac:	46bd      	mov	sp, r7
 80032ae:	b002      	add	sp, #8
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	2000037c 	.word	0x2000037c
 80032b8:	2000027c 	.word	0x2000027c
 80032bc:	20000388 	.word	0x20000388
 80032c0:	20000398 	.word	0x20000398
 80032c4:	20000384 	.word	0x20000384
 80032c8:	20000280 	.word	0x20000280

080032cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80032d4:	2300      	movs	r3, #0
 80032d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d010      	beq.n	8003300 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80032de:	4b0d      	ldr	r3, [pc, #52]	; (8003314 <vTaskDelay+0x48>)
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <vTaskDelay+0x1e>
 80032e6:	b672      	cpsid	i
 80032e8:	e7fe      	b.n	80032e8 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 80032ea:	f000 f863 	bl	80033b4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2100      	movs	r1, #0
 80032f2:	0018      	movs	r0, r3
 80032f4:	f000 fc2a 	bl	8003b4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80032f8:	f000 f868 	bl	80033cc <xTaskResumeAll>
 80032fc:	0003      	movs	r3, r0
 80032fe:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8003306:	f000 fcfb 	bl	8003d00 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800330a:	46c0      	nop			; (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b004      	add	sp, #16
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			; (mov r8, r8)
 8003314:	200003a4 	.word	0x200003a4

08003318 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003318:	b590      	push	{r4, r7, lr}
 800331a:	b089      	sub	sp, #36	; 0x24
 800331c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800331e:	2300      	movs	r3, #0
 8003320:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003322:	2300      	movs	r3, #0
 8003324:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003326:	003a      	movs	r2, r7
 8003328:	1d39      	adds	r1, r7, #4
 800332a:	2308      	movs	r3, #8
 800332c:	18fb      	adds	r3, r7, r3
 800332e:	0018      	movs	r0, r3
 8003330:	f7fc ff76 	bl	8000220 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003334:	683c      	ldr	r4, [r7, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	68ba      	ldr	r2, [r7, #8]
 800333a:	4918      	ldr	r1, [pc, #96]	; (800339c <vTaskStartScheduler+0x84>)
 800333c:	4818      	ldr	r0, [pc, #96]	; (80033a0 <vTaskStartScheduler+0x88>)
 800333e:	9202      	str	r2, [sp, #8]
 8003340:	9301      	str	r3, [sp, #4]
 8003342:	2300      	movs	r3, #0
 8003344:	9300      	str	r3, [sp, #0]
 8003346:	2300      	movs	r3, #0
 8003348:	0022      	movs	r2, r4
 800334a:	f7ff fe52 	bl	8002ff2 <xTaskCreateStatic>
 800334e:	0002      	movs	r2, r0
 8003350:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <vTaskStartScheduler+0x8c>)
 8003352:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <vTaskStartScheduler+0x8c>)
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d002      	beq.n	8003362 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800335c:	2301      	movs	r3, #1
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	e001      	b.n	8003366 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003362:	2300      	movs	r3, #0
 8003364:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d10d      	bne.n	8003388 <vTaskStartScheduler+0x70>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 800336c:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800336e:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <vTaskStartScheduler+0x90>)
 8003370:	2201      	movs	r2, #1
 8003372:	4252      	negs	r2, r2
 8003374:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003376:	4b0d      	ldr	r3, [pc, #52]	; (80033ac <vTaskStartScheduler+0x94>)
 8003378:	2201      	movs	r2, #1
 800337a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800337c:	4b0c      	ldr	r3, [pc, #48]	; (80033b0 <vTaskStartScheduler+0x98>)
 800337e:	2200      	movs	r2, #0
 8003380:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003382:	f000 fc99 	bl	8003cb8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003386:	e004      	b.n	8003392 <vTaskStartScheduler+0x7a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	3301      	adds	r3, #1
 800338c:	d101      	bne.n	8003392 <vTaskStartScheduler+0x7a>
 800338e:	b672      	cpsid	i
 8003390:	e7fe      	b.n	8003390 <vTaskStartScheduler+0x78>
}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b005      	add	sp, #20
 8003398:	bd90      	pop	{r4, r7, pc}
 800339a:	46c0      	nop			; (mov r8, r8)
 800339c:	080042cc 	.word	0x080042cc
 80033a0:	080038c1 	.word	0x080038c1
 80033a4:	200003a0 	.word	0x200003a0
 80033a8:	2000039c 	.word	0x2000039c
 80033ac:	20000388 	.word	0x20000388
 80033b0:	20000380 	.word	0x20000380

080033b4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80033b8:	4b03      	ldr	r3, [pc, #12]	; (80033c8 <vTaskSuspendAll+0x14>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	1c5a      	adds	r2, r3, #1
 80033be:	4b02      	ldr	r3, [pc, #8]	; (80033c8 <vTaskSuspendAll+0x14>)
 80033c0:	601a      	str	r2, [r3, #0]
}
 80033c2:	46c0      	nop			; (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	200003a4 	.word	0x200003a4

080033cc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80033d2:	2300      	movs	r3, #0
 80033d4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80033d6:	2300      	movs	r3, #0
 80033d8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80033da:	4b3a      	ldr	r3, [pc, #232]	; (80034c4 <xTaskResumeAll+0xf8>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <xTaskResumeAll+0x1a>
 80033e2:	b672      	cpsid	i
 80033e4:	e7fe      	b.n	80033e4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80033e6:	f000 fc9b 	bl	8003d20 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80033ea:	4b36      	ldr	r3, [pc, #216]	; (80034c4 <xTaskResumeAll+0xf8>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	1e5a      	subs	r2, r3, #1
 80033f0:	4b34      	ldr	r3, [pc, #208]	; (80034c4 <xTaskResumeAll+0xf8>)
 80033f2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80033f4:	4b33      	ldr	r3, [pc, #204]	; (80034c4 <xTaskResumeAll+0xf8>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d15b      	bne.n	80034b4 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80033fc:	4b32      	ldr	r3, [pc, #200]	; (80034c8 <xTaskResumeAll+0xfc>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	2b00      	cmp	r3, #0
 8003402:	d057      	beq.n	80034b4 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003404:	e02f      	b.n	8003466 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003406:	4b31      	ldr	r3, [pc, #196]	; (80034cc <xTaskResumeAll+0x100>)
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	3318      	adds	r3, #24
 8003412:	0018      	movs	r0, r3
 8003414:	f7ff fa38 	bl	8002888 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3304      	adds	r3, #4
 800341c:	0018      	movs	r0, r3
 800341e:	f7ff fa33 	bl	8002888 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003426:	4b2a      	ldr	r3, [pc, #168]	; (80034d0 <xTaskResumeAll+0x104>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	429a      	cmp	r2, r3
 800342c:	d903      	bls.n	8003436 <xTaskResumeAll+0x6a>
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003432:	4b27      	ldr	r3, [pc, #156]	; (80034d0 <xTaskResumeAll+0x104>)
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800343a:	0013      	movs	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	189b      	adds	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	4a24      	ldr	r2, [pc, #144]	; (80034d4 <xTaskResumeAll+0x108>)
 8003444:	189a      	adds	r2, r3, r2
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	3304      	adds	r3, #4
 800344a:	0019      	movs	r1, r3
 800344c:	0010      	movs	r0, r2
 800344e:	f7ff f9c3 	bl	80027d8 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003456:	4b20      	ldr	r3, [pc, #128]	; (80034d8 <xTaskResumeAll+0x10c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800345c:	429a      	cmp	r2, r3
 800345e:	d302      	bcc.n	8003466 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8003460:	4b1e      	ldr	r3, [pc, #120]	; (80034dc <xTaskResumeAll+0x110>)
 8003462:	2201      	movs	r2, #1
 8003464:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003466:	4b19      	ldr	r3, [pc, #100]	; (80034cc <xTaskResumeAll+0x100>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	2b00      	cmp	r3, #0
 800346c:	d1cb      	bne.n	8003406 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d001      	beq.n	8003478 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003474:	f000 face 	bl	8003a14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8003478:	4b19      	ldr	r3, [pc, #100]	; (80034e0 <xTaskResumeAll+0x114>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d00f      	beq.n	80034a4 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003484:	f000 f82e 	bl	80034e4 <xTaskIncrementTick>
 8003488:	1e03      	subs	r3, r0, #0
 800348a:	d002      	beq.n	8003492 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 800348c:	4b13      	ldr	r3, [pc, #76]	; (80034dc <xTaskResumeAll+0x110>)
 800348e:	2201      	movs	r2, #1
 8003490:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	3b01      	subs	r3, #1
 8003496:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1f2      	bne.n	8003484 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 800349e:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <xTaskResumeAll+0x114>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80034a4:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <xTaskResumeAll+0x110>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d003      	beq.n	80034b4 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80034ac:	2301      	movs	r3, #1
 80034ae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80034b0:	f000 fc26 	bl	8003d00 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80034b4:	f000 fc46 	bl	8003d44 <vPortExitCritical>

	return xAlreadyYielded;
 80034b8:	68bb      	ldr	r3, [r7, #8]
}
 80034ba:	0018      	movs	r0, r3
 80034bc:	46bd      	mov	sp, r7
 80034be:	b004      	add	sp, #16
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	46c0      	nop			; (mov r8, r8)
 80034c4:	200003a4 	.word	0x200003a4
 80034c8:	2000037c 	.word	0x2000037c
 80034cc:	2000033c 	.word	0x2000033c
 80034d0:	20000384 	.word	0x20000384
 80034d4:	20000280 	.word	0x20000280
 80034d8:	2000027c 	.word	0x2000027c
 80034dc:	20000390 	.word	0x20000390
 80034e0:	2000038c 	.word	0x2000038c

080034e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	b086      	sub	sp, #24
 80034e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80034ee:	4b4c      	ldr	r3, [pc, #304]	; (8003620 <xTaskIncrementTick+0x13c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d000      	beq.n	80034f8 <xTaskIncrementTick+0x14>
 80034f6:	e083      	b.n	8003600 <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80034f8:	4b4a      	ldr	r3, [pc, #296]	; (8003624 <xTaskIncrementTick+0x140>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	3301      	adds	r3, #1
 80034fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003500:	4b48      	ldr	r3, [pc, #288]	; (8003624 <xTaskIncrementTick+0x140>)
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d117      	bne.n	800353c <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 800350c:	4b46      	ldr	r3, [pc, #280]	; (8003628 <xTaskIncrementTick+0x144>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d001      	beq.n	800351a <xTaskIncrementTick+0x36>
 8003516:	b672      	cpsid	i
 8003518:	e7fe      	b.n	8003518 <xTaskIncrementTick+0x34>
 800351a:	4b43      	ldr	r3, [pc, #268]	; (8003628 <xTaskIncrementTick+0x144>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	4b42      	ldr	r3, [pc, #264]	; (800362c <xTaskIncrementTick+0x148>)
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	4b40      	ldr	r3, [pc, #256]	; (8003628 <xTaskIncrementTick+0x144>)
 8003526:	601a      	str	r2, [r3, #0]
 8003528:	4b40      	ldr	r3, [pc, #256]	; (800362c <xTaskIncrementTick+0x148>)
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	601a      	str	r2, [r3, #0]
 800352e:	4b40      	ldr	r3, [pc, #256]	; (8003630 <xTaskIncrementTick+0x14c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	4b3e      	ldr	r3, [pc, #248]	; (8003630 <xTaskIncrementTick+0x14c>)
 8003536:	601a      	str	r2, [r3, #0]
 8003538:	f000 fa6c 	bl	8003a14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800353c:	4b3d      	ldr	r3, [pc, #244]	; (8003634 <xTaskIncrementTick+0x150>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	429a      	cmp	r2, r3
 8003544:	d34e      	bcc.n	80035e4 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003546:	4b38      	ldr	r3, [pc, #224]	; (8003628 <xTaskIncrementTick+0x144>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2b00      	cmp	r3, #0
 800354e:	d101      	bne.n	8003554 <xTaskIncrementTick+0x70>
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <xTaskIncrementTick+0x72>
 8003554:	2300      	movs	r3, #0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d004      	beq.n	8003564 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800355a:	4b36      	ldr	r3, [pc, #216]	; (8003634 <xTaskIncrementTick+0x150>)
 800355c:	2201      	movs	r2, #1
 800355e:	4252      	negs	r2, r2
 8003560:	601a      	str	r2, [r3, #0]
					break;
 8003562:	e03f      	b.n	80035e4 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003564:	4b30      	ldr	r3, [pc, #192]	; (8003628 <xTaskIncrementTick+0x144>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003574:	693a      	ldr	r2, [r7, #16]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	429a      	cmp	r2, r3
 800357a:	d203      	bcs.n	8003584 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800357c:	4b2d      	ldr	r3, [pc, #180]	; (8003634 <xTaskIncrementTick+0x150>)
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	601a      	str	r2, [r3, #0]
						break;
 8003582:	e02f      	b.n	80035e4 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	3304      	adds	r3, #4
 8003588:	0018      	movs	r0, r3
 800358a:	f7ff f97d 	bl	8002888 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003592:	2b00      	cmp	r3, #0
 8003594:	d004      	beq.n	80035a0 <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	3318      	adds	r3, #24
 800359a:	0018      	movs	r0, r3
 800359c:	f7ff f974 	bl	8002888 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035a4:	4b24      	ldr	r3, [pc, #144]	; (8003638 <xTaskIncrementTick+0x154>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d903      	bls.n	80035b4 <xTaskIncrementTick+0xd0>
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b0:	4b21      	ldr	r3, [pc, #132]	; (8003638 <xTaskIncrementTick+0x154>)
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035b8:	0013      	movs	r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	189b      	adds	r3, r3, r2
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4a1e      	ldr	r2, [pc, #120]	; (800363c <xTaskIncrementTick+0x158>)
 80035c2:	189a      	adds	r2, r3, r2
 80035c4:	68bb      	ldr	r3, [r7, #8]
 80035c6:	3304      	adds	r3, #4
 80035c8:	0019      	movs	r1, r3
 80035ca:	0010      	movs	r0, r2
 80035cc:	f7ff f904 	bl	80027d8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80035d0:	68bb      	ldr	r3, [r7, #8]
 80035d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035d4:	4b1a      	ldr	r3, [pc, #104]	; (8003640 <xTaskIncrementTick+0x15c>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035da:	429a      	cmp	r2, r3
 80035dc:	d3b3      	bcc.n	8003546 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 80035de:	2301      	movs	r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035e2:	e7b0      	b.n	8003546 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80035e4:	4b16      	ldr	r3, [pc, #88]	; (8003640 <xTaskIncrementTick+0x15c>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80035ea:	4914      	ldr	r1, [pc, #80]	; (800363c <xTaskIncrementTick+0x158>)
 80035ec:	0013      	movs	r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	189b      	adds	r3, r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	585b      	ldr	r3, [r3, r1]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d907      	bls.n	800360a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80035fa:	2301      	movs	r3, #1
 80035fc:	617b      	str	r3, [r7, #20]
 80035fe:	e004      	b.n	800360a <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003600:	4b10      	ldr	r3, [pc, #64]	; (8003644 <xTaskIncrementTick+0x160>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	1c5a      	adds	r2, r3, #1
 8003606:	4b0f      	ldr	r3, [pc, #60]	; (8003644 <xTaskIncrementTick+0x160>)
 8003608:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800360a:	4b0f      	ldr	r3, [pc, #60]	; (8003648 <xTaskIncrementTick+0x164>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d001      	beq.n	8003616 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8003612:	2301      	movs	r3, #1
 8003614:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003616:	697b      	ldr	r3, [r7, #20]
}
 8003618:	0018      	movs	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	b006      	add	sp, #24
 800361e:	bd80      	pop	{r7, pc}
 8003620:	200003a4 	.word	0x200003a4
 8003624:	20000380 	.word	0x20000380
 8003628:	20000334 	.word	0x20000334
 800362c:	20000338 	.word	0x20000338
 8003630:	20000394 	.word	0x20000394
 8003634:	2000039c 	.word	0x2000039c
 8003638:	20000384 	.word	0x20000384
 800363c:	20000280 	.word	0x20000280
 8003640:	2000027c 	.word	0x2000027c
 8003644:	2000038c 	.word	0x2000038c
 8003648:	20000390 	.word	0x20000390

0800364c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003652:	4b22      	ldr	r3, [pc, #136]	; (80036dc <vTaskSwitchContext+0x90>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d003      	beq.n	8003662 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800365a:	4b21      	ldr	r3, [pc, #132]	; (80036e0 <vTaskSwitchContext+0x94>)
 800365c:	2201      	movs	r2, #1
 800365e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003660:	e037      	b.n	80036d2 <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 8003662:	4b1f      	ldr	r3, [pc, #124]	; (80036e0 <vTaskSwitchContext+0x94>)
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003668:	4b1e      	ldr	r3, [pc, #120]	; (80036e4 <vTaskSwitchContext+0x98>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	607b      	str	r3, [r7, #4]
 800366e:	e007      	b.n	8003680 <vTaskSwitchContext+0x34>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d101      	bne.n	800367a <vTaskSwitchContext+0x2e>
 8003676:	b672      	cpsid	i
 8003678:	e7fe      	b.n	8003678 <vTaskSwitchContext+0x2c>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	3b01      	subs	r3, #1
 800367e:	607b      	str	r3, [r7, #4]
 8003680:	4919      	ldr	r1, [pc, #100]	; (80036e8 <vTaskSwitchContext+0x9c>)
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	0013      	movs	r3, r2
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	189b      	adds	r3, r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	585b      	ldr	r3, [r3, r1]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d0ee      	beq.n	8003670 <vTaskSwitchContext+0x24>
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	0013      	movs	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	189b      	adds	r3, r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	4a12      	ldr	r2, [pc, #72]	; (80036e8 <vTaskSwitchContext+0x9c>)
 800369e:	189b      	adds	r3, r3, r2
 80036a0:	603b      	str	r3, [r7, #0]
 80036a2:	683b      	ldr	r3, [r7, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	605a      	str	r2, [r3, #4]
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	685a      	ldr	r2, [r3, #4]
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	3308      	adds	r3, #8
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d104      	bne.n	80036c2 <vTaskSwitchContext+0x76>
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	685a      	ldr	r2, [r3, #4]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	605a      	str	r2, [r3, #4]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	68da      	ldr	r2, [r3, #12]
 80036c8:	4b08      	ldr	r3, [pc, #32]	; (80036ec <vTaskSwitchContext+0xa0>)
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	4b05      	ldr	r3, [pc, #20]	; (80036e4 <vTaskSwitchContext+0x98>)
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	601a      	str	r2, [r3, #0]
}
 80036d2:	46c0      	nop			; (mov r8, r8)
 80036d4:	46bd      	mov	sp, r7
 80036d6:	b002      	add	sp, #8
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	46c0      	nop			; (mov r8, r8)
 80036dc:	200003a4 	.word	0x200003a4
 80036e0:	20000390 	.word	0x20000390
 80036e4:	20000384 	.word	0x20000384
 80036e8:	20000280 	.word	0x20000280
 80036ec:	2000027c 	.word	0x2000027c

080036f0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d101      	bne.n	8003704 <vTaskPlaceOnEventList+0x14>
 8003700:	b672      	cpsid	i
 8003702:	e7fe      	b.n	8003702 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003704:	4b08      	ldr	r3, [pc, #32]	; (8003728 <vTaskPlaceOnEventList+0x38>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	3318      	adds	r3, #24
 800370a:	001a      	movs	r2, r3
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	0011      	movs	r1, r2
 8003710:	0018      	movs	r0, r3
 8003712:	f7ff f883 	bl	800281c <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2101      	movs	r1, #1
 800371a:	0018      	movs	r0, r3
 800371c:	f000 fa16 	bl	8003b4c <prvAddCurrentTaskToDelayedList>
}
 8003720:	46c0      	nop			; (mov r8, r8)
 8003722:	46bd      	mov	sp, r7
 8003724:	b002      	add	sp, #8
 8003726:	bd80      	pop	{r7, pc}
 8003728:	2000027c 	.word	0x2000027c

0800372c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	68db      	ldr	r3, [r3, #12]
 800373a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d101      	bne.n	8003746 <xTaskRemoveFromEventList+0x1a>
 8003742:	b672      	cpsid	i
 8003744:	e7fe      	b.n	8003744 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	3318      	adds	r3, #24
 800374a:	0018      	movs	r0, r3
 800374c:	f7ff f89c 	bl	8002888 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003750:	4b1e      	ldr	r3, [pc, #120]	; (80037cc <xTaskRemoveFromEventList+0xa0>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d11d      	bne.n	8003794 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	3304      	adds	r3, #4
 800375c:	0018      	movs	r0, r3
 800375e:	f7ff f893 	bl	8002888 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003766:	4b1a      	ldr	r3, [pc, #104]	; (80037d0 <xTaskRemoveFromEventList+0xa4>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	429a      	cmp	r2, r3
 800376c:	d903      	bls.n	8003776 <xTaskRemoveFromEventList+0x4a>
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003772:	4b17      	ldr	r3, [pc, #92]	; (80037d0 <xTaskRemoveFromEventList+0xa4>)
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800377a:	0013      	movs	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	189b      	adds	r3, r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4a14      	ldr	r2, [pc, #80]	; (80037d4 <xTaskRemoveFromEventList+0xa8>)
 8003784:	189a      	adds	r2, r3, r2
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	3304      	adds	r3, #4
 800378a:	0019      	movs	r1, r3
 800378c:	0010      	movs	r0, r2
 800378e:	f7ff f823 	bl	80027d8 <vListInsertEnd>
 8003792:	e007      	b.n	80037a4 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	3318      	adds	r3, #24
 8003798:	001a      	movs	r2, r3
 800379a:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <xTaskRemoveFromEventList+0xac>)
 800379c:	0011      	movs	r1, r2
 800379e:	0018      	movs	r0, r3
 80037a0:	f7ff f81a 	bl	80027d8 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80037a4:	68bb      	ldr	r3, [r7, #8]
 80037a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037a8:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <xTaskRemoveFromEventList+0xb0>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ae:	429a      	cmp	r2, r3
 80037b0:	d905      	bls.n	80037be <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80037b2:	2301      	movs	r3, #1
 80037b4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80037b6:	4b0a      	ldr	r3, [pc, #40]	; (80037e0 <xTaskRemoveFromEventList+0xb4>)
 80037b8:	2201      	movs	r2, #1
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e001      	b.n	80037c2 <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80037be:	2300      	movs	r3, #0
 80037c0:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80037c2:	68fb      	ldr	r3, [r7, #12]
}
 80037c4:	0018      	movs	r0, r3
 80037c6:	46bd      	mov	sp, r7
 80037c8:	b004      	add	sp, #16
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	200003a4 	.word	0x200003a4
 80037d0:	20000384 	.word	0x20000384
 80037d4:	20000280 	.word	0x20000280
 80037d8:	2000033c 	.word	0x2000033c
 80037dc:	2000027c 	.word	0x2000027c
 80037e0:	20000390 	.word	0x20000390

080037e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80037ec:	4b05      	ldr	r3, [pc, #20]	; (8003804 <vTaskInternalSetTimeOutState+0x20>)
 80037ee:	681a      	ldr	r2, [r3, #0]
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80037f4:	4b04      	ldr	r3, [pc, #16]	; (8003808 <vTaskInternalSetTimeOutState+0x24>)
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	605a      	str	r2, [r3, #4]
}
 80037fc:	46c0      	nop			; (mov r8, r8)
 80037fe:	46bd      	mov	sp, r7
 8003800:	b002      	add	sp, #8
 8003802:	bd80      	pop	{r7, pc}
 8003804:	20000394 	.word	0x20000394
 8003808:	20000380 	.word	0x20000380

0800380c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b086      	sub	sp, #24
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d101      	bne.n	8003820 <xTaskCheckForTimeOut+0x14>
 800381c:	b672      	cpsid	i
 800381e:	e7fe      	b.n	800381e <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d101      	bne.n	800382a <xTaskCheckForTimeOut+0x1e>
 8003826:	b672      	cpsid	i
 8003828:	e7fe      	b.n	8003828 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 800382a:	f000 fa79 	bl	8003d20 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800382e:	4b1d      	ldr	r3, [pc, #116]	; (80038a4 <xTaskCheckForTimeOut+0x98>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	3301      	adds	r3, #1
 8003844:	d102      	bne.n	800384c <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003846:	2300      	movs	r3, #0
 8003848:	617b      	str	r3, [r7, #20]
 800384a:	e024      	b.n	8003896 <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	4b15      	ldr	r3, [pc, #84]	; (80038a8 <xTaskCheckForTimeOut+0x9c>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	429a      	cmp	r2, r3
 8003856:	d007      	beq.n	8003868 <xTaskCheckForTimeOut+0x5c>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	693a      	ldr	r2, [r7, #16]
 800385e:	429a      	cmp	r2, r3
 8003860:	d302      	bcc.n	8003868 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003862:	2301      	movs	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
 8003866:	e016      	b.n	8003896 <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68fa      	ldr	r2, [r7, #12]
 800386e:	429a      	cmp	r2, r3
 8003870:	d20c      	bcs.n	800388c <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	1ad2      	subs	r2, r2, r3
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	0018      	movs	r0, r3
 8003882:	f7ff ffaf 	bl	80037e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003886:	2300      	movs	r3, #0
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	e004      	b.n	8003896 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003892:	2301      	movs	r3, #1
 8003894:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8003896:	f000 fa55 	bl	8003d44 <vPortExitCritical>

	return xReturn;
 800389a:	697b      	ldr	r3, [r7, #20]
}
 800389c:	0018      	movs	r0, r3
 800389e:	46bd      	mov	sp, r7
 80038a0:	b006      	add	sp, #24
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	20000380 	.word	0x20000380
 80038a8:	20000394 	.word	0x20000394

080038ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80038b0:	4b02      	ldr	r3, [pc, #8]	; (80038bc <vTaskMissedYield+0x10>)
 80038b2:	2201      	movs	r2, #1
 80038b4:	601a      	str	r2, [r3, #0]
}
 80038b6:	46c0      	nop			; (mov r8, r8)
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	20000390 	.word	0x20000390

080038c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80038c8:	f000 f84e 	bl	8003968 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80038cc:	4b03      	ldr	r3, [pc, #12]	; (80038dc <prvIdleTask+0x1c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d9f9      	bls.n	80038c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80038d4:	f000 fa14 	bl	8003d00 <vPortYield>
		prvCheckTasksWaitingTermination();
 80038d8:	e7f6      	b.n	80038c8 <prvIdleTask+0x8>
 80038da:	46c0      	nop			; (mov r8, r8)
 80038dc:	20000280 	.word	0x20000280

080038e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80038e6:	2300      	movs	r3, #0
 80038e8:	607b      	str	r3, [r7, #4]
 80038ea:	e00c      	b.n	8003906 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80038ec:	687a      	ldr	r2, [r7, #4]
 80038ee:	0013      	movs	r3, r2
 80038f0:	009b      	lsls	r3, r3, #2
 80038f2:	189b      	adds	r3, r3, r2
 80038f4:	009b      	lsls	r3, r3, #2
 80038f6:	4a14      	ldr	r2, [pc, #80]	; (8003948 <prvInitialiseTaskLists+0x68>)
 80038f8:	189b      	adds	r3, r3, r2
 80038fa:	0018      	movs	r0, r3
 80038fc:	f7fe ff43 	bl	8002786 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	3301      	adds	r3, #1
 8003904:	607b      	str	r3, [r7, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b06      	cmp	r3, #6
 800390a:	d9ef      	bls.n	80038ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800390c:	4b0f      	ldr	r3, [pc, #60]	; (800394c <prvInitialiseTaskLists+0x6c>)
 800390e:	0018      	movs	r0, r3
 8003910:	f7fe ff39 	bl	8002786 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003914:	4b0e      	ldr	r3, [pc, #56]	; (8003950 <prvInitialiseTaskLists+0x70>)
 8003916:	0018      	movs	r0, r3
 8003918:	f7fe ff35 	bl	8002786 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800391c:	4b0d      	ldr	r3, [pc, #52]	; (8003954 <prvInitialiseTaskLists+0x74>)
 800391e:	0018      	movs	r0, r3
 8003920:	f7fe ff31 	bl	8002786 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003924:	4b0c      	ldr	r3, [pc, #48]	; (8003958 <prvInitialiseTaskLists+0x78>)
 8003926:	0018      	movs	r0, r3
 8003928:	f7fe ff2d 	bl	8002786 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800392c:	4b0b      	ldr	r3, [pc, #44]	; (800395c <prvInitialiseTaskLists+0x7c>)
 800392e:	0018      	movs	r0, r3
 8003930:	f7fe ff29 	bl	8002786 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003934:	4b0a      	ldr	r3, [pc, #40]	; (8003960 <prvInitialiseTaskLists+0x80>)
 8003936:	4a05      	ldr	r2, [pc, #20]	; (800394c <prvInitialiseTaskLists+0x6c>)
 8003938:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800393a:	4b0a      	ldr	r3, [pc, #40]	; (8003964 <prvInitialiseTaskLists+0x84>)
 800393c:	4a04      	ldr	r2, [pc, #16]	; (8003950 <prvInitialiseTaskLists+0x70>)
 800393e:	601a      	str	r2, [r3, #0]
}
 8003940:	46c0      	nop			; (mov r8, r8)
 8003942:	46bd      	mov	sp, r7
 8003944:	b002      	add	sp, #8
 8003946:	bd80      	pop	{r7, pc}
 8003948:	20000280 	.word	0x20000280
 800394c:	2000030c 	.word	0x2000030c
 8003950:	20000320 	.word	0x20000320
 8003954:	2000033c 	.word	0x2000033c
 8003958:	20000350 	.word	0x20000350
 800395c:	20000368 	.word	0x20000368
 8003960:	20000334 	.word	0x20000334
 8003964:	20000338 	.word	0x20000338

08003968 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003968:	b580      	push	{r7, lr}
 800396a:	b082      	sub	sp, #8
 800396c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800396e:	e01a      	b.n	80039a6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8003970:	f000 f9d6 	bl	8003d20 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003974:	4b10      	ldr	r3, [pc, #64]	; (80039b8 <prvCheckTasksWaitingTermination+0x50>)
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	68db      	ldr	r3, [r3, #12]
 800397a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	3304      	adds	r3, #4
 8003980:	0018      	movs	r0, r3
 8003982:	f7fe ff81 	bl	8002888 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003986:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <prvCheckTasksWaitingTermination+0x54>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	1e5a      	subs	r2, r3, #1
 800398c:	4b0b      	ldr	r3, [pc, #44]	; (80039bc <prvCheckTasksWaitingTermination+0x54>)
 800398e:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003990:	4b0b      	ldr	r3, [pc, #44]	; (80039c0 <prvCheckTasksWaitingTermination+0x58>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	1e5a      	subs	r2, r3, #1
 8003996:	4b0a      	ldr	r3, [pc, #40]	; (80039c0 <prvCheckTasksWaitingTermination+0x58>)
 8003998:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800399a:	f000 f9d3 	bl	8003d44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	0018      	movs	r0, r3
 80039a2:	f000 f80f 	bl	80039c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80039a6:	4b06      	ldr	r3, [pc, #24]	; (80039c0 <prvCheckTasksWaitingTermination+0x58>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1e0      	bne.n	8003970 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80039ae:	46c0      	nop			; (mov r8, r8)
 80039b0:	46bd      	mov	sp, r7
 80039b2:	b002      	add	sp, #8
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	46c0      	nop			; (mov r8, r8)
 80039b8:	20000350 	.word	0x20000350
 80039bc:	2000037c 	.word	0x2000037c
 80039c0:	20000364 	.word	0x20000364

080039c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2251      	movs	r2, #81	; 0x51
 80039d0:	5c9b      	ldrb	r3, [r3, r2]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d109      	bne.n	80039ea <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	0018      	movs	r0, r3
 80039dc:	f000 fade 	bl	8003f9c <vPortFree>
				vPortFree( pxTCB );
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	0018      	movs	r0, r3
 80039e4:	f000 fada 	bl	8003f9c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80039e8:	e010      	b.n	8003a0c <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2251      	movs	r2, #81	; 0x51
 80039ee:	5c9b      	ldrb	r3, [r3, r2]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d104      	bne.n	80039fe <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f000 fad0 	bl	8003f9c <vPortFree>
	}
 80039fc:	e006      	b.n	8003a0c <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	2251      	movs	r2, #81	; 0x51
 8003a02:	5c9b      	ldrb	r3, [r3, r2]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d001      	beq.n	8003a0c <prvDeleteTCB+0x48>
 8003a08:	b672      	cpsid	i
 8003a0a:	e7fe      	b.n	8003a0a <prvDeleteTCB+0x46>
	}
 8003a0c:	46c0      	nop			; (mov r8, r8)
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003a1a:	4b0e      	ldr	r3, [pc, #56]	; (8003a54 <prvResetNextTaskUnblockTime+0x40>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d101      	bne.n	8003a28 <prvResetNextTaskUnblockTime+0x14>
 8003a24:	2301      	movs	r3, #1
 8003a26:	e000      	b.n	8003a2a <prvResetNextTaskUnblockTime+0x16>
 8003a28:	2300      	movs	r3, #0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d004      	beq.n	8003a38 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003a2e:	4b0a      	ldr	r3, [pc, #40]	; (8003a58 <prvResetNextTaskUnblockTime+0x44>)
 8003a30:	2201      	movs	r2, #1
 8003a32:	4252      	negs	r2, r2
 8003a34:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003a36:	e008      	b.n	8003a4a <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003a38:	4b06      	ldr	r3, [pc, #24]	; (8003a54 <prvResetNextTaskUnblockTime+0x40>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	685a      	ldr	r2, [r3, #4]
 8003a46:	4b04      	ldr	r3, [pc, #16]	; (8003a58 <prvResetNextTaskUnblockTime+0x44>)
 8003a48:	601a      	str	r2, [r3, #0]
}
 8003a4a:	46c0      	nop			; (mov r8, r8)
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	b002      	add	sp, #8
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	46c0      	nop			; (mov r8, r8)
 8003a54:	20000334 	.word	0x20000334
 8003a58:	2000039c 	.word	0x2000039c

08003a5c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003a62:	4b0a      	ldr	r3, [pc, #40]	; (8003a8c <xTaskGetSchedulerState+0x30>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d102      	bne.n	8003a70 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	607b      	str	r3, [r7, #4]
 8003a6e:	e008      	b.n	8003a82 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <xTaskGetSchedulerState+0x34>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003a78:	2302      	movs	r3, #2
 8003a7a:	607b      	str	r3, [r7, #4]
 8003a7c:	e001      	b.n	8003a82 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003a82:	687b      	ldr	r3, [r7, #4]
	}
 8003a84:	0018      	movs	r0, r3
 8003a86:	46bd      	mov	sp, r7
 8003a88:	b002      	add	sp, #8
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	20000388 	.word	0x20000388
 8003a90:	200003a4 	.word	0x200003a4

08003a94 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d044      	beq.n	8003b34 <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003aaa:	4b25      	ldr	r3, [pc, #148]	; (8003b40 <xTaskPriorityDisinherit+0xac>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d001      	beq.n	8003ab8 <xTaskPriorityDisinherit+0x24>
 8003ab4:	b672      	cpsid	i
 8003ab6:	e7fe      	b.n	8003ab6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d101      	bne.n	8003ac4 <xTaskPriorityDisinherit+0x30>
 8003ac0:	b672      	cpsid	i
 8003ac2:	e7fe      	b.n	8003ac2 <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac8:	1e5a      	subs	r2, r3, #1
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d02c      	beq.n	8003b34 <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d128      	bne.n	8003b34 <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	0018      	movs	r0, r3
 8003ae8:	f7fe fece 	bl	8002888 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003af8:	2207      	movs	r2, #7
 8003afa:	1ad2      	subs	r2, r2, r3
 8003afc:	68bb      	ldr	r3, [r7, #8]
 8003afe:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b04:	4b0f      	ldr	r3, [pc, #60]	; (8003b44 <xTaskPriorityDisinherit+0xb0>)
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d903      	bls.n	8003b14 <xTaskPriorityDisinherit+0x80>
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b10:	4b0c      	ldr	r3, [pc, #48]	; (8003b44 <xTaskPriorityDisinherit+0xb0>)
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	68bb      	ldr	r3, [r7, #8]
 8003b16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b18:	0013      	movs	r3, r2
 8003b1a:	009b      	lsls	r3, r3, #2
 8003b1c:	189b      	adds	r3, r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	4a09      	ldr	r2, [pc, #36]	; (8003b48 <xTaskPriorityDisinherit+0xb4>)
 8003b22:	189a      	adds	r2, r3, r2
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	3304      	adds	r3, #4
 8003b28:	0019      	movs	r1, r3
 8003b2a:	0010      	movs	r0, r2
 8003b2c:	f7fe fe54 	bl	80027d8 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003b30:	2301      	movs	r3, #1
 8003b32:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003b34:	68fb      	ldr	r3, [r7, #12]
	}
 8003b36:	0018      	movs	r0, r3
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	b004      	add	sp, #16
 8003b3c:	bd80      	pop	{r7, pc}
 8003b3e:	46c0      	nop			; (mov r8, r8)
 8003b40:	2000027c 	.word	0x2000027c
 8003b44:	20000384 	.word	0x20000384
 8003b48:	20000280 	.word	0x20000280

08003b4c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003b56:	4b21      	ldr	r3, [pc, #132]	; (8003bdc <prvAddCurrentTaskToDelayedList+0x90>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003b5c:	4b20      	ldr	r3, [pc, #128]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	3304      	adds	r3, #4
 8003b62:	0018      	movs	r0, r3
 8003b64:	f7fe fe90 	bl	8002888 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	d10b      	bne.n	8003b86 <prvAddCurrentTaskToDelayedList+0x3a>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d008      	beq.n	8003b86 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b74:	4b1a      	ldr	r3, [pc, #104]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	1d1a      	adds	r2, r3, #4
 8003b7a:	4b1a      	ldr	r3, [pc, #104]	; (8003be4 <prvAddCurrentTaskToDelayedList+0x98>)
 8003b7c:	0011      	movs	r1, r2
 8003b7e:	0018      	movs	r0, r3
 8003b80:	f7fe fe2a 	bl	80027d8 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003b84:	e026      	b.n	8003bd4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003b86:	68fa      	ldr	r2, [r7, #12]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	18d3      	adds	r3, r2, r3
 8003b8c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003b8e:	4b14      	ldr	r3, [pc, #80]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	68ba      	ldr	r2, [r7, #8]
 8003b94:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8003b96:	68ba      	ldr	r2, [r7, #8]
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	429a      	cmp	r2, r3
 8003b9c:	d209      	bcs.n	8003bb2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003b9e:	4b12      	ldr	r3, [pc, #72]	; (8003be8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	4b0f      	ldr	r3, [pc, #60]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	3304      	adds	r3, #4
 8003ba8:	0019      	movs	r1, r3
 8003baa:	0010      	movs	r0, r2
 8003bac:	f7fe fe36 	bl	800281c <vListInsert>
}
 8003bb0:	e010      	b.n	8003bd4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	; (8003bec <prvAddCurrentTaskToDelayedList+0xa0>)
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <prvAddCurrentTaskToDelayedList+0x94>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	0019      	movs	r1, r3
 8003bbe:	0010      	movs	r0, r2
 8003bc0:	f7fe fe2c 	bl	800281c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d202      	bcs.n	8003bd4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8003bce:	4b08      	ldr	r3, [pc, #32]	; (8003bf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8003bd0:	68ba      	ldr	r2, [r7, #8]
 8003bd2:	601a      	str	r2, [r3, #0]
}
 8003bd4:	46c0      	nop			; (mov r8, r8)
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	b004      	add	sp, #16
 8003bda:	bd80      	pop	{r7, pc}
 8003bdc:	20000380 	.word	0x20000380
 8003be0:	2000027c 	.word	0x2000027c
 8003be4:	20000368 	.word	0x20000368
 8003be8:	20000338 	.word	0x20000338
 8003bec:	20000334 	.word	0x20000334
 8003bf0:	2000039c 	.word	0x2000039c

08003bf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	60f8      	str	r0, [r7, #12]
 8003bfc:	60b9      	str	r1, [r7, #8]
 8003bfe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	3b04      	subs	r3, #4
 8003c04:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2280      	movs	r2, #128	; 0x80
 8003c0a:	0452      	lsls	r2, r2, #17
 8003c0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	3b04      	subs	r3, #4
 8003c12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8003c14:	68ba      	ldr	r2, [r7, #8]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	3b04      	subs	r3, #4
 8003c1e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003c20:	4a08      	ldr	r2, [pc, #32]	; (8003c44 <pxPortInitialiseStack+0x50>)
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	3b14      	subs	r3, #20
 8003c2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	3b20      	subs	r3, #32
 8003c36:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8003c38:	68fb      	ldr	r3, [r7, #12]
}
 8003c3a:	0018      	movs	r0, r3
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	b004      	add	sp, #16
 8003c40:	bd80      	pop	{r7, pc}
 8003c42:	46c0      	nop			; (mov r8, r8)
 8003c44:	08003c49 	.word	0x08003c49

08003c48 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003c52:	4b07      	ldr	r3, [pc, #28]	; (8003c70 <prvTaskExitError+0x28>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	3301      	adds	r3, #1
 8003c58:	d001      	beq.n	8003c5e <prvTaskExitError+0x16>
 8003c5a:	b672      	cpsid	i
 8003c5c:	e7fe      	b.n	8003c5c <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8003c5e:	b672      	cpsid	i
	while( ulDummy == 0 )
 8003c60:	46c0      	nop			; (mov r8, r8)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d0fc      	beq.n	8003c62 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8003c68:	46c0      	nop			; (mov r8, r8)
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	b002      	add	sp, #8
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000008 	.word	0x20000008

08003c74 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8003c78:	46c0      	nop			; (mov r8, r8)
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd80      	pop	{r7, pc}
	...

08003c80 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8003c80:	4a0b      	ldr	r2, [pc, #44]	; (8003cb0 <pxCurrentTCBConst2>)
 8003c82:	6813      	ldr	r3, [r2, #0]
 8003c84:	6818      	ldr	r0, [r3, #0]
 8003c86:	3020      	adds	r0, #32
 8003c88:	f380 8809 	msr	PSP, r0
 8003c8c:	2002      	movs	r0, #2
 8003c8e:	f380 8814 	msr	CONTROL, r0
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8003c98:	46ae      	mov	lr, r5
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	bc04      	pop	{r2}
 8003c9e:	b662      	cpsie	i
 8003ca0:	4718      	bx	r3
 8003ca2:	46c0      	nop			; (mov r8, r8)
 8003ca4:	46c0      	nop			; (mov r8, r8)
 8003ca6:	46c0      	nop			; (mov r8, r8)
 8003ca8:	46c0      	nop			; (mov r8, r8)
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	46c0      	nop			; (mov r8, r8)
 8003cae:	46c0      	nop			; (mov r8, r8)

08003cb0 <pxCurrentTCBConst2>:
 8003cb0:	2000027c 	.word	0x2000027c
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8003cb4:	46c0      	nop			; (mov r8, r8)
 8003cb6:	46c0      	nop			; (mov r8, r8)

08003cb8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <xPortStartScheduler+0x40>)
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	4b0d      	ldr	r3, [pc, #52]	; (8003cf8 <xPortStartScheduler+0x40>)
 8003cc2:	21ff      	movs	r1, #255	; 0xff
 8003cc4:	0409      	lsls	r1, r1, #16
 8003cc6:	430a      	orrs	r2, r1
 8003cc8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8003cca:	4b0b      	ldr	r3, [pc, #44]	; (8003cf8 <xPortStartScheduler+0x40>)
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	4b0a      	ldr	r3, [pc, #40]	; (8003cf8 <xPortStartScheduler+0x40>)
 8003cd0:	21ff      	movs	r1, #255	; 0xff
 8003cd2:	0609      	lsls	r1, r1, #24
 8003cd4:	430a      	orrs	r2, r1
 8003cd6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8003cd8:	f000 f898 	bl	8003e0c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003cdc:	4b07      	ldr	r3, [pc, #28]	; (8003cfc <xPortStartScheduler+0x44>)
 8003cde:	2200      	movs	r2, #0
 8003ce0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8003ce2:	f7ff ffcd 	bl	8003c80 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003ce6:	f7ff fcb1 	bl	800364c <vTaskSwitchContext>
	prvTaskExitError();
 8003cea:	f7ff ffad 	bl	8003c48 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	0018      	movs	r0, r3
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bd80      	pop	{r7, pc}
 8003cf6:	46c0      	nop			; (mov r8, r8)
 8003cf8:	e000ed20 	.word	0xe000ed20
 8003cfc:	20000008 	.word	0x20000008

08003d00 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8003d04:	4b05      	ldr	r3, [pc, #20]	; (8003d1c <vPortYield+0x1c>)
 8003d06:	2280      	movs	r2, #128	; 0x80
 8003d08:	0552      	lsls	r2, r2, #21
 8003d0a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8003d0c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003d10:	f3bf 8f6f 	isb	sy
}
 8003d14:	46c0      	nop			; (mov r8, r8)
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	46c0      	nop			; (mov r8, r8)
 8003d1c:	e000ed04 	.word	0xe000ed04

08003d20 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8003d24:	b672      	cpsid	i
    uxCriticalNesting++;
 8003d26:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <vPortEnterCritical+0x20>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	1c5a      	adds	r2, r3, #1
 8003d2c:	4b04      	ldr	r3, [pc, #16]	; (8003d40 <vPortEnterCritical+0x20>)
 8003d2e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8003d30:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8003d34:	f3bf 8f6f 	isb	sy
}
 8003d38:	46c0      	nop			; (mov r8, r8)
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	46c0      	nop			; (mov r8, r8)
 8003d40:	20000008 	.word	0x20000008

08003d44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003d48:	4b09      	ldr	r3, [pc, #36]	; (8003d70 <vPortExitCritical+0x2c>)
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d101      	bne.n	8003d54 <vPortExitCritical+0x10>
 8003d50:	b672      	cpsid	i
 8003d52:	e7fe      	b.n	8003d52 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8003d54:	4b06      	ldr	r3, [pc, #24]	; (8003d70 <vPortExitCritical+0x2c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	1e5a      	subs	r2, r3, #1
 8003d5a:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <vPortExitCritical+0x2c>)
 8003d5c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8003d5e:	4b04      	ldr	r3, [pc, #16]	; (8003d70 <vPortExitCritical+0x2c>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d100      	bne.n	8003d68 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8003d66:	b662      	cpsie	i
    }
}
 8003d68:	46c0      	nop			; (mov r8, r8)
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
 8003d6e:	46c0      	nop			; (mov r8, r8)
 8003d70:	20000008 	.word	0x20000008

08003d74 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8003d74:	f3ef 8010 	mrs	r0, PRIMASK
 8003d78:	b672      	cpsid	i
 8003d7a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	0018      	movs	r0, r3

08003d80 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8003d80:	f380 8810 	msr	PRIMASK, r0
 8003d84:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8003d86:	46c0      	nop			; (mov r8, r8)
	...

08003d90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003d90:	f3ef 8009 	mrs	r0, PSP
 8003d94:	4b0e      	ldr	r3, [pc, #56]	; (8003dd0 <pxCurrentTCBConst>)
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	3820      	subs	r0, #32
 8003d9a:	6010      	str	r0, [r2, #0]
 8003d9c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003d9e:	4644      	mov	r4, r8
 8003da0:	464d      	mov	r5, r9
 8003da2:	4656      	mov	r6, sl
 8003da4:	465f      	mov	r7, fp
 8003da6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8003da8:	b508      	push	{r3, lr}
 8003daa:	b672      	cpsid	i
 8003dac:	f7ff fc4e 	bl	800364c <vTaskSwitchContext>
 8003db0:	b662      	cpsie	i
 8003db2:	bc0c      	pop	{r2, r3}
 8003db4:	6811      	ldr	r1, [r2, #0]
 8003db6:	6808      	ldr	r0, [r1, #0]
 8003db8:	3010      	adds	r0, #16
 8003dba:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8003dbc:	46a0      	mov	r8, r4
 8003dbe:	46a9      	mov	r9, r5
 8003dc0:	46b2      	mov	sl, r6
 8003dc2:	46bb      	mov	fp, r7
 8003dc4:	f380 8809 	msr	PSP, r0
 8003dc8:	3820      	subs	r0, #32
 8003dca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8003dcc:	4718      	bx	r3
 8003dce:	46c0      	nop			; (mov r8, r8)

08003dd0 <pxCurrentTCBConst>:
 8003dd0:	2000027c 	.word	0x2000027c
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8003dd4:	46c0      	nop			; (mov r8, r8)
 8003dd6:	46c0      	nop			; (mov r8, r8)

08003dd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b082      	sub	sp, #8
 8003ddc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8003dde:	f7ff ffc9 	bl	8003d74 <ulSetInterruptMaskFromISR>
 8003de2:	0003      	movs	r3, r0
 8003de4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003de6:	f7ff fb7d 	bl	80034e4 <xTaskIncrementTick>
 8003dea:	1e03      	subs	r3, r0, #0
 8003dec:	d003      	beq.n	8003df6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8003dee:	4b06      	ldr	r3, [pc, #24]	; (8003e08 <SysTick_Handler+0x30>)
 8003df0:	2280      	movs	r2, #128	; 0x80
 8003df2:	0552      	lsls	r2, r2, #21
 8003df4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	0018      	movs	r0, r3
 8003dfa:	f7ff ffc1 	bl	8003d80 <vClearInterruptMaskFromISR>
}
 8003dfe:	46c0      	nop			; (mov r8, r8)
 8003e00:	46bd      	mov	sp, r7
 8003e02:	b002      	add	sp, #8
 8003e04:	bd80      	pop	{r7, pc}
 8003e06:	46c0      	nop			; (mov r8, r8)
 8003e08:	e000ed04 	.word	0xe000ed04

08003e0c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8003e10:	4b0b      	ldr	r3, [pc, #44]	; (8003e40 <prvSetupTimerInterrupt+0x34>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8003e16:	4b0b      	ldr	r3, [pc, #44]	; (8003e44 <prvSetupTimerInterrupt+0x38>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003e1c:	4b0a      	ldr	r3, [pc, #40]	; (8003e48 <prvSetupTimerInterrupt+0x3c>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	23fa      	movs	r3, #250	; 0xfa
 8003e22:	0099      	lsls	r1, r3, #2
 8003e24:	0010      	movs	r0, r2
 8003e26:	f7fc f96f 	bl	8000108 <__udivsi3>
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	001a      	movs	r2, r3
 8003e2e:	4b07      	ldr	r3, [pc, #28]	; (8003e4c <prvSetupTimerInterrupt+0x40>)
 8003e30:	3a01      	subs	r2, #1
 8003e32:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8003e34:	4b02      	ldr	r3, [pc, #8]	; (8003e40 <prvSetupTimerInterrupt+0x34>)
 8003e36:	2207      	movs	r2, #7
 8003e38:	601a      	str	r2, [r3, #0]
}
 8003e3a:	46c0      	nop			; (mov r8, r8)
 8003e3c:	46bd      	mov	sp, r7
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	e000e010 	.word	0xe000e010
 8003e44:	e000e018 	.word	0xe000e018
 8003e48:	20000000 	.word	0x20000000
 8003e4c:	e000e014 	.word	0xe000e014

08003e50 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b086      	sub	sp, #24
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8003e5c:	f7ff faaa 	bl	80033b4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003e60:	4b49      	ldr	r3, [pc, #292]	; (8003f88 <pvPortMalloc+0x138>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d101      	bne.n	8003e6c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003e68:	f000 f8e0 	bl	800402c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003e6c:	4b47      	ldr	r3, [pc, #284]	; (8003f8c <pvPortMalloc+0x13c>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	4013      	ands	r3, r2
 8003e74:	d000      	beq.n	8003e78 <pvPortMalloc+0x28>
 8003e76:	e079      	b.n	8003f6c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d012      	beq.n	8003ea4 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8003e7e:	2208      	movs	r2, #8
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	189b      	adds	r3, r3, r2
 8003e84:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2207      	movs	r2, #7
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	d00a      	beq.n	8003ea4 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2207      	movs	r2, #7
 8003e92:	4393      	bics	r3, r2
 8003e94:	3308      	adds	r3, #8
 8003e96:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2207      	movs	r2, #7
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d001      	beq.n	8003ea4 <pvPortMalloc+0x54>
 8003ea0:	b672      	cpsid	i
 8003ea2:	e7fe      	b.n	8003ea2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d060      	beq.n	8003f6c <pvPortMalloc+0x11c>
 8003eaa:	4b39      	ldr	r3, [pc, #228]	; (8003f90 <pvPortMalloc+0x140>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	687a      	ldr	r2, [r7, #4]
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d85b      	bhi.n	8003f6c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003eb4:	4b37      	ldr	r3, [pc, #220]	; (8003f94 <pvPortMalloc+0x144>)
 8003eb6:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8003eb8:	4b36      	ldr	r3, [pc, #216]	; (8003f94 <pvPortMalloc+0x144>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003ebe:	e004      	b.n	8003eca <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	d903      	bls.n	8003edc <pvPortMalloc+0x8c>
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1f1      	bne.n	8003ec0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003edc:	4b2a      	ldr	r3, [pc, #168]	; (8003f88 <pvPortMalloc+0x138>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	429a      	cmp	r2, r3
 8003ee4:	d042      	beq.n	8003f6c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2208      	movs	r2, #8
 8003eec:	189b      	adds	r3, r3, r2
 8003eee:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	681a      	ldr	r2, [r3, #0]
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003ef8:	697b      	ldr	r3, [r7, #20]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	1ad2      	subs	r2, r2, r3
 8003f00:	2308      	movs	r3, #8
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d916      	bls.n	8003f36 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	18d3      	adds	r3, r2, r3
 8003f0e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	2207      	movs	r2, #7
 8003f14:	4013      	ands	r3, r2
 8003f16:	d001      	beq.n	8003f1c <pvPortMalloc+0xcc>
 8003f18:	b672      	cpsid	i
 8003f1a:	e7fe      	b.n	8003f1a <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	685a      	ldr	r2, [r3, #4]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	1ad2      	subs	r2, r2, r3
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003f28:	697b      	ldr	r3, [r7, #20]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	0018      	movs	r0, r3
 8003f32:	f000 f8db 	bl	80040ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003f36:	4b16      	ldr	r3, [pc, #88]	; (8003f90 <pvPortMalloc+0x140>)
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	1ad2      	subs	r2, r2, r3
 8003f40:	4b13      	ldr	r3, [pc, #76]	; (8003f90 <pvPortMalloc+0x140>)
 8003f42:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003f44:	4b12      	ldr	r3, [pc, #72]	; (8003f90 <pvPortMalloc+0x140>)
 8003f46:	681a      	ldr	r2, [r3, #0]
 8003f48:	4b13      	ldr	r3, [pc, #76]	; (8003f98 <pvPortMalloc+0x148>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d203      	bcs.n	8003f58 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003f50:	4b0f      	ldr	r3, [pc, #60]	; (8003f90 <pvPortMalloc+0x140>)
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	4b10      	ldr	r3, [pc, #64]	; (8003f98 <pvPortMalloc+0x148>)
 8003f56:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	4b0b      	ldr	r3, [pc, #44]	; (8003f8c <pvPortMalloc+0x13c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	431a      	orrs	r2, r3
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f6c:	f7ff fa2e 	bl	80033cc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2207      	movs	r2, #7
 8003f74:	4013      	ands	r3, r2
 8003f76:	d001      	beq.n	8003f7c <pvPortMalloc+0x12c>
 8003f78:	b672      	cpsid	i
 8003f7a:	e7fe      	b.n	8003f7a <pvPortMalloc+0x12a>
	return pvReturn;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
}
 8003f7e:	0018      	movs	r0, r3
 8003f80:	46bd      	mov	sp, r7
 8003f82:	b006      	add	sp, #24
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	20000fb0 	.word	0x20000fb0
 8003f8c:	20000fbc 	.word	0x20000fbc
 8003f90:	20000fb4 	.word	0x20000fb4
 8003f94:	20000fa8 	.word	0x20000fa8
 8003f98:	20000fb8 	.word	0x20000fb8

08003f9c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d035      	beq.n	800401a <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003fae:	2308      	movs	r3, #8
 8003fb0:	425b      	negs	r3, r3
 8003fb2:	68fa      	ldr	r2, [r7, #12]
 8003fb4:	18d3      	adds	r3, r2, r3
 8003fb6:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	4b18      	ldr	r3, [pc, #96]	; (8004024 <vPortFree+0x88>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	d101      	bne.n	8003fcc <vPortFree+0x30>
 8003fc8:	b672      	cpsid	i
 8003fca:	e7fe      	b.n	8003fca <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d001      	beq.n	8003fd8 <vPortFree+0x3c>
 8003fd4:	b672      	cpsid	i
 8003fd6:	e7fe      	b.n	8003fd6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	685a      	ldr	r2, [r3, #4]
 8003fdc:	4b11      	ldr	r3, [pc, #68]	; (8004024 <vPortFree+0x88>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d01a      	beq.n	800401a <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d116      	bne.n	800401a <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	4b0c      	ldr	r3, [pc, #48]	; (8004024 <vPortFree+0x88>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	43db      	mvns	r3, r3
 8003ff6:	401a      	ands	r2, r3
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003ffc:	f7ff f9da 	bl	80033b4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004000:	68bb      	ldr	r3, [r7, #8]
 8004002:	685a      	ldr	r2, [r3, #4]
 8004004:	4b08      	ldr	r3, [pc, #32]	; (8004028 <vPortFree+0x8c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	18d2      	adds	r2, r2, r3
 800400a:	4b07      	ldr	r3, [pc, #28]	; (8004028 <vPortFree+0x8c>)
 800400c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	0018      	movs	r0, r3
 8004012:	f000 f86b 	bl	80040ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004016:	f7ff f9d9 	bl	80033cc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800401a:	46c0      	nop			; (mov r8, r8)
 800401c:	46bd      	mov	sp, r7
 800401e:	b004      	add	sp, #16
 8004020:	bd80      	pop	{r7, pc}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	20000fbc 	.word	0x20000fbc
 8004028:	20000fb4 	.word	0x20000fb4

0800402c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b084      	sub	sp, #16
 8004030:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004032:	23c0      	movs	r3, #192	; 0xc0
 8004034:	011b      	lsls	r3, r3, #4
 8004036:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004038:	4b26      	ldr	r3, [pc, #152]	; (80040d4 <prvHeapInit+0xa8>)
 800403a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2207      	movs	r2, #7
 8004040:	4013      	ands	r3, r2
 8004042:	d00c      	beq.n	800405e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	3307      	adds	r3, #7
 8004048:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2207      	movs	r2, #7
 800404e:	4393      	bics	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004052:	68ba      	ldr	r2, [r7, #8]
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	1ad2      	subs	r2, r2, r3
 8004058:	4b1e      	ldr	r3, [pc, #120]	; (80040d4 <prvHeapInit+0xa8>)
 800405a:	18d3      	adds	r3, r2, r3
 800405c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004062:	4b1d      	ldr	r3, [pc, #116]	; (80040d8 <prvHeapInit+0xac>)
 8004064:	687a      	ldr	r2, [r7, #4]
 8004066:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004068:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <prvHeapInit+0xac>)
 800406a:	2200      	movs	r2, #0
 800406c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	18d3      	adds	r3, r2, r3
 8004074:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004076:	2208      	movs	r2, #8
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	1a9b      	subs	r3, r3, r2
 800407c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2207      	movs	r2, #7
 8004082:	4393      	bics	r3, r2
 8004084:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004086:	68fa      	ldr	r2, [r7, #12]
 8004088:	4b14      	ldr	r3, [pc, #80]	; (80040dc <prvHeapInit+0xb0>)
 800408a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800408c:	4b13      	ldr	r3, [pc, #76]	; (80040dc <prvHeapInit+0xb0>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2200      	movs	r2, #0
 8004092:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004094:	4b11      	ldr	r3, [pc, #68]	; (80040dc <prvHeapInit+0xb0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	68fa      	ldr	r2, [r7, #12]
 80040a4:	1ad2      	subs	r2, r2, r3
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80040aa:	4b0c      	ldr	r3, [pc, #48]	; (80040dc <prvHeapInit+0xb0>)
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	4b0a      	ldr	r3, [pc, #40]	; (80040e0 <prvHeapInit+0xb4>)
 80040b8:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	685a      	ldr	r2, [r3, #4]
 80040be:	4b09      	ldr	r3, [pc, #36]	; (80040e4 <prvHeapInit+0xb8>)
 80040c0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <prvHeapInit+0xbc>)
 80040c4:	2280      	movs	r2, #128	; 0x80
 80040c6:	0612      	lsls	r2, r2, #24
 80040c8:	601a      	str	r2, [r3, #0]
}
 80040ca:	46c0      	nop			; (mov r8, r8)
 80040cc:	46bd      	mov	sp, r7
 80040ce:	b004      	add	sp, #16
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	46c0      	nop			; (mov r8, r8)
 80040d4:	200003a8 	.word	0x200003a8
 80040d8:	20000fa8 	.word	0x20000fa8
 80040dc:	20000fb0 	.word	0x20000fb0
 80040e0:	20000fb8 	.word	0x20000fb8
 80040e4:	20000fb4 	.word	0x20000fb4
 80040e8:	20000fbc 	.word	0x20000fbc

080040ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b084      	sub	sp, #16
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040f4:	4b27      	ldr	r3, [pc, #156]	; (8004194 <prvInsertBlockIntoFreeList+0xa8>)
 80040f6:	60fb      	str	r3, [r7, #12]
 80040f8:	e002      	b.n	8004100 <prvInsertBlockIntoFreeList+0x14>
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	687a      	ldr	r2, [r7, #4]
 8004106:	429a      	cmp	r2, r3
 8004108:	d8f7      	bhi.n	80040fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	18d3      	adds	r3, r2, r3
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	429a      	cmp	r2, r3
 800411a:	d108      	bne.n	800412e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	685a      	ldr	r2, [r3, #4]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	18d2      	adds	r2, r2, r3
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	18d2      	adds	r2, r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	429a      	cmp	r2, r3
 8004140:	d118      	bne.n	8004174 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	4b14      	ldr	r3, [pc, #80]	; (8004198 <prvInsertBlockIntoFreeList+0xac>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d00d      	beq.n	800416a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	18d2      	adds	r2, r2, r3
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	e008      	b.n	800417c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800416a:	4b0b      	ldr	r3, [pc, #44]	; (8004198 <prvInsertBlockIntoFreeList+0xac>)
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	601a      	str	r2, [r3, #0]
 8004172:	e003      	b.n	800417c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681a      	ldr	r2, [r3, #0]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800417c:	68fa      	ldr	r2, [r7, #12]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	429a      	cmp	r2, r3
 8004182:	d002      	beq.n	800418a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800418a:	46c0      	nop			; (mov r8, r8)
 800418c:	46bd      	mov	sp, r7
 800418e:	b004      	add	sp, #16
 8004190:	bd80      	pop	{r7, pc}
 8004192:	46c0      	nop			; (mov r8, r8)
 8004194:	20000fa8 	.word	0x20000fa8
 8004198:	20000fb0 	.word	0x20000fb0

0800419c <__libc_init_array>:
 800419c:	b570      	push	{r4, r5, r6, lr}
 800419e:	2600      	movs	r6, #0
 80041a0:	4d0c      	ldr	r5, [pc, #48]	; (80041d4 <__libc_init_array+0x38>)
 80041a2:	4c0d      	ldr	r4, [pc, #52]	; (80041d8 <__libc_init_array+0x3c>)
 80041a4:	1b64      	subs	r4, r4, r5
 80041a6:	10a4      	asrs	r4, r4, #2
 80041a8:	42a6      	cmp	r6, r4
 80041aa:	d109      	bne.n	80041c0 <__libc_init_array+0x24>
 80041ac:	2600      	movs	r6, #0
 80041ae:	f000 f82b 	bl	8004208 <_init>
 80041b2:	4d0a      	ldr	r5, [pc, #40]	; (80041dc <__libc_init_array+0x40>)
 80041b4:	4c0a      	ldr	r4, [pc, #40]	; (80041e0 <__libc_init_array+0x44>)
 80041b6:	1b64      	subs	r4, r4, r5
 80041b8:	10a4      	asrs	r4, r4, #2
 80041ba:	42a6      	cmp	r6, r4
 80041bc:	d105      	bne.n	80041ca <__libc_init_array+0x2e>
 80041be:	bd70      	pop	{r4, r5, r6, pc}
 80041c0:	00b3      	lsls	r3, r6, #2
 80041c2:	58eb      	ldr	r3, [r5, r3]
 80041c4:	4798      	blx	r3
 80041c6:	3601      	adds	r6, #1
 80041c8:	e7ee      	b.n	80041a8 <__libc_init_array+0xc>
 80041ca:	00b3      	lsls	r3, r6, #2
 80041cc:	58eb      	ldr	r3, [r5, r3]
 80041ce:	4798      	blx	r3
 80041d0:	3601      	adds	r6, #1
 80041d2:	e7f2      	b.n	80041ba <__libc_init_array+0x1e>
 80041d4:	080042ec 	.word	0x080042ec
 80041d8:	080042ec 	.word	0x080042ec
 80041dc:	080042ec 	.word	0x080042ec
 80041e0:	080042f0 	.word	0x080042f0

080041e4 <memcpy>:
 80041e4:	2300      	movs	r3, #0
 80041e6:	b510      	push	{r4, lr}
 80041e8:	429a      	cmp	r2, r3
 80041ea:	d100      	bne.n	80041ee <memcpy+0xa>
 80041ec:	bd10      	pop	{r4, pc}
 80041ee:	5ccc      	ldrb	r4, [r1, r3]
 80041f0:	54c4      	strb	r4, [r0, r3]
 80041f2:	3301      	adds	r3, #1
 80041f4:	e7f8      	b.n	80041e8 <memcpy+0x4>

080041f6 <memset>:
 80041f6:	0003      	movs	r3, r0
 80041f8:	1812      	adds	r2, r2, r0
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d100      	bne.n	8004200 <memset+0xa>
 80041fe:	4770      	bx	lr
 8004200:	7019      	strb	r1, [r3, #0]
 8004202:	3301      	adds	r3, #1
 8004204:	e7f9      	b.n	80041fa <memset+0x4>
	...

08004208 <_init>:
 8004208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800420a:	46c0      	nop			; (mov r8, r8)
 800420c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800420e:	bc08      	pop	{r3}
 8004210:	469e      	mov	lr, r3
 8004212:	4770      	bx	lr

08004214 <_fini>:
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004216:	46c0      	nop			; (mov r8, r8)
 8004218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800421a:	bc08      	pop	{r3}
 800421c:	469e      	mov	lr, r3
 800421e:	4770      	bx	lr
