

================================================================
== Vitis HLS Report for 'mars_kernel_0_1_node_2_stage_2_33_1_Pipeline_L3'
================================================================
* Date:           Thu Dec 12 21:56:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Cnn
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3140|     3140|  12.560 us|  12.560 us|  3140|  3140|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L3      |     3138|     3138|         4|          1|          1|  3136|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      419|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      672|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      672|      482|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1870_fu_404_p2       |         +|   0|  0|  19|          12|          12|
    |i_3_fu_391_p2              |         +|   0|  0|  19|          12|           1|
    |index2_1_fu_422_p2         |         +|   0|  0|  71|          64|           1|
    |index3_4_fu_416_p2         |         +|   0|  0|  71|          64|           1|
    |sub_ln1870_fu_379_p2       |         -|   0|  0|  19|          12|          12|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1845_fu_385_p2      |      icmp|   0|  0|  19|          12|          11|
    |icmp_ln1875_fu_410_p2      |      icmp|   0|  0|  71|          64|           4|
    |index2_2_fu_436_p3         |    select|   0|  0|  63|           1|           1|
    |index3_5_fu_428_p3         |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 419|         244|         110|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |i_2_fu_96                                  |   9|          2|   12|         24|
    |index2_fu_104                              |   9|          2|   64|        128|
    |index3_fu_100                              |   9|          2|   64|        128|
    |merlin_gmem_Cnn_512_merlin_output_blk_n_W  |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  63|         14|  144|        288|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln1870_reg_599                |  12|   0|   12|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |buf_tmp_10_reg_709                |  32|   0|   32|          0|
    |buf_tmp_11_reg_719                |  32|   0|   32|          0|
    |buf_tmp_12_reg_729                |  32|   0|   32|          0|
    |buf_tmp_13_reg_739                |  32|   0|   32|          0|
    |buf_tmp_14_reg_749                |  32|   0|   32|          0|
    |buf_tmp_15_reg_759                |  32|   0|   32|          0|
    |buf_tmp_1_reg_694                 |  32|   0|   32|          0|
    |buf_tmp_2_reg_704                 |  32|   0|   32|          0|
    |buf_tmp_3_reg_714                 |  32|   0|   32|          0|
    |buf_tmp_4_reg_724                 |  32|   0|   32|          0|
    |buf_tmp_5_reg_734                 |  32|   0|   32|          0|
    |buf_tmp_6_reg_744                 |  32|   0|   32|          0|
    |buf_tmp_7_reg_754                 |  32|   0|   32|          0|
    |buf_tmp_8_reg_689                 |  32|   0|   32|          0|
    |buf_tmp_9_reg_699                 |  32|   0|   32|          0|
    |buf_tmp_reg_684                   |  32|   0|   32|          0|
    |i_2_fu_96                         |  12|   0|   12|          0|
    |index2_fu_104                     |  64|   0|   64|          0|
    |index3_fu_100                     |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 672|   0|  672|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|  mars_kernel_0_1_node_2_stage_2.33.1_Pipeline_L3|  return value|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_AWUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WVALID    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WREADY    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WDATA     |  out|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WSTRB     |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WLAST     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WID       |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_WUSER     |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARVALID   |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREADY   |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARADDR    |  out|   64|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARID      |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLEN     |  out|   32|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARSIZE    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARBURST   |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARLOCK    |  out|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARCACHE   |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARPROT    |  out|    3|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARQOS     |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARREGION  |  out|    4|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_ARUSER    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RDATA     |   in|  512|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RLAST     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RFIFONUM  |   in|    9|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_RRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BVALID    |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BREADY    |  out|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BRESP     |   in|    2|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BID       |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|m_axi_merlin_gmem_Cnn_512_merlin_output_BUSER     |   in|    1|       m_axi|                merlin_gmem_Cnn_512_merlin_output|       pointer|
|sext_ln1845                                       |   in|   58|     ap_none|                                      sext_ln1845|        scalar|
|merlin_output_buf_0_0_0_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_0_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_0|         array|
|merlin_output_buf_0_0_1_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_1_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_1|         array|
|merlin_output_buf_0_0_2_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_2_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_2|         array|
|merlin_output_buf_0_0_3_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_3_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_3|         array|
|merlin_output_buf_0_0_4_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_4_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_4|         array|
|merlin_output_buf_0_0_5_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_5_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_5|         array|
|merlin_output_buf_0_0_6_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_6_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_6|         array|
|merlin_output_buf_0_0_7_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_0_7_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_0_7|         array|
|merlin_output_buf_0_1_0_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_0_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_0|         array|
|merlin_output_buf_0_1_1_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_1_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_1|         array|
|merlin_output_buf_0_1_2_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_2_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_2|         array|
|merlin_output_buf_0_1_3_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_3_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_3|         array|
|merlin_output_buf_0_1_4_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_4_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_4|         array|
|merlin_output_buf_0_1_5_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_5_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_5|         array|
|merlin_output_buf_0_1_6_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_6_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_6|         array|
|merlin_output_buf_0_1_7_address0                  |  out|   12|   ap_memory|                          merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_ce0                       |  out|    1|   ap_memory|                          merlin_output_buf_0_1_7|         array|
|merlin_output_buf_0_1_7_q0                        |   in|   32|   ap_memory|                          merlin_output_buf_0_1_7|         array|
+--------------------------------------------------+-----+-----+------------+-------------------------------------------------+--------------+

