============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 20:40:07 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../top_module.v(82)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.648435s wall, 1.578125s user + 0.062500s system = 1.640625s CPU (99.5%)

RUN-1004 : used memory is 319 MB, reserved memory is 297 MB, peak memory is 325 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109568910688256"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "ad1_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 65 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net fx_clk_dup_1 to drive 29 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_3 to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 6493 instances
RUN-0007 : 2595 luts, 911 seqs, 1937 mslices, 1003 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 9251 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6314 nets have 2 pins
RUN-1001 : 2725 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 33 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     604     
RUN-1001 :   No   |  No   |  Yes  |     182     
RUN-1001 :   No   |  Yes  |  No   |      4      
RUN-1001 :   Yes  |  No   |  No   |     119     
RUN-1001 :   Yes  |  No   |  Yes  |      2      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   4   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6491 instances, 2595 luts, 911 seqs, 2940 slices, 252 macros(2940 instances: 1937 mslices 1003 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33727, tnet num: 9249, tinst num: 6491, tnode num: 36360, tedge num: 58346.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.696034s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (101.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.28625e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6491.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.39801e+06, overlap = 258.562
PHY-3002 : Step(2): len = 1.27573e+06, overlap = 339.75
PHY-3002 : Step(3): len = 676545, overlap = 610.812
PHY-3002 : Step(4): len = 604295, overlap = 657.219
PHY-3002 : Step(5): len = 454604, overlap = 724.5
PHY-3002 : Step(6): len = 381644, overlap = 811.25
PHY-3002 : Step(7): len = 336028, overlap = 853.375
PHY-3002 : Step(8): len = 315311, overlap = 908.844
PHY-3002 : Step(9): len = 251908, overlap = 916.281
PHY-3002 : Step(10): len = 219131, overlap = 969.25
PHY-3002 : Step(11): len = 210066, overlap = 1021.81
PHY-3002 : Step(12): len = 200659, overlap = 1056.12
PHY-3002 : Step(13): len = 191552, overlap = 1064.84
PHY-3002 : Step(14): len = 185332, overlap = 1073.44
PHY-3002 : Step(15): len = 165981, overlap = 1100.69
PHY-3002 : Step(16): len = 156449, overlap = 1098.59
PHY-3002 : Step(17): len = 152568, overlap = 1106.97
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.01448e-06
PHY-3002 : Step(18): len = 159539, overlap = 1086.72
PHY-3002 : Step(19): len = 170847, overlap = 1059.22
PHY-3002 : Step(20): len = 212472, overlap = 839.688
PHY-3002 : Step(21): len = 240202, overlap = 741.781
PHY-3002 : Step(22): len = 222433, overlap = 702.625
PHY-3002 : Step(23): len = 219608, overlap = 687.344
PHY-3002 : Step(24): len = 202397, overlap = 594.219
PHY-3002 : Step(25): len = 190558, overlap = 552.656
PHY-3002 : Step(26): len = 186892, overlap = 531.188
PHY-3002 : Step(27): len = 184331, overlap = 528.531
PHY-3002 : Step(28): len = 183970, overlap = 521.188
PHY-3002 : Step(29): len = 182414, overlap = 516.594
PHY-3002 : Step(30): len = 186896, overlap = 499.438
PHY-3002 : Step(31): len = 188794, overlap = 460.062
PHY-3002 : Step(32): len = 186310, overlap = 467.5
PHY-3002 : Step(33): len = 185684, overlap = 462.312
PHY-3002 : Step(34): len = 183850, overlap = 443.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.02896e-06
PHY-3002 : Step(35): len = 181198, overlap = 432.281
PHY-3002 : Step(36): len = 181374, overlap = 432.438
PHY-3002 : Step(37): len = 182619, overlap = 428.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.05791e-06
PHY-3002 : Step(38): len = 194244, overlap = 384.188
PHY-3002 : Step(39): len = 196642, overlap = 383.062
PHY-3002 : Step(40): len = 208240, overlap = 290.031
PHY-3002 : Step(41): len = 217755, overlap = 258.312
PHY-3002 : Step(42): len = 232583, overlap = 196.125
PHY-3002 : Step(43): len = 246692, overlap = 137.406
PHY-3002 : Step(44): len = 248629, overlap = 102.062
PHY-3002 : Step(45): len = 242554, overlap = 98.375
PHY-3002 : Step(46): len = 240606, overlap = 91.125
PHY-3002 : Step(47): len = 232768, overlap = 89
PHY-3002 : Step(48): len = 227747, overlap = 97.0938
PHY-3002 : Step(49): len = 227964, overlap = 99.5625
PHY-3002 : Step(50): len = 227861, overlap = 98.0312
PHY-3002 : Step(51): len = 223473, overlap = 88.375
PHY-3002 : Step(52): len = 223697, overlap = 95.6875
PHY-3002 : Step(53): len = 222590, overlap = 89.25
PHY-3002 : Step(54): len = 222400, overlap = 95.5625
PHY-3002 : Step(55): len = 222323, overlap = 90.5
PHY-3002 : Step(56): len = 220789, overlap = 95.3125
PHY-3002 : Step(57): len = 220229, overlap = 91.5625
PHY-3002 : Step(58): len = 219829, overlap = 91
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.61158e-05
PHY-3002 : Step(59): len = 218854, overlap = 94.8438
PHY-3002 : Step(60): len = 219101, overlap = 92.9062
PHY-3002 : Step(61): len = 219331, overlap = 92.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.94872e-05
PHY-3002 : Step(62): len = 221350, overlap = 82.6875
PHY-3002 : Step(63): len = 222172, overlap = 84.5625
PHY-3002 : Step(64): len = 232285, overlap = 73.0938
PHY-3002 : Step(65): len = 242189, overlap = 68.3125
PHY-3002 : Step(66): len = 237040, overlap = 65.0938
PHY-3002 : Step(67): len = 237183, overlap = 64.6562
PHY-3002 : Step(68): len = 236753, overlap = 59.9375
PHY-3002 : Step(69): len = 237403, overlap = 57.5938
PHY-3002 : Step(70): len = 238235, overlap = 53.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.78381e-05
PHY-3002 : Step(71): len = 237029, overlap = 58.9688
PHY-3002 : Step(72): len = 237583, overlap = 58.9688
PHY-3002 : Step(73): len = 246693, overlap = 51.9062
PHY-3002 : Step(74): len = 260669, overlap = 41.1562
PHY-3002 : Step(75): len = 263791, overlap = 27.7812
PHY-3002 : Step(76): len = 266153, overlap = 31.2188
PHY-3002 : Step(77): len = 262526, overlap = 33.625
PHY-3002 : Step(78): len = 262252, overlap = 33.125
PHY-3002 : Step(79): len = 262236, overlap = 28.125
PHY-3002 : Step(80): len = 261731, overlap = 25.2812
PHY-3002 : Step(81): len = 262284, overlap = 24.9375
PHY-3002 : Step(82): len = 259699, overlap = 29.1562
PHY-3002 : Step(83): len = 260430, overlap = 30.0625
PHY-3002 : Step(84): len = 264512, overlap = 26.1562
PHY-3002 : Step(85): len = 263173, overlap = 20.2812
PHY-3002 : Step(86): len = 263916, overlap = 25.5312
PHY-3002 : Step(87): len = 263337, overlap = 21.5312
PHY-3002 : Step(88): len = 263870, overlap = 14.0938
PHY-3002 : Step(89): len = 264669, overlap = 17.8125
PHY-3002 : Step(90): len = 265983, overlap = 12.9062
PHY-3002 : Step(91): len = 265407, overlap = 17.1562
PHY-3002 : Step(92): len = 265482, overlap = 16.7188
PHY-3002 : Step(93): len = 265383, overlap = 14.5938
PHY-3002 : Step(94): len = 265271, overlap = 13.375
PHY-3002 : Step(95): len = 265351, overlap = 13.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000115676
PHY-3002 : Step(96): len = 265397, overlap = 17.4062
PHY-3002 : Step(97): len = 265520, overlap = 17.2812
PHY-3002 : Step(98): len = 266885, overlap = 17.5312
PHY-3002 : Step(99): len = 267116, overlap = 17.5312
PHY-3002 : Step(100): len = 271479, overlap = 14.25
PHY-3002 : Step(101): len = 273324, overlap = 14.1875
PHY-3002 : Step(102): len = 273117, overlap = 14.2188
PHY-3002 : Step(103): len = 272941, overlap = 11.9688
PHY-3002 : Step(104): len = 273810, overlap = 9.625
PHY-3002 : Step(105): len = 273722, overlap = 9.59375
PHY-3002 : Step(106): len = 273792, overlap = 11.9688
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000216233
PHY-3002 : Step(107): len = 274415, overlap = 9.40625
PHY-3002 : Step(108): len = 274555, overlap = 9.34375
PHY-3002 : Step(109): len = 275291, overlap = 11.5938
PHY-3002 : Step(110): len = 275674, overlap = 11.6562
PHY-3002 : Step(111): len = 276154, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007684s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9251.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 452064, over cnt = 1837(5%), over = 8338, worst = 31
PHY-1001 : End global iterations;  0.570174s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (137.0%)

PHY-1001 : Congestion index: top1 = 81.98, top5 = 62.08, top10 = 51.80, top15 = 45.92.
PHY-3001 : End congestion estimation;  0.701253s wall, 0.812500s user + 0.093750s system = 0.906250s CPU (129.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183254s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.21682e-06
PHY-3002 : Step(112): len = 257567, overlap = 40.9375
PHY-3002 : Step(113): len = 258118, overlap = 42.5
PHY-3002 : Step(114): len = 240072, overlap = 88.875
PHY-3002 : Step(115): len = 240224, overlap = 92.2188
PHY-3002 : Step(116): len = 235594, overlap = 102.062
PHY-3002 : Step(117): len = 235006, overlap = 103.844
PHY-3002 : Step(118): len = 231729, overlap = 110.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04336e-05
PHY-3002 : Step(119): len = 230647, overlap = 105.125
PHY-3002 : Step(120): len = 230715, overlap = 104.312
PHY-3002 : Step(121): len = 230715, overlap = 104.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08673e-05
PHY-3002 : Step(122): len = 240582, overlap = 80.9062
PHY-3002 : Step(123): len = 241089, overlap = 79.1562
PHY-3002 : Step(124): len = 241689, overlap = 74.4688
PHY-3002 : Step(125): len = 241833, overlap = 68.5
PHY-3002 : Step(126): len = 243983, overlap = 50.5312
PHY-3002 : Step(127): len = 245080, overlap = 45.9375
PHY-3002 : Step(128): len = 245045, overlap = 43.875
PHY-3002 : Step(129): len = 245045, overlap = 43.875
PHY-3002 : Step(130): len = 244451, overlap = 43.3438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.17346e-05
PHY-3002 : Step(131): len = 259876, overlap = 32.3125
PHY-3002 : Step(132): len = 259876, overlap = 32.3125
PHY-3002 : Step(133): len = 258223, overlap = 32.6875
PHY-3002 : Step(134): len = 258309, overlap = 32.0625
PHY-3002 : Step(135): len = 258429, overlap = 31.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.34691e-05
PHY-3002 : Step(136): len = 277229, overlap = 19
PHY-3002 : Step(137): len = 281196, overlap = 16.0312
PHY-3002 : Step(138): len = 287378, overlap = 11.5
PHY-3002 : Step(139): len = 290604, overlap = 6.46875
PHY-3002 : Step(140): len = 310360, overlap = 4.875
PHY-3002 : Step(141): len = 303077, overlap = 6.0625
PHY-3002 : Step(142): len = 302638, overlap = 6.0625
PHY-3002 : Step(143): len = 293849, overlap = 6.125
PHY-3002 : Step(144): len = 288998, overlap = 6.1875
PHY-3002 : Step(145): len = 288028, overlap = 6.5625
PHY-3002 : Step(146): len = 287194, overlap = 10.7188
PHY-3002 : Step(147): len = 287426, overlap = 13.1562
PHY-3002 : Step(148): len = 293233, overlap = 12.6875
PHY-3002 : Step(149): len = 295867, overlap = 12.4062
PHY-3002 : Step(150): len = 296317, overlap = 12.0938
PHY-3002 : Step(151): len = 295793, overlap = 7.5625
PHY-3002 : Step(152): len = 296481, overlap = 7.1875
PHY-3002 : Step(153): len = 298213, overlap = 6.6875
PHY-3002 : Step(154): len = 297482, overlap = 5.3125
PHY-3002 : Step(155): len = 297604, overlap = 5.9375
PHY-3002 : Step(156): len = 297259, overlap = 6.75
PHY-3002 : Step(157): len = 295878, overlap = 7.1875
PHY-3002 : Step(158): len = 295310, overlap = 7
PHY-3002 : Step(159): len = 295238, overlap = 6.8125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000166938
PHY-3002 : Step(160): len = 298768, overlap = 7.875
PHY-3002 : Step(161): len = 299567, overlap = 8
PHY-3002 : Step(162): len = 302583, overlap = 8
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000331228
PHY-3002 : Step(163): len = 307401, overlap = 7.3125
PHY-3002 : Step(164): len = 317075, overlap = 6.5
PHY-3002 : Step(165): len = 320117, overlap = 6.3125
PHY-3002 : Step(166): len = 322520, overlap = 5.3125
PHY-3002 : Step(167): len = 320751, overlap = 5.6875
PHY-3002 : Step(168): len = 319368, overlap = 5.6875
PHY-3002 : Step(169): len = 317329, overlap = 6.4375
PHY-3002 : Step(170): len = 316728, overlap = 6.875
PHY-3002 : Step(171): len = 316491, overlap = 7.5
PHY-3002 : Step(172): len = 317437, overlap = 8.0625
PHY-3002 : Step(173): len = 318881, overlap = 8.5625
PHY-3002 : Step(174): len = 320111, overlap = 9.625
PHY-3002 : Step(175): len = 319708, overlap = 10.25
PHY-3002 : Step(176): len = 318958, overlap = 8.75
PHY-3002 : Step(177): len = 318692, overlap = 8.9375
PHY-3002 : Step(178): len = 317463, overlap = 8.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 79/9251.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 531224, over cnt = 1891(5%), over = 7571, worst = 26
PHY-1001 : End global iterations;  0.579292s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (132.2%)

PHY-1001 : Congestion index: top1 = 72.89, top5 = 55.69, top10 = 47.81, top15 = 43.00.
PHY-3001 : End congestion estimation;  0.705415s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (126.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179776s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.08147e-05
PHY-3002 : Step(179): len = 309067, overlap = 70.875
PHY-3002 : Step(180): len = 308847, overlap = 71.1875
PHY-3002 : Step(181): len = 302830, overlap = 65.8438
PHY-3002 : Step(182): len = 302100, overlap = 69.6562
PHY-3002 : Step(183): len = 299418, overlap = 78.9375
PHY-3002 : Step(184): len = 293206, overlap = 61.0938
PHY-3002 : Step(185): len = 292684, overlap = 61.9688
PHY-3002 : Step(186): len = 290278, overlap = 61.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000181629
PHY-3002 : Step(187): len = 293106, overlap = 61.6562
PHY-3002 : Step(188): len = 296113, overlap = 64.4062
PHY-3002 : Step(189): len = 297275, overlap = 62.625
PHY-3002 : Step(190): len = 299115, overlap = 55.5625
PHY-3002 : Step(191): len = 298992, overlap = 55.1562
PHY-3002 : Step(192): len = 298956, overlap = 54.0938
PHY-3002 : Step(193): len = 298618, overlap = 52.0625
PHY-3002 : Step(194): len = 296836, overlap = 53.7812
PHY-3002 : Step(195): len = 293079, overlap = 52.9688
PHY-3002 : Step(196): len = 292720, overlap = 52.875
PHY-3002 : Step(197): len = 290798, overlap = 51.0938
PHY-3002 : Step(198): len = 289332, overlap = 53.5938
PHY-3002 : Step(199): len = 288815, overlap = 57.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000363259
PHY-3002 : Step(200): len = 290575, overlap = 56.0625
PHY-3002 : Step(201): len = 293105, overlap = 54.2188
PHY-3002 : Step(202): len = 297074, overlap = 49.125
PHY-3002 : Step(203): len = 297941, overlap = 48.125
PHY-3002 : Step(204): len = 298735, overlap = 46.0938
PHY-3002 : Step(205): len = 299083, overlap = 45.1875
PHY-3002 : Step(206): len = 299804, overlap = 43.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000726517
PHY-3002 : Step(207): len = 302052, overlap = 42.3438
PHY-3002 : Step(208): len = 302772, overlap = 42
PHY-3002 : Step(209): len = 304206, overlap = 43.0625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33727, tnet num: 9249, tinst num: 6491, tnode num: 36360, tedge num: 58346.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 358.38 peak overflow 2.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 316/9251.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 518824, over cnt = 1872(5%), over = 6419, worst = 15
PHY-1001 : End global iterations;  0.617280s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (131.6%)

PHY-1001 : Congestion index: top1 = 59.94, top5 = 48.05, top10 = 42.72, top15 = 39.23.
PHY-1001 : End incremental global routing;  0.754508s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (126.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.187032s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.066322s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (118.7%)

OPT-1001 : Current memory(MB): used = 463, reserve = 445, peak = 468.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7212/9251.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 518824, over cnt = 1872(5%), over = 6419, worst = 15
PHY-1002 : len = 544264, over cnt = 1345(3%), over = 3470, worst = 13
PHY-1002 : len = 562520, over cnt = 488(1%), over = 1234, worst = 12
PHY-1002 : len = 568192, over cnt = 163(0%), over = 346, worst = 9
PHY-1002 : len = 570248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.721839s wall, 1.015625s user + 0.093750s system = 1.109375s CPU (153.7%)

PHY-1001 : Congestion index: top1 = 48.12, top5 = 41.34, top10 = 37.52, top15 = 35.17.
OPT-1001 : End congestion update;  0.864898s wall, 1.156250s user + 0.093750s system = 1.250000s CPU (144.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9249 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.116415s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (94.0%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.981420s wall, 1.250000s user + 0.109375s system = 1.359375s CPU (138.5%)

OPT-1001 : Current memory(MB): used = 467, reserve = 449, peak = 468.
OPT-1001 : End physical optimization;  2.747104s wall, 3.187500s user + 0.109375s system = 3.296875s CPU (120.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2595 LUT to BLE ...
SYN-4008 : Packed 2595 LUT and 128 SEQ to BLE.
SYN-4003 : Packing 783 remaining SEQ's ...
SYN-4005 : Packed 383 SEQ with LUT/SLICE
SYN-4006 : 2138 single LUT's are left
SYN-4006 : 400 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2995/6074 primitive instances ...
PHY-3001 : End packing;  0.164517s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.5%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 4544 instances
RUN-1001 : 2249 mslices, 2248 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 9143 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6225 nets have 2 pins
RUN-1001 : 2709 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 32 nets have 100+ pins
PHY-3001 : design contains 4542 instances, 4497 slices, 252 macros(2940 instances: 1937 mslices 1003 lslices)
PHY-3001 : Cell area utilization is 53%
PHY-3001 : After packing: Len = 307809, Over = 82.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 53%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5851/9143.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 563368, over cnt = 499(1%), over = 603, worst = 5
PHY-1002 : len = 563408, over cnt = 286(0%), over = 330, worst = 3
PHY-1002 : len = 565184, over cnt = 104(0%), over = 120, worst = 3
PHY-1002 : len = 566144, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 566568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.496473s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (141.6%)

PHY-1001 : Congestion index: top1 = 47.89, top5 = 41.19, top10 = 37.67, top15 = 35.26.
PHY-3001 : End congestion estimation;  0.653981s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (131.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33002, tnet num: 9141, tinst num: 4542, tnode num: 35146, tedge num: 57528.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.900566s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.83275e-05
PHY-3002 : Step(210): len = 290344, overlap = 82.75
PHY-3002 : Step(211): len = 287876, overlap = 83.75
PHY-3002 : Step(212): len = 281199, overlap = 90
PHY-3002 : Step(213): len = 280587, overlap = 92.75
PHY-3002 : Step(214): len = 275214, overlap = 101.75
PHY-3002 : Step(215): len = 273587, overlap = 108
PHY-3002 : Step(216): len = 270964, overlap = 111.75
PHY-3002 : Step(217): len = 270776, overlap = 113.75
PHY-3002 : Step(218): len = 269929, overlap = 103
PHY-3002 : Step(219): len = 269780, overlap = 107
PHY-3002 : Step(220): len = 269545, overlap = 114.75
PHY-3002 : Step(221): len = 269803, overlap = 115.25
PHY-3002 : Step(222): len = 269639, overlap = 109.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.6655e-05
PHY-3002 : Step(223): len = 272650, overlap = 99.5
PHY-3002 : Step(224): len = 273290, overlap = 99.25
PHY-3002 : Step(225): len = 277936, overlap = 91.25
PHY-3002 : Step(226): len = 280615, overlap = 86.5
PHY-3002 : Step(227): len = 282409, overlap = 84.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011331
PHY-3002 : Step(228): len = 288371, overlap = 80.25
PHY-3002 : Step(229): len = 290184, overlap = 80.75
PHY-3002 : Step(230): len = 298415, overlap = 69
PHY-3002 : Step(231): len = 301837, overlap = 64
PHY-3002 : Step(232): len = 302654, overlap = 64
PHY-3002 : Step(233): len = 301092, overlap = 64
PHY-3002 : Step(234): len = 301092, overlap = 64
PHY-3002 : Step(235): len = 299876, overlap = 67.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00022662
PHY-3002 : Step(236): len = 311318, overlap = 63.25
PHY-3002 : Step(237): len = 315121, overlap = 60.75
PHY-3002 : Step(238): len = 326723, overlap = 54
PHY-3002 : Step(239): len = 329654, overlap = 53.75
PHY-3002 : Step(240): len = 329909, overlap = 53.5
PHY-3002 : Step(241): len = 327995, overlap = 51.75
PHY-3002 : Step(242): len = 327412, overlap = 50.75
PHY-3002 : Step(243): len = 324299, overlap = 49.75
PHY-3002 : Step(244): len = 322586, overlap = 45.75
PHY-3002 : Step(245): len = 321825, overlap = 46
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000395737
PHY-3002 : Step(246): len = 326907, overlap = 43
PHY-3002 : Step(247): len = 333415, overlap = 42.75
PHY-3002 : Step(248): len = 338244, overlap = 42.25
PHY-3002 : Step(249): len = 338545, overlap = 42.25
PHY-3002 : Step(250): len = 338690, overlap = 41
PHY-3002 : Step(251): len = 339481, overlap = 44.25
PHY-3002 : Step(252): len = 340144, overlap = 42.75
PHY-3002 : Step(253): len = 341633, overlap = 42.5
PHY-3002 : Step(254): len = 343306, overlap = 40.25
PHY-3002 : Step(255): len = 345185, overlap = 40.25
PHY-3002 : Step(256): len = 347006, overlap = 40
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00076831
PHY-3002 : Step(257): len = 350955, overlap = 38.75
PHY-3002 : Step(258): len = 357494, overlap = 39
PHY-3002 : Step(259): len = 362533, overlap = 37.5
PHY-3002 : Step(260): len = 362159, overlap = 37.25
PHY-3002 : Step(261): len = 362009, overlap = 39
PHY-3002 : Step(262): len = 362384, overlap = 38.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.568181s wall, 0.515625s user + 1.093750s system = 1.609375s CPU (283.3%)

PHY-3001 : Trial Legalized: Len = 400035
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 153/9143.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 616048, over cnt = 1155(3%), over = 2076, worst = 7
PHY-1002 : len = 623088, over cnt = 664(1%), over = 1041, worst = 6
PHY-1002 : len = 631752, over cnt = 165(0%), over = 257, worst = 5
PHY-1002 : len = 633120, over cnt = 85(0%), over = 137, worst = 5
PHY-1002 : len = 634432, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  1.092579s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (147.3%)

PHY-1001 : Congestion index: top1 = 49.12, top5 = 41.66, top10 = 38.08, top15 = 35.75.
PHY-3001 : End congestion estimation;  1.250375s wall, 1.687500s user + 0.078125s system = 1.765625s CPU (141.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.178146s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113807
PHY-3002 : Step(263): len = 366553, overlap = 15.5
PHY-3002 : Step(264): len = 353274, overlap = 22.5
PHY-3002 : Step(265): len = 347805, overlap = 22.75
PHY-3002 : Step(266): len = 346517, overlap = 22.5
PHY-3002 : Step(267): len = 344749, overlap = 25.5
PHY-3002 : Step(268): len = 344349, overlap = 25.25
PHY-3002 : Step(269): len = 343523, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000227613
PHY-3002 : Step(270): len = 347399, overlap = 20
PHY-3002 : Step(271): len = 348900, overlap = 19.25
PHY-3002 : Step(272): len = 352665, overlap = 17.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008215s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 359283, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015597s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.2%)

PHY-3001 : 13 instances has been re-located, deltaX = 1, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 359359, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33002, tnet num: 9141, tinst num: 4542, tnode num: 35146, tedge num: 57528.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2558/9143.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 584336, over cnt = 1090(3%), over = 1932, worst = 7
PHY-1002 : len = 589800, over cnt = 716(2%), over = 1131, worst = 7
PHY-1002 : len = 598256, over cnt = 243(0%), over = 379, worst = 4
PHY-1002 : len = 601024, over cnt = 118(0%), over = 170, worst = 4
PHY-1002 : len = 602800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.034676s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (137.4%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 41.10, top10 = 37.35, top15 = 35.04.
PHY-1001 : End incremental global routing;  1.200781s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (131.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.198503s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (94.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.536155s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (124.1%)

OPT-1001 : Current memory(MB): used = 483, reserve = 468, peak = 490.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7419/9143.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 602800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057419s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (108.8%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 41.10, top10 = 37.35, top15 = 35.04.
OPT-1001 : End congestion update;  0.216949s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (100.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.118659s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (105.3%)

OPT-0007 : Start: WNS 999095 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.335703s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (102.4%)

OPT-1001 : Current memory(MB): used = 485, reserve = 470, peak = 490.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.117589s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7419/9143.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 602800, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060604s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.3%)

PHY-1001 : Congestion index: top1 = 48.69, top5 = 41.10, top10 = 37.35, top15 = 35.04.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136716s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (91.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999095 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.143380s wall, 3.515625s user + 0.046875s system = 3.562500s CPU (113.3%)

RUN-1003 : finish command "place" in  20.381052s wall, 48.093750s user + 9.218750s system = 57.312500s CPU (281.2%)

RUN-1004 : used memory is 475 MB, reserved memory is 461 MB, peak memory is 490 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.534094s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (161.9%)

RUN-1004 : used memory is 477 MB, reserved memory is 462 MB, peak memory is 533 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4544 instances
RUN-1001 : 2249 mslices, 2248 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 9143 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6225 nets have 2 pins
RUN-1001 : 2709 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 12 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 32 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33002, tnet num: 9141, tinst num: 4542, tnode num: 35146, tedge num: 57528.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2249 mslices, 2248 lslices, 29 pads, 1 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 574888, over cnt = 1156(3%), over = 2248, worst = 8
PHY-1002 : len = 581696, over cnt = 821(2%), over = 1410, worst = 8
PHY-1002 : len = 591736, over cnt = 327(0%), over = 545, worst = 6
PHY-1002 : len = 598672, over cnt = 7(0%), over = 14, worst = 3
PHY-1002 : len = 598744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.052162s wall, 1.296875s user + 0.015625s system = 1.312500s CPU (124.7%)

PHY-1001 : Congestion index: top1 = 49.44, top5 = 41.34, top10 = 37.58, top15 = 35.22.
PHY-1001 : End global routing;  1.210453s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (122.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 504, reserve = 491, peak = 533.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 756, reserve = 745, peak = 756.
PHY-1001 : End build detailed router design. 3.506548s wall, 3.468750s user + 0.031250s system = 3.500000s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 54760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.645711s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 789, reserve = 778, peak = 789.
PHY-1001 : End phase 1; 2.650651s wall, 2.640625s user + 0.015625s system = 2.656250s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 70% nets.
PHY-1022 : len = 1.78402e+06, over cnt = 128(0%), over = 128, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 793, reserve = 783, peak = 793.
PHY-1001 : End initial routed; 26.828164s wall, 35.406250s user + 0.421875s system = 35.828125s CPU (133.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6421(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.107277s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 800, reserve = 790, peak = 800.
PHY-1001 : End phase 2; 27.935506s wall, 36.515625s user + 0.421875s system = 36.937500s CPU (132.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.78402e+06, over cnt = 128(0%), over = 128, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.025550s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.78112e+06, over cnt = 46(0%), over = 46, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.488462s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (108.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.78006e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.158499s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (108.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.77963e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.094733s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6421(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.057492s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (99.0%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 24 feed throughs used by 19 nets
PHY-1001 : End commit to database; 1.173895s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 847, reserve = 838, peak = 847.
PHY-1001 : End phase 3; 3.160976s wall, 3.187500s user + 0.015625s system = 3.203125s CPU (101.3%)

PHY-1003 : Routed, final wirelength = 1.77963e+06
PHY-1001 : Current memory(MB): used = 849, reserve = 840, peak = 849.
PHY-1001 : End export database. 0.026298s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (118.8%)

PHY-1001 : End detail routing;  37.537855s wall, 46.078125s user + 0.484375s system = 46.562500s CPU (124.0%)

RUN-1003 : finish command "route" in  39.646936s wall, 48.437500s user + 0.515625s system = 48.953125s CPU (123.5%)

RUN-1004 : used memory is 797 MB, reserved memory is 787 MB, peak memory is 849 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     8475   out of  19600   43.24%
#reg                     1128   out of  19600    5.76%
#le                      8875
  #lut only              7747   out of   8875   87.29%
  #reg only               400   out of   8875    4.51%
  #lut&reg                728   out of   8875    8.20%
#dsp                        7   out of     29   24.14%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     2
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      516
#2        csget/mcu_write_start_n         GCLK               mslice             spi_slave/tx_flag_n_syn_20.f0               56
#3        ad0_clk_dup_1                   GCLK               mslice             ad0_clk_syn_13.f0                           38
#4        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             30
#5        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    21
#6        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      7
#7        ad1_clk_dup_3                   GCLK               lslice             f_div/reg0_syn_23.q0                        3
#8        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      NONE    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |8875   |5535    |2940    |1131    |1       |7       |
|  ad_delay                |ad_delay_module                        |55     |36      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |2      |2       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |5      |5       |0       |5       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |12     |7       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |12     |7       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  fifo                    |fifo_module                            |144    |79      |32      |106     |0       |0       |
|    fifo_generator_0_u    |FIFO                                   |142    |79      |32      |104     |0       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |37     |24      |0       |37      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |38     |22      |0       |38      |0       |0       |
|  fre                     |get_fre                                |6323   |3990    |1966    |871     |0       |7       |
|  mux                     |mux2_module                            |467    |456     |11      |60      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |59     |51      |8       |15      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6193  
    #2          2       275   
    #3          3       2337  
    #4          4        95   
    #5        5-10       72   
    #6        11-50      45   
    #7       51-100      54   
    #8       101-500     27   
  Average     2.54            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.700759s wall, 2.765625s user + 0.031250s system = 2.796875s CPU (164.4%)

RUN-1004 : used memory is 804 MB, reserved memory is 802 MB, peak memory is 860 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 33002, tnet num: 9141, tinst num: 4542, tnode num: 35146, tedge num: 57528.
TMR-2508 : Levelizing timing graph completed, there are 2493 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9141 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad0_clk_syn_6
		ad1_clk_syn_6
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div/clk
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_syn_4
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: 485b5f4e7da866d0f6f85198596a0b9c60b74b283fea1c17992203b641646546 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4542
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9143, pip num: 90580
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 24
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3097 valid insts, and 292673 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100100000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.225733s wall, 105.531250s user + 0.125000s system = 105.656250s CPU (1284.5%)

RUN-1004 : used memory is 865 MB, reserved memory is 862 MB, peak memory is 1027 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_204007.log"
