#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Feb  8 21:51:41 2020
# Process ID: 3400
# Current directory: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/synth_1
# Command line: vivado.exe -log test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test.tcl
# Log file: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/synth_1/test.vds
# Journal file: C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test.tcl -notrace
Command: synth_design -top test -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 872.449 ; gain = 234.219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'test' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex_to_sseg_LED' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/3.9.1Hexadecimal_to_sseg_LED/3.9.1Hexadecimal_to_sseg_LED.srcs/sources_1/new/hex_to_sseg_LED.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex_to_sseg_LED' (1#1) [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/3.9.1Hexadecimal_to_sseg_LED/3.9.1Hexadecimal_to_sseg_LED.srcs/sources_1/new/hex_to_sseg_LED.v:23]
INFO: [Synth 8-6157] synthesizing module 'disp_mux' [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/disp_mux.v:22]
	Parameter N bound to: 22 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'disp_mux' (2#1) [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/disp_mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top' (3#1) [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-7023] instance 'top0' of module 'top' has 5 connections declared, but only 4 given [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'test' (4#1) [C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.srcs/sources_1/new/test.sv:23]
WARNING: [Synth 8-3331] design test has unconnected port SW[15]
WARNING: [Synth 8-3331] design test has unconnected port SW[14]
WARNING: [Synth 8-3331] design test has unconnected port SW[13]
WARNING: [Synth 8-3331] design test has unconnected port SW[12]
WARNING: [Synth 8-3331] design test has unconnected port SW[11]
WARNING: [Synth 8-3331] design test has unconnected port SW[10]
WARNING: [Synth 8-3331] design test has unconnected port SW[9]
WARNING: [Synth 8-3331] design test has unconnected port SW[8]
WARNING: [Synth 8-3331] design test has unconnected port SW[7]
WARNING: [Synth 8-3331] design test has unconnected port SW[6]
WARNING: [Synth 8-3331] design test has unconnected port SW[5]
WARNING: [Synth 8-3331] design test has unconnected port SW[4]
WARNING: [Synth 8-3331] design test has unconnected port SW[3]
WARNING: [Synth 8-3331] design test has unconnected port SW[2]
WARNING: [Synth 8-3331] design test has unconnected port SW[1]
WARNING: [Synth 8-3331] design test has unconnected port SW[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 946.121 ; gain = 307.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 946.121 ; gain = 307.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 946.121 ; gain = 307.891
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 946.121 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Marc/Desktop/NexysA7/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Marc/Desktop/NexysA7/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Marc/Desktop/NexysA7/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1012.355 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.355 ; gain = 374.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.355 ; gain = 374.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.355 ; gain = 374.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.355 ; gain = 374.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module disp_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design test has port DP driven by constant 0
WARNING: [Synth 8-3331] design test has unconnected port SW[15]
WARNING: [Synth 8-3331] design test has unconnected port SW[14]
WARNING: [Synth 8-3331] design test has unconnected port SW[13]
WARNING: [Synth 8-3331] design test has unconnected port SW[12]
WARNING: [Synth 8-3331] design test has unconnected port SW[11]
WARNING: [Synth 8-3331] design test has unconnected port SW[10]
WARNING: [Synth 8-3331] design test has unconnected port SW[9]
WARNING: [Synth 8-3331] design test has unconnected port SW[8]
WARNING: [Synth 8-3331] design test has unconnected port SW[7]
WARNING: [Synth 8-3331] design test has unconnected port SW[6]
WARNING: [Synth 8-3331] design test has unconnected port SW[5]
WARNING: [Synth 8-3331] design test has unconnected port SW[4]
WARNING: [Synth 8-3331] design test has unconnected port SW[3]
WARNING: [Synth 8-3331] design test has unconnected port SW[2]
WARNING: [Synth 8-3331] design test has unconnected port SW[1]
WARNING: [Synth 8-3331] design test has unconnected port SW[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\top0/disp_mux0/freq_counter_reg[21] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.355 ; gain = 374.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.789 ; gain = 375.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1013.789 ; gain = 375.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1023.453 ; gain = 385.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    12|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    12|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1039.305 ; gain = 334.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1039.305 ; gain = 401.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1039.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1052.676 ; gain = 723.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1052.676 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Marc/Documents/GitHub/FPGAPrototypingByVerilogExamples/4.5LedTimeMultiplexingUnit/4.5LedTimeMultiplexingUnit.runs/synth_1/test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_utilization_synth.rpt -pb test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb  8 21:52:18 2020...
