;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 300, 90
	SUB @725, 106
	SPL 0, <-2
	SUB #72, @200
	SLT 130, 9
	SUB @621, <103
	ADD 130, 9
	MOV -5, <-20
	SUB 0, 30
	SUB 0, 30
	SUB 12, @90
	SPL 0, <-2
	SUB 12, @90
	SUB #272, @200
	SUB @725, 106
	ADD 130, 9
	CMP 12, @10
	SPL 0, <-2
	ADD 250, 60
	ADD 250, 60
	SPL 270, 500
	SPL 0, <-2
	SUB @725, 106
	SUB @725, 106
	ADD 250, 60
	SUB @725, 106
	ADD 250, 60
	CMP -227, <-120
	CMP -227, <-120
	ADD #272, <1
	SUB @-127, <100
	SPL 0, <-2
	CMP -207, <-120
	SUB @725, 106
	SUB 12, @10
	SLT 721, -0
	DJN @-1, @-20
	CMP @121, 103
	ADD 210, 60
	ADD 130, 9
	ADD 210, 60
	MOV -7, <-20
	SUB @121, 103
	SUB @121, 103
	ADD 210, 60
	CMP -207, <-120
