{"Source Block": ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@371:381@HdlStmAssign", "\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n  assign rx_mon_trigger = {rx_sync, rx_sysref, rx_mon_trigger_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0]};\n\n  assign tx_mon_data = {tx_sync, tx_sysref, tx_ip_sof, tx_gt_charisk, tx_gt_data};\n  assign tx_mon_trigger = {tx_sync, tx_sysref, tx_ip_sof};\n\n  // signal name changes\n\n  assign up_rstn = axi_aresetn;\n  assign up_clk = axi_aclk;\n"], "Clone Blocks": [["hdl/library/axi_jesd_gt/axi_jesd_gt.v@368:378", "  wire                                          up_rack_s;\n\n  // debug interface\n\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n  assign rx_mon_trigger = {rx_sync, rx_sysref, rx_mon_trigger_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0]};\n\n  assign tx_mon_data = {tx_sync, tx_sysref, tx_ip_sof, tx_gt_charisk, tx_gt_data};\n  assign tx_mon_trigger = {tx_sync, tx_sysref, tx_ip_sof};\n\n  // signal name changes\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@367:377", "  wire    [ 31:0]                               up_rdata_s;\n  wire                                          up_rack_s;\n\n  // debug interface\n\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n  assign rx_mon_trigger = {rx_sync, rx_sysref, rx_mon_trigger_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0]};\n\n  assign tx_mon_data = {tx_sync, tx_sysref, tx_ip_sof, tx_gt_charisk, tx_gt_data};\n  assign tx_mon_trigger = {tx_sync, tx_sysref, tx_ip_sof};\n\n"], ["hdl/library/axi_jesd_gt/axi_jesd_gt.v@370:380", "  // debug interface\n\n  assign rx_mon_data = {rx_sync, rx_sysref, rx_ip_sof, rx_ip_data, rx_mon_data_s[((PCORE_NUM_OF_RX_LANES*50)-1):0]};\n  assign rx_mon_trigger = {rx_sync, rx_sysref, rx_mon_trigger_s[((PCORE_NUM_OF_RX_LANES* 1)-1):0]};\n\n  assign tx_mon_data = {tx_sync, tx_sysref, tx_ip_sof, tx_gt_charisk, tx_gt_data};\n  assign tx_mon_trigger = {tx_sync, tx_sysref, tx_ip_sof};\n\n  // signal name changes\n\n  assign up_rstn = axi_aresetn;\n"]], "Diff Content": {"Delete": [[376, "  assign tx_mon_trigger = {tx_sync, tx_sysref, tx_ip_sof};\n"]], "Add": [[376, "  wire    [(( 1*8)-1):0]                      qpll_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      qpll_ref_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      qpll_locked;\n"], [376, "  wire    [(( 1*8)-1):0]                      cpll_rst_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      cpll_ref_clk_in;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_p;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_n;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_out_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_rst;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_sof;\n"], [376, "  wire    [((32*8)-1):0]                      rx_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_sysref;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_sync;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_charisk;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_disperr;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_notintable;\n"], [376, "  wire    [((32*8)-1):0]                      rx_gt_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_gt_comma_align_enb;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_ilas_f;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_ilas_q;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_ilas_a;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_ilas_r;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_gt_cgs_k;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_ip_rst;\n"], [376, "  wire    [(( 4*8)-1):0]                      rx_ip_sof;\n"], [376, "  wire    [((32*8)-1):0]                      rx_ip_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_ip_sysref;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_ip_sync;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_ip_rst_done;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_rst_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_pll_rst;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_gt_rst;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_gt_rst_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_user_ready;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_rst_done_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_pll_locked_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_user_ready_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_rst_done;\n"], [376, "  wire    [(( 1*8)-1):0]                      rx_pll_locked;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_p;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_n;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_out_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_clk;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_rst;\n"], [376, "  wire    [((32*8)-1):0]                      tx_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_sysref;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_sync;\n"], [376, "  wire    [(( 4*8)-1):0]                      tx_gt_charisk;\n"], [376, "  wire    [((32*8)-1):0]                      tx_gt_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_ip_rst;\n"], [376, "  wire    [((32*8)-1):0]                      tx_ip_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_ip_sysref;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_ip_sync;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_ip_rst_done;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_rst_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_pll_rst;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_gt_rst;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_gt_rst_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_user_ready;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_rst_done_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_pll_locked_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_user_ready_m;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_rst_done;\n"], [376, "  wire    [(( 1*8)-1):0]                      tx_pll_locked;\n"], [376, "  wire                                        up_rstn;\n"], [376, "  wire                                        up_clk;\n"], [376, "  wire                                        up_wreq;\n"], [376, "  wire    [((14*1)-1):0]                      up_waddr;\n"], [376, "  wire    [((32*1)-1):0]                      up_wdata;\n"], [376, "  wire    [(( 1*9)-1):0]                      up_wack;\n"], [376, "  wire                                        up_rreq;\n"], [376, "  wire    [((14*1)-1):0]                      up_raddr;\n"], [376, "  wire    [((32*9)-1):0]                      up_rdata;\n"], [376, "  wire    [(( 1*9)-1):0]                      up_rack;\n"], [376, "  wire    [(( 1*8)-1):0]                      up_es_dma_req;\n"], [376, "  wire    [((32*8)-1):0]                      up_es_dma_addr;\n"], [376, "  wire    [((32*8)-1):0]                      up_es_dma_data;\n"], [376, "  wire    [(( 1*8)-1):0]                      up_es_dma_ack;\n"], [376, "  wire    [(( 1*8)-1):0]                      up_es_dma_err;\n"]]}}