var group___a_l_t___i2_c___t_x___f_i_f_o =
[
    [ "ALT_I2C_TX_FIFO_NUM_ENTRIES", "group___a_l_t___i2_c___t_x___f_i_f_o.html#ga8fdcef1d93529a30efd59075f699ad95", null ],
    [ "alt_i2c_tx_fifo_is_empty", "group___a_l_t___i2_c___t_x___f_i_f_o.html#gad05ec1e8cc6ad14170154fb6ceac7bc6", null ],
    [ "alt_i2c_tx_fifo_is_full", "group___a_l_t___i2_c___t_x___f_i_f_o.html#ga741f705473ce5cb1c2859f91c1dc3f6b", null ],
    [ "alt_i2c_tx_fifo_level_get", "group___a_l_t___i2_c___t_x___f_i_f_o.html#ga933113da14d91a6276239c233e123572", null ],
    [ "alt_i2c_tx_fifo_threshold_get", "group___a_l_t___i2_c___t_x___f_i_f_o.html#gad72ef4aff5f1ee4e1f35aa525a4f04c2", null ],
    [ "alt_i2c_tx_fifo_threshold_set", "group___a_l_t___i2_c___t_x___f_i_f_o.html#ga586c10f3131294a2d8a20b8698277279", null ]
];