module clock(clk);
	output clk;
	reg clk;
	initial begin
		clk <= 0;
	end
	always@(*)
		begin
		#1//50 
		clk <= ~clk;	
	end
endmodule

