# [Computer Organization & Architecture](https://en.wikipedia.org/wiki/Computer_architecture)

![Screenshot 2022-12-29 161146](https://user-images.githubusercontent.com/8178412/209950291-45616197-40c8-4371-8160-89b8a45255d0.png)



# [Instruction Set Architecture (ISA)](https://en.wikipedia.org/wiki/Instruction_set_architecture)
![Screenshot 2022-12-29 155012](https://user-images.githubusercontent.com/8178412/209951851-7971d2f6-4ff4-48a6-afa1-c5eb53ab9c0a.png)

Is an abstract model of a computer. A device that executes instructions described by that ISA, such as a central processing unit (CPU), is called an implementation

[Comparison of Instruction Set Architectures](https://en.wikipedia.org/wiki/Comparison_of_instruction_set_architectures)
- [CISC - Complex Instruction Set Computer](https://en.wikipedia.org/wiki/Complex_instruction_set_computer)
    - [x86-64](https://en.wikipedia.org/wiki/X86-64) (Intel/AMD)
- [RISC - Reduced Instruction Set Computer](https://en.wikipedia.org/wiki/Reduced_instruction_set_computer)
    - [ARM - Advanced RISC Machines](https://en.wikipedia.org/wiki/ARM_architecture_family) (Cortex/Snapdragon)
- [VLIW - Very Long Instruction Word](https://en.wikipedia.org/wiki/Very_long_instruction_word)
    - [e2k](https://en.wikipedia.org/wiki/Elbrus_(computer))

List of
- [List of Intel CPU microarchitectures](https://en.wikipedia.org/wiki/List_of_Intel_CPU_microarchitectures)
- [List of AMD processors](https://en.wikipedia.org/wiki/List_of_AMD_processors)
- [List of ARM processors](https://en.wikipedia.org/wiki/List_of_ARM_processors)
    

# [Microarchitecture](https://en.wikipedia.org/wiki/Microarchitecture)
A microarchitecture is a hardware implementation of an ISA (instruction set architecture), is the way a given instruction set architecture (ISA) is implemented in a particular processor

[Comparison of Microarchitectures](https://en.wikipedia.org/wiki/Comparison_of_CPU_microarchitectures)
- Cortex-A57
- Sandy Bridge


## Concepts
- [Instruction cycle](https://en.wikipedia.org/wiki/Instruction_cycle)
    - fetch
    - decode
    - execute
    - store (write-back)
- Multicycle microarchitecture
- [Instruction pipelining](https://en.wikipedia.org/wiki/Instruction_pipelining)
- [CPU cache](https://en.wikipedia.org/wiki/CPU_cache)
- [Branch prediction](https://en.wikipedia.org/wiki/Branch_predictor)
- [Superscalar processor](https://en.wikipedia.org/wiki/Superscalar_processor)
- [Out-of-order execution](https://en.wikipedia.org/wiki/Out-of-order_execution)
- [Register renaming](https://en.wikipedia.org/wiki/Register_renaming)
- [Multiprocessing](https://en.wikipedia.org/wiki/Multiprocessing)
- [Multithreading](https://en.wikipedia.org/wiki/Multithreading_(computer_architecture))

# [Central Processing Unit (CPU)](https://en.wikipedia.org/wiki/Central_processing_unit)
![Screenshot 2022-12-29 161213](https://user-images.githubusercontent.com/8178412/209950293-2fbf3755-abfe-4292-a68c-c4a0a5056736.png)

### IC - Integrated Circuit
All CPUs are ICs. Not all ICs are CPUs
- [ASIC - Application-specific integrated circuit](https://en.wikipedia.org/wiki/Application-specific_integrated_circuit)
- [FPGA - Field-programmable gate array](https://en.wikipedia.org/wiki/Field-programmable_gate_array)
- CPU
    - [Single cycle processor](https://en.wikipedia.org/wiki/Single_cycle_processor)
    - [Multi-cycle processor](https://en.wikipedia.org/wiki/Multi-cycle_processor)


### CPU Components
- [Processor register](https://en.wikipedia.org/wiki/Processor_register)
- [ALU - Arithmetic Logic Unit](https://en.wikipedia.org/wiki/Arithmetic_logic_unit)
- Cache


# Memory
- Computer Memory Hierarchy
    - Registers
    - Cache
    - RAM
    - Hard Disk


![Screenshot 2022-12-29 161345](https://user-images.githubusercontent.com/8178412/209950294-c62195c4-201a-43cf-acfc-b9428f9bcd33.png)
![Screenshot 2022-12-29 155058](https://user-images.githubusercontent.com/8178412/209950287-bbf85ded-ce69-4d45-bc1a-fab3bdaa6628.png)
