<InterfaceSummary>
<RtlPorts>
<name>input_2_V</name>
<CType>
<TypeName>ap_fixed 18 6 5 3 0</TypeName>
<TypeWidth>18</TypeWidth>
<PhysicalWidth>36</PhysicalWidth>
</CType>
<CFractionWidth>12</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>layer7_out_0_V</name>
<CType>
<TypeName>ap_fixed 18 6 5 3 0</TypeName>
<TypeWidth>18</TypeWidth>
<PhysicalWidth>18</PhysicalWidth>
</CType>
<CFractionWidth>12</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

