{"vcs1":{"timestamp_begin":1730190232.886715665, "rt":1.94, "ut":0.80, "st":0.30}}
{"vcselab":{"timestamp_begin":1730190234.916758806, "rt":1.92, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1730190236.924933759, "rt":0.47, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730190232.164739734}
{"VCS_COMP_START_TIME": 1730190232.164739734}
{"VCS_COMP_END_TIME": 1730190239.152516377}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 333652}}
{"stitch_vcselab": {"peak_mem": 231580}}
