# Change Log

All notable changes to this project will be documented in this file.

The format is based on [Keep a Changelog](http://keepachangelog.com/)
and this project adheres to [Semantic Versioning](http://semver.org/).

## [Unreleased]

### Fixed
- Peripheral memory map to fit SPI
- AXI address mapping end address

### Changed
- FPGA flow timing error handling

## [v0.1.0] - 2024-11-15

### Added

- Changelog

[unreleased]: https://github.com/soc-hub-fi/Atalanta/compare/v0.1.0...HEAD
