Functional Block ,Enclosure,Instance per,Prefix,interface_inst_name,counter name,CounterType,IMG Counter,priority(0 is highest),Group,Signalwidth,sub num(counter num per PFM),PH NEW,desc,comment,CMP_WITH_CSIM,,OWNER,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ACTIVE_CYCLES,CYCLE,,0,0,1,4,1,count when MPE has active waves,,,,,,,,,
PAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_PAP_INSTR_NUM,CYCLE,,0,0,1,4,1,count when MPE PAP executed a PAP  instruction (FQ ISSUE? per SIMD32),,TRUE,,,,,,,
SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SAP_INSTR_NUM,CYCLE,,0,0,1,4,1,count when MPE SAP executed a SAP  instruction,,,,,,,,,
PAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ACTIVE_CYCLES_PAP,CYCLE,,0,0,1,4,0,count when MPE PAP executed a SIMD32 (after condition execution check?),,TRUE,,,,,,,
SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ACTIVE_CYCLES_SAP,CYCLE,,0,0,1,4,0,count when MPE SAP executed a SIMD32,,TRUE,,,,,,,
PAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_CYCLES_PAP,CYCLE,,0,0,1,4,0,count when MPE PAP pipe has at least one instruction (DIFFERENCE BETWEEN ACTIVE CYCLE),,,,,,,,,
SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_CYCLES_SAP,CYCLE,,0,0,1,4,0,count when MPE SAP pipe has at least one instruction,,,,,,,,,
PAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US_STALL_PAP_RD,CYCLE,,0,0,1,4,0,count when MPE Unified Store stall PAP request to read source data,,,,,,,,,
SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US_STALL_SAP_RD,CYCLE,,0,0,1,4,0,count when MPE Unified Store stall SAP request to read source data,,,,,,,,,
PAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US_STALL_SAP_WR,CYCLE,,0,0,1,4,0,count when MPE Unified Store stall SAP request to write resulte data,,,,,,,,,
SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SHS_STALL_SAP_WR,CYCLE,,0,0,1,4,1,count when MPE Shared Store stall SAP request to write resulte data,,,,,,,,,
SAP,MP,MPE,,,MPE{N}_IRS_STALL_SAP_WR,,,,,,,,count when MPE  internal Store stall SAP request to write resulte data,,,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FRAG_WAVE,CYCLE_WORKLOAD,PERF_MP_ALU_FRAG,0,0,5,1,0,"PAP or SAP SIMD32 instruction number executed by PAP and SAP pipeline for frag. Max increment per cycle is PAP:1, SAP:0.5",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_GEOM_WAVE,CYCLE_WORKLOAD,PERF_MP_ALU_GEOM,0,0,5,1,0,"PAP or SAP SIMD32 instruction number executed by PAP and SAP pipeline for frag. Max increment per cycle is PAP:1, SAP:0.5",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_COMPUTE_WAVE,CYCLE_WORKLOAD,PERF_MP_ALU_COMP,0,0,5,1,0,"PAP or SAP SIMD32 instruction number executed by PAP and SAP pipeline for frag. Max increment per cycle is PAP:1, SAP:0.5",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FASTRENDER_WAVE,CYCLE_WORKLOAD,PERF_MP_ALU_FASTRENDER,0,0,5,1,0,"PAP or SAP SIMD32 instruction number executed by PAP and SAP pipeline for frag. Max increment per cycle is PAP:1, SAP:0.5",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FRAG_INST,CYCLE_WORKLOAD,PERF_MP_ALU_FRAG_INST,0,0,5,1,0,Number of valid instances PAP and SAP pipeline executed for frag. (after HQ/FQ) Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_GEOM_INST,CYCLE_WORKLOAD,PERF_MP_ALU_GEOM_INST,0,0,5,1,0,Number of valid instances PAP and SAP pipeline executed for frag. (after HQ/FQ) Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_COMPE{N}_INST,CYCLE_WORKLOAD,PERF_MP_ALU_COMP_INST,0,0,5,1,0,Number of valid instances PAP and SAP pipeline executed for frag. (after HQ/FQ) Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FASTRENDER_INST,CYCLE_WORKLOAD,PERF_MP_ALU_FASTRENDER_INST,0,0,5,1,0,Number of valid instances PAP and SAP pipeline executed for frag. (after HQ/FQ) Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FRAG_INST_PRED,CYCLE_WORKLOAD,PERF_MP_ALU_FRAG_INST_PRED,0,0,10,1,0,Number of valid instances PAP and SAP pipeline executed after CC kill for frag. Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_GEOM_INST_PRED,CYCLE_WORKLOAD,PERF_MP_ALU_GEOM_INST_PRED,0,0,10,1,0,Number of valid instances PAP and SAP pipeline executed after CC kill for frag. Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_COMPE{N}_INST_PRED,CYCLE_WORKLOAD,PERF_MP_ALU_COMP_INST_PRED,0,0,10,1,0,Number of valid instances PAP and SAP pipeline executed after CC kill for frag. Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FASTRENDER_INST_PRED,CYCLE_WORKLOAD,PERF_MP_ALU_FASTRENDER_INST_PRED,0,0,10,1,0,Number of valid instances PAP and SAP pipeline executed after CC kill for frag. Max increment per cycle is PAP:32 SAP:16,,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FRAG_BLOCK,CYCLE_WORKLOAD,PERF_MP_ALU_FRAG_BLOCK,0,0,8,1,0,"Number of valid 2x2 pixel block PAP and SAP pipeline executed for frag. Max increment per cycle is 40(PAP 8, SAP 32)",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_GEOM_BLOCK,CYCLE_WORKLOAD,PERF_MP_ALU_GEOM_BLOCK,0,0,8,1,0,"Number of valid 2x2 pixel block PAP and SAP pipeline executed for geom. Max increment per cycle is 40(PAP 8, SAP 32)",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_COMPE{N}_BLOCK,CYCLE_WORKLOAD,PERF_MP_ALU_COMP_BLOCK,0,0,8,1,0,"Number of valid 2x2 pixel block PAP and SAP pipeline executed for comp. Max increment per cycle is 40(PAP 8, SAP 32)",,TRUE,,,,,,,
PAP/SAP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ALU_FASTRENDER_BLOCK,CYCLE_WORKLOAD,PERF_MP_ALU_FASTRENDER_BLOCK,0,0,8,1,0,"Number of valid 2x2 pixel block PAP and SAP pipeline executed for fast_render. Max increment per cycle is 40(PAP 8, SAP 32)",,TRUE,,,,,,,
MP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_WAVE_NUM,WORKLOAD,,0,0,1,4,1,Cycles slot which issue successs. 1 cycle only issue 1 instruction. So max incr is 1. (Add in ictrl ac ),,,,,,,,,
HQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_FOP,WORKLOAD,,0,0,1,4,0,Number of MPE issued FOP instructions.,,,,,,,,,
HQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_DOT8,WORKLOAD,,0,0,1,4,0,Number of MPE issued DOT8 instructions.,,,,,,,,,
HQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_CVT,,,,,,,,,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_HQ_DUALISSUE_NUM,,,,,,,,Count when there is 2 PAP instruction comes into HQ,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_HQ_NO_DUAL_ISSUE_BY_INSTR_WORD_TOO_LONG.,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_VOTE,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_SHUFFLE,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_INT,WORKLOAD,,0,0,1,4,0,Number of MPE issued INT instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_BIT,WORKLOAD,,0,0,1,4,0,Number of MPE issued BIT instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_MOV,WORKLOAD,,0,0,1,4,0,Number of MPE issued MOV instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_ITR,WORKLOAD,,0,0,1,4,0,Number of MPE issued ITR instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_LSU,WORKLOAD,,0,0,1,4,1,Number of MPE issued LSU instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_EMI,WORKLOAD,,0,0,1,4,0,Number of MPE issued EMI instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_EMI_VS,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_EMI_HS,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_EMI_DS,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_PSB_WR,WORKLOAD,,0,0,1,4,0,Number of MPE issued PSB_WR instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_PSB_RD,WORKLOAD,,0,0,1,4,0,Number of MPE issued PSB_RD instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_SMP,WORKLOAD,,0,0,1,4,0,Number of MPE issued SMP instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_TAP,WORKLOAD,,0,0,1,4,0,Number of MPE issued TAP instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_AF32,WORKLOAD,,0,0,1,4,1,Number of MPE issued AF32 instructions.,PH1 MAOXING ,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_CTRL,WORKLOAD,,0,0,1,4,1,Number of MPE issued CTRL instructions whether send to pipe or not.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_COND,WORKLOAD,,0,0,1,4,0,Number of MPE issued COND instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_COND_OLCHK,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_COND_BAR,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_COND_MUTEX,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_ASYNCB,WORKLOAD,,0,0,1,4,1,Number of MPE issued ASYNCB instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_FP64,WORKLOAD,,0,0,1,4,0,Number of MPE issued FP64 instructions.,PH1 4LANE (4MUL OR 4ADD),,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_TCE,WORKLOAD,,0,0,1,4,1,Number of MPE issued TCE instructions.,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_ID,WORKLOAD,,0,0,1,4,0,"Number of MPE issued consumed by InstrDecoder including deactive, instr miss , brach instruction and so on",,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_TME,WORKLOAD,,0,0,1,4,1,Number of MPE issued TME instructions.,,,,,,,,,
FQ,MP,MPE,,,MPE{N}_ISSUE_RTIX,,,,,,,,,,,,,,,,,
FQ,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ISSUE_LMA,WORKLOAD,,0,0,1,4,1,Number of MPE issued LMA instructions.,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_ACTIVE_CYCLES,WORKLOAD,,0,0,1,4,0,Count when MPE instr controller active. 2 PAP instruction or 1 instruction. It can be replaced by USC_ISSUE_SLOT_NUM. So in here it means ICTRL busy cycle.,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_L0_ICACHE_LINES_MISS,WORKLOAD,,0,0,1,4,1,icache miss and icache filled should be the same? ,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_L0_ICACHE_REQ_HIT_ON_MISS,,,,,,,,TO find out if L0 miss panelty is tolerable?,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_L0_ICACHE_REQ_TOTAL,,,,,,,,TOATL REQUST FOR MISS RATE ,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_L0_ICACHE_REQ_HIT_ON_PREFETCH,,,,,,,,,SEVERAL GROUP DATA UNIQUE.,,,,,,,,
ICTRL,,,,,MPE{N}_L0_ICACHE_REQ_PREFETCH_MISS,,,,,,,,,,,,,,,,,
MP,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_L0_ICACHE_LINES_FILLED,WORKLOAD,,0,0,1,4,1,Number of cache lines requested by MPE ICTRL L0 ICACHE to L2 ICACHE,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_PAP_PIPEFULL,CYCLE,,0,0,1,4,0,"Cycles wave unable to issue by pap pipe full, add by wave number blocked on the pipe per cycle. MPE max supports 24 wave32 in flight. Max increment per cycle is 24. (Add in wave mananger)",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_SAP_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by sap pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_MOV_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by mov pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_LSU_PIPEFULL,CYCLE,,0,0,1,4,1,Cycles wave unable to issue by LSU pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_EMI_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by emi pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_SMP_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by smp pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_PSB_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by psb wr or rd pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_AF32_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by af32 pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_FP64_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by fp64 pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_TCE_PIPEFULL,CYCLE,,0,0,1,4,1,Cycles wave unable to issue by TCE pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_TME_PIPEFULL,CYCLE,,0,0,1,4,1,Cycles wave unable to issue by TME pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_LMA_PIPEFULL,CYCLE,,0,0,1,4,1,Cycles wave unable to issue by LMA pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_DEU_PIPEFULL,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_PIPEFULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by pipe full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger)( any of execution pipeline full leads to this counting.),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_ASYNC,CYCLE,,0,0,1,4,1,Cycles wave unable to issue by barrier or mutex. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.(Add in wave mananger),,,,,,,,,
,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_WGC_BARRIER,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_NOINSTR,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by no instrs (L0 Icache miss)(Add in wave mananger),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_PIXEL_CHECK,CYCLE,,0,0,1,4,0,"Cycles wave unable to issue by OUTPUT BUFFER or  pass group, overlap dependency check. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_DSF_NOT_ZERO,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by long latency dependency. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_NDSF_REUSE,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by NDSF ready for set. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_DSF_MAX,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by DSF not max. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_NDSF_MAX,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by NDSF not max. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_IC_FULL,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by cache full. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_RUNNING,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by wave in running. MPE max supports 24 wave32 in flight. Max increment per cycle is 24.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_MISC,CYCLE,,0,0,1,4,0,Cycles wave unable to issue by other reasons. MPE max supports 24 wave32 in flight. Max increment per cycle is 24. wave in running but not issue by other reason.,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_SCHED,CYCLE,,0,0,1,4,0,"Cycles wave unable to issue but not been issued. MPE max supports 24 wave32 in flight. Max increment per cycle is 24. wave in active status and will be emitted, but this wave has not been issued this cycle",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NOISSUE_BY_MUTEX_LOCK{MP|MPE|GLOBAL|SQUAD},,,,,,,,,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_NOINST,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue in ICTRL (replay) by no inst. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_PIPEFULL,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by pipefull. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_OB,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by output buffer. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_PASSGROUP,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by passgroup. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_DSF_NOT_ZERO,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by long latency dependency. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_NDSF_REUSE,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by NDSF ready for set. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_DSF_MAX,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by  DSF not max. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_REPLAY_BY_NDSF_MAX,WORKLOAD,,0,0,1,4,0,Cycles wave unable to issue (replay) by NDSF not max. 1 cycle only process 1 instr. So max incr is 1. (add in ictrl),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_MUTEX_LOCK_CYCLE_SQUAD,,,,,,,,,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_MUTEX_LOCK_CYCLE_MPE,,,,,,,,,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_MUTEX_LOCK_CYCLE_MP,,,,,,,,,,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ICTRL_MUTEX_LOCK_CYCLE_GLOBAL,,,,,,,,,,,,,,,,,
US,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US_RD_REQ,WORKLOAD,,0,0,1,4,0,"Number of MPE unified storage request to translate virtual addr to physical addr  number, sum of all banks.  Per MPE has 4us, each us has 4bank. Max incr is 16",,,,,,,,,
US,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US{0-3}_BANK{0-3}_RD_REQ,,,,,,,,,FOR access balance check?,,,,,,,,
US,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US_WR_REQ,WORKLOAD,,0,0,1,4,0,"Number of MPE unified storage write request number, sum of all banks  Per MPE has 4us, each us has 4bank. Max incr is 16",,,,,,,,,
US,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_US{0-3}_BANK{0-3}_WR_REQ,,,,,,,,,,,,,,,,,
IS,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_IS_RD_REQ,WORKLOAD,,0,0,1,4,0,at lease one instance operate irs read happens at this cycle,"each MPE has two irs, so this event need or_reduce in MPE level",TRUE,,xiaojie.geng,,,,,
IS,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_IS_WR_REQ,WORKLOAD,,0,0,1,4,0,at lease one instance operate irs write happens at this cycle,"each MPE has two irs, so this event need or_reduce in MPE level",TRUE,,xiaojie.geng,,,,,
SR,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SL_RD_REQ,WORKLOAD,,0,0,1,4,1,Number of Slot register read request number,,,,,,,,,
SR,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SL_WR_REQ,WORKLOAD,,0,0,1,4,1,Number of slot register write request number,,,,,,,,,
CR,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_CF_WR_REQ,WORKLOAD,,0,0,1,4,0,MPE coefficient storage write request number,,,,,,,,,
CR,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_CF_RD_REQ,WORKLOAD,,0,0,1,4,0,MPE coefficient storage request to translate virtual addr to physical addr  number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_RD_REQ,WORKLOAD,,0,0,1,4,0,MPE shared storage request to translate virtual addr to physical addr  number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_IOC_CACHE_REQ_NUM,WORKLOAD,,0,0,1,4,0,MPE SH IO ctrl read cache request to translate virtual addr to physical addr  hit number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_IOC_CACHE_MISS_NUM,WORKLOAD,,0,0,1,4,0,MPE SH IO ctrl read cache request to translate virtual addr to physical addr  miss number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_TCE_CACHE_REQ_NUM,WORKLOAD,,,,1,4,1,MPE SH TCE read cache hit request number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_TCE_CACHE_MISS_NUM,WORKLOAD,,,,1,4,1,MPE SH TCE read cache miss request number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_READ_CACHE_REQ_NUM,WORKLOAD,,0,0,1,4,0,MPE SH External Pipeline read cache hit request number,,,,,,,,,
SH,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_SH_READ_CACHE_MISS_NUM,WORKLOAD,,0,0,1,4,0,MPE SH External Pipeline read cache miss request number,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_ALL,WORKLOAD,,0,x,5,4,1,sum of following shader types launched??? removed in qy2,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_ALL_WAVE32,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_ALL_WAVE128,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_VERTEX,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Wave, for VERTEX",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_HULL,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for HULL",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_DOMAIN,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for DOMAIN",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_GEOM,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for GEOM",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_FRAG,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for FRAG",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_COMPUTE,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for COMPUTE",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_LAUNCHED_TDM,WORKLOAD,,0,0,5,4,1,"Number of MPE Received Waves, for 2D",,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_ALL,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1) (any shader type),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_ALL_WAVE32,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_ALL_WAVE128,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_VERTEX,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1)(VS),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_HULL,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1) (HS),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_DOMAIN,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1) (DS),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_GEOM,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1) (GS),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_FRAG,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1) (FS),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_COMPEUTE,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1)(COMPUTE),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_NON_EMPTY_WAVE_CYCLES_TDM,CYCLE,,0,0,5,4,1,count when MPE has at least one NON-EMPTY slots (so every cycle only increment 1),,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_ALL,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_ALL_WAVE32,WORKLOAD,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_ALL_WAVE128,WORKLOAD,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_vertex,,,,,,,,,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_HULL,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_DOMAIN,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_GEOM,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_FRAG,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_COMPUTE,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_FILLED_TDM,WORKLOAD,,0,0,5,4,1,Number of MPE non-empty slots (so every cycle this counter increments by number of slots which are valid). MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_INVALID,WORKLOAD,,0,0,5,4,1,Number of MPE slots which is at INVALID state . MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_RUNNING,WORKLOAD,,,,,,,Number of MPE slots which is at RUNNING state . MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_WAIT_ACTIVE,WORKLOAD,,0,0,5,4,1,Number of MPE slots which is at WAIT ACTIVE state . MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_WAVE_READY,WORKLOAD,,0,0,5,4,1,Number of MPE slots which is at READY state . MPE max supports 24 wave32 in flight. Max increment per cycle is 24,,,,,,,,,
WM,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ACTIVE_WAVE_NUM,WORKLOAD,,0,0,1,4,1,Number of MPE active slots include initialize + wait_active + running. (so every cycle this counter increments by number of active slots in the MPE). Max Increment per cycle is (taskMode ? 12 : 24),,,,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_VERTEX,WORKLOAD,PERF_USC_ID_INSTR_EXEC_GEOM,0,0,2,8,0,"Number of instructions executed by the MPE Instruction Decode for vertex (active instance count, i.e. if all instances active in the wave, the max increment per cycle is wave size (waveMode ? 32 :128)",,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_HULL,WORKLOAD,PERF_USC_ID_INSTR_EXEC_GEOM,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for hull,,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_DOMAIN,WORKLOAD,PERF_USC_ID_INSTR_EXEC_GEOM,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for domain,,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_GEOM,WORKLOAD,PERF_USC_ID_INSTR_EXEC_GEOM,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for geometry,,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_FRAG,WORKLOAD,PERF_USC_ID_INSTR_EXEC_FRAG,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for fragment,,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_COMPUTE,WORKLOAD,PERF_USC_ID_INSTR_EXEC_COMP,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for coMPEute,,,1,,,,,,
ICTRL,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_ID_INSTR_EXEC_TDM,WORKLOAD,　,0,0,2,8,0,Number of instructions executed by the MPE Instruction Decode for tdm,,,,,,,,,
CEU,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_COND_NESTING_DEPTH,,,,,,,,Count when conditional nesting,EMC SPEC CHECK,,,,,,,,
CEU,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_COND_DIVERGE_NUM,,,,,,,,Count when the shader COND instr divergence happen.,,,,,,,,,
CEU,MP,MPE,CORE{m}_SPU{n}_MP{i},,MPE{N}_COND_DIVERGE_CYCLE,,,,,,,,"count cycles when Divergence take place, stop at corresponding Convergence comes in temp counter(if nesting happens ignore it, just check the start diverge and it's converge time),  then accumulate the temp counters together (sum of divergence cycles)",,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,
FQ,,,,,MPE{n}_FQ_FIFO0_OCCUPIED,,,,,,,,MAX incr fifo depth,,,,,,,,,
FQ,,,,,MPE{n}_FQ_FIFO1_OCCUPIED,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,
,,,,,,,,,,,,,,,,,,,,,,
