// Seed: 815164267
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  wire id_3;
  wire id_4;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output logic id_6,
    output wand id_7,
    output wire id_8,
    output supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wire id_13,
    input tri id_14
);
  assign id_7 = 1;
  id_16(
      .id_0(1), .id_1(id_8), .id_2(id_1), .id_3(id_11)
  );
  always @((1 < id_13) or id_3) id_6 <= 1;
  module_0 modCall_1 (
      id_14,
      id_12
  );
endmodule
