# FPGA-Based Communication Protocol Design

This project implements **SPI** and **UART** communication protocols on an FPGA using **master-slave architecture**.  
Designed in **Verilog**, simulated with testbenches, and optimized for **low latency** and **high reliability**.

---

## ðŸ“œ Features
- SPI protocol implementation with adjustable clock polarity and phase.
- UART protocol implementation with configurable baud rates.
- Optimized timing constraints to reduce latency by **15%**.
- Improved communication reliability by **25%**.
- Fully verified through simulation waveforms.

---

## ðŸ›  Tools & Technologies
- **Languages:** Verilog HDL
- **Tools:** AMD Vivado, ModelSim (optional)
- **FPGA Board:** Spartan-6
- **Simulation:** Custom Verilog testbenches

---

## ðŸ“‚ Repository Structure
