#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Sep  5 15:47:30 2017
# Process ID: 217856
# Current directory: C:/Users/User/Downloads/te0722_7s/test_board/v_log
# Command line: vivado.exe -source ../scripts/script_main.tcl -mode batch -notrace -tclargs --run 1 --gui 1 --clean 2 --boardpart te0722_7s
# Log file: C:/Users/User/Downloads/te0722_7s/test_board/v_log/vivado.log
# Journal file: C:/Users/User/Downloads/te0722_7s/test_board/v_log\vivado.jou
#-----------------------------------------------------------
source ../scripts/script_main.tcl -notrace
-----------------------------------------------------------------------
INFO:(TE) Load Settings Script finished
INFO:(TE) Load environment script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Utilities script finished
INFO:(TE) Load Vivado script finished
INFO:(TE) Load Designs script finished
INFO:(TE) Load User Command scripts finished
Info:(TE) Load SDSOC script finished
-----------------------------------------------------------------------
-----------------------------------------------------------------------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           test_board 
  TE::VPROJ_PATH:           C:/Users/User/Downloads/te0722_7s/test_board/vivado 
  TE::VLABPROJ_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/vivado_lab 
  TE::BOARDDEF_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/board_files 
  TE::FIRMWARE_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/firmware 
  TE::IP_PATH:              C:/Users/User/Downloads/te0722_7s/test_board/ip_lib 
  TE::BD_PATH:              C:/Users/User/Downloads/te0722_7s/test_board/block_design 
  TE::XDC_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/constraints 
  TE::HDL_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/hdl 
  TE::SET_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/settings 
  TE::WORKSPACE_HSI_PATH:   C:/Users/User/Downloads/te0722_7s/test_board/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   C:/Users/User/Downloads/te0722_7s/test_board/workspace/sdk 
  TE::LIB_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/sw_lib 
  TE::SCRIPT_PATH:          C:/Users/User/Downloads/te0722_7s/test_board/scripts 
  TE::DOC_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/doc 
  TE::PREBUILT_BI_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/software 
  TE::PREBUILT_OS_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/os 
  TE::LOG_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/v_log 
  TE::BACKUP_PATH:          C:/Users/User/Downloads/te0722_7s/test_board/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           C:/Users/User/Downloads/te0722_7s/test_board/sdsoc 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
-----------------------------------------------------------------------
INFO:(TE) Parameter Index: 0
INFO:(TE) Parameter Option: --run
INFO:(TE) Parameter Option Value: 1
INFO:(TE) Parameter Index: 2
INFO:(TE) Parameter Option: --gui
INFO:(TE) Parameter Option Value: 1
INFO:(TE) Parameter Index: 4
INFO:(TE) Parameter Option: --clean
INFO:(TE) Parameter Option Value: 2
INFO:(TE) Parameter Index: 6
INFO:(TE) Parameter Option: --boardpart
INFO:(TE) Parameter Option Value: te0722_7s
-----------------------------------------------------------------------
INFO: [TE_INIT-129] Run TE::INIT::run_project te0722_7s 1 1 2
INFO: [TE_INIT-0] Script Info:
  Vivado Version:                             Vivado v2017.1 (64-bit)
  TE Script Version:                          2017.1.03
  Board Part (Definition Files) CSV Version:  1.3
  Software IP CSV Version:                    2.0
  Board Design Modify CSV Version:            1.1
  ZIP ignore CSV Version:                     1.0
  ---
  Start project with:                         vivado_create_project_guimode
  ------
INFO: [TE_INIT-1] Script Environment:
  Vivado Setting:     1 
  LabTools Setting:   0 
  SDK Setting:        1 
  SDSOC Setting:      0 
  ------
INFO: [TE_INIT-3] Initial project names and paths:
  TE::VPROJ_NAME:           test_board 
  TE::VPROJ_PATH:           C:/Users/User/Downloads/te0722_7s/test_board/vivado 
  TE::VLABPROJ_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/vivado_lab 
  TE::BOARDDEF_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/board_files 
  TE::FIRMWARE_PATH:        C:/Users/User/Downloads/te0722_7s/test_board/firmware 
  TE::IP_PATH:              C:/Users/User/Downloads/te0722_7s/test_board/ip_lib 
  TE::BD_PATH:              C:/Users/User/Downloads/te0722_7s/test_board/block_design 
  TE::XDC_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/constraints 
  TE::HDL_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/hdl 
  TE::SET_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/settings 
  TE::WORKSPACE_HSI_PATH:   C:/Users/User/Downloads/te0722_7s/test_board/workspace/hsi 
  TE::WORKSPACE_SDK_PATH:   C:/Users/User/Downloads/te0722_7s/test_board/workspace/sdk 
  TE::LIB_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/sw_lib 
  TE::SCRIPT_PATH:          C:/Users/User/Downloads/te0722_7s/test_board/scripts 
  TE::DOC_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/doc 
  TE::PREBUILT_BI_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/boot_images 
  TE::PREBUILT_HW_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/hardware 
  TE::PREBUILT_SW_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/software 
  TE::PREBUILT_OS_PATH:     C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/os 
  TE::LOG_PATH:             C:/Users/User/Downloads/te0722_7s/test_board/v_log 
  TE::BACKUP_PATH:          C:/Users/User/Downloads/te0722_7s/test_board/backup 
  TE::ZIP_PATH:             C:/Program Files/7-Zip/7z.exe 
  TE::SDSOC_PATH:           C:/Users/User/Downloads/te0722_7s/test_board/sdsoc 
  TE::XILINXGIT_DEVICETREE: B:/xilinx_git/device-tree-xlnx 
  TE::XILINXGIT_UBOOT:       
  TE::XILINXGIT_LINUX:       
  ------
INFO: [TE_INIT-16] Read board part definition list (File C:/Users/User/Downloads/te0722_7s/test_board/board_files/TE0722_board_files.csv).
INFO: [TE_INIT-18] Read Software list (File: C:/Users/User/Downloads/te0722_7s/test_board/sw_lib/apps_list.csv).
INFO: [TE_INIT-22] Read ZIP ignore list (File: C:/Users/User/Downloads/te0722_7s/test_board/sw_lib/apps_list.csv).
ID not found for te0722_7s 0, return default: NA
ID not found for te0722_7s 1, return default: NA
ID not found for te0722_7s 3, return default: NA
Found ID: 3
Board part csv name check:  3 is unique on position 0.
INFO: [TE_INIT-4] Board Part definition:
  TE::ID:             3 
  TE::PRODID:         TE0722-07s 
  TE::PARTNAME:       xc7z007sclg225-1 
  TE::BOARDPART:      trenz.biz:te0722_7s:part0:1.0 
  TE::SHORTDIR:       te0722_7s 
  TE::ZYNQFLASHTYP:   qspi_single 
  TE::FPGAFLASHTYP:   s25fl128s-3.3v-qspi-x4-single 
  ------
Generate new project (Path: C:/Users/User/Downloads/te0722_7s/test_board/vivado).
INFO: [TE_INIT-69] Set Board Definition path: C:/Users/User/Downloads/te0722_7s/test_board/board_files
INFO: [TE_INIT-70] Set IP path : C:/Users/User/Downloads/te0722_7s/test_board/ip_lib
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Downloads/te0722_7s/test_board/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
Start import design
INFO: [TE_UTIL-8] Following xdc files were found: 
   C:/Users/User/Downloads/te0722_7s/test_board/constraints/vivado_target.xdc 
 C:/Users/User/Downloads/te0722_7s/test_board/constraints/_i_bitgen_common.xdc 
 C:/Users/User/Downloads/te0722_7s/test_board/constraints/_uart0_j2xmod.xdc 
  ------
Set processing order normal for C:/Users/User/Downloads/te0722_7s/test_board/constraints/vivado_target.xdc
Set use for synthesis and implementation for C:/Users/User/Downloads/te0722_7s/test_board/constraints/vivado_target.xdc
Set processing order normal for C:/Users/User/Downloads/te0722_7s/test_board/constraints/_i_bitgen_common.xdc
Set use for implementation only for C:/Users/User/Downloads/te0722_7s/test_board/constraints/_i_bitgen_common.xdc
Set processing order normal for C:/Users/User/Downloads/te0722_7s/test_board/constraints/_uart0_j2xmod.xdc
Set use for synthesis and implementation for C:/Users/User/Downloads/te0722_7s/test_board/constraints/_uart0_j2xmod.xdc
INFO: [TE_UTIL-2] Following block designs were found: 
   C:/Users/User/Downloads/te0722_7s/test_board/block_design/zsys_bd.tcl 
  ------
INFO: [TE_INIT-8] Found BD-Design:
  TE::BD_TCLNAME:       zsys_bd 
  TE::PR_TOPLEVELNAME: zsys_wrapper 
  ------
  TE::IS_ZSYS:         true
INFO: [TE_UTIL-2] Following block designs were found: 
   C:/Users/User/Downloads/te0722_7s/test_board/block_design/zsys_bd.tcl 
  ------
INFO: [TE_BD-0] This block design tcl-file was generate with Trenz Electronic GmbH Board Part:trenz.biz:te0722_7s:part0:1.0, FPGA: xc7z007sclg225-1 at 2017-06-07T16:44:43.
INFO: [BD_TCL-3] Currently there is no design <zsys> in project, so creating one...
Wrote  : <C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 866.273 ; gain = 39.754
INFO: [BD_TCL-4] Making design <zsys> as current_bd_design.
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zsys".
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd> 
Wrote  : <C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ui/bd_4addb273.ui> 
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <zsys> from BD file <C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd>
INFO: [BD 41-1662] The design 'zsys.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/zsys.bd> 
VHDL Output written to : C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys.vhd
VHDL Output written to : C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/ip/zsys_auto_pc_0/zsys_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hw_handoff/zsys.hwh
Generated Block Design Tcl file C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hw_handoff/zsys_bd.tcl
Generated Hardware Definition File C:/Users/User/Downloads/te0722_7s/test_board/vivado/test_board.srcs/sources_1/bd/zsys/hdl/zsys.hwdef
generate_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1087.750 ; gain = 73.258
INFO: [TE_HW-34] Generate top level wrapper
INFO: [TE_INIT-139] Run project finished without Error. 
  ------
-----------------------------------------------------------------------
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.172 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/25163300032BA
open_hw_target: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1182.207 ; gain = 84.035
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
create_hw_cfgmem -hw_device [lindex [get_hw_devices xc7z007s_1] 0] [lindex [get_cfgmem_parts {s25fl128s-3.3v-qspi-x4-single}] 0]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.FILES [list "C:/Users/User/Downloads/te0722_7s/test_board/prebuilt/boot_images/te0722_7s/fsbl_app/BOOT.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
startgroup 
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7z007s_1] 0]]
WARNING: [Xicom 50-100] The current boot mode is QSPI.
If flash programming fails, configure device for JTAG boot mode and try again.
f probe 0 0 0
Performing Erase Operation...
Erase Operation successful.
INFO: [Xicom 50-44] Elapsed time = 4 sec.
Performing Program Operation...
Program Operation successful.
INFO: [Xicom 50-44] Elapsed time = 6 sec.
Performing Verify Operation...
INFO: [Xicom 50-44] Elapsed time = 6 sec.
Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1234.473 ; gain = 0.000
endgroup
boot_hw_device  [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2278] Zynq reset successful
boot_hw_device  [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-2278] Zynq reset successful
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/25163300032BA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/25163300032BA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep  5 15:54:22 2017...
