

================================================================
== Vivado HLS Report for 'conv_layer2'
================================================================
* Date:           Wed Apr 25 13:26:57 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1006353|  1006353|  1006353|  1006353|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  1006352|  1006352|     62897|          -|          -|    16|    no    |
        | + Loop 1.1                  |    62894|    62894|      4838|          -|          -|    13|    no    |
        |  ++ Loop 1.1.1              |     4836|     4836|       372|          -|          -|    13|    no    |
        |   +++ Loop 1.1.1.1          |      364|      364|       182|          -|          -|     2|    no    |
        |    ++++ Loop 1.1.1.1.1      |      180|      180|        90|          -|          -|     2|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       88|       88|        11|          -|          -|     8|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    382|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        1|      -|      32|      8|
|Multiplexer      |        -|      -|       -|    237|
|Register         |        -|      -|     416|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      5|     862|   1577|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |nnet_fadd_32ns_32dEe_U14  |nnet_fadd_32ns_32dEe  |        0|      2|  205|  390|
    |nnet_fcmp_32ns_32fYi_U16  |nnet_fcmp_32ns_32fYi  |        0|      0|   66|  239|
    |nnet_fmul_32ns_32eOg_U15  |nnet_fmul_32ns_32eOg  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  414|  950|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |conv_layer2_bias_U     |conv_layer2_conv_g8j  |        0|  32|   8|    16|   32|     1|          512|
    |conv_layer2_weights_U  |conv_layer2_conv_hbi  |        1|   0|   0|   512|   32|     1|        16384|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                  |                      |        1|  32|   8|   528|   64|     2|        16896|
    +-----------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |channel_offset_1_fu_458_p2  |     +    |      0|  0|  13|           4|           1|
    |col_offset_1_fu_410_p2      |     +    |      0|  0|  10|           2|           1|
    |filter_1_fu_260_p2          |     +    |      0|  0|  15|           5|           1|
    |i_5_fu_291_p2               |     +    |      0|  0|  13|           4|           1|
    |j_5_fu_303_p2               |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_279_p2          |     +    |      0|  0|  15|           8|           4|
    |row_offset_1_fu_319_p2      |     +    |      0|  0|  10|           2|           1|
    |tmp_20_fu_325_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_23_fu_416_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_58_fu_395_p2            |     +    |      0|  0|  20|          13|          13|
    |tmp_63_fu_426_p2            |     +    |      0|  0|  16|           9|           9|
    |tmp_64_fu_439_p2            |     +    |      0|  0|  13|           4|           4|
    |tmp_65_fu_472_p2            |     +    |      0|  0|  19|          12|          12|
    |tmp_66_fu_482_p2            |     +    |      0|  0|  15|           7|           7|
    |tmp_67_fu_495_p2            |     +    |      0|  0|  18|          11|          11|
    |tmp_s_fu_377_p2             |     +    |      0|  0|  15|           8|           8|
    |tmp_61_fu_355_p2            |     -    |      0|  0|  16|           9|           9|
    |tmp_45_fu_540_p2            |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_404_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond2_fu_313_p2         |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_297_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond4_fu_285_p2         |   icmp   |      0|  0|   9|           4|           3|
    |exitcond5_fu_254_p2         |   icmp   |      0|  0|  11|           5|           6|
    |exitcond_fu_452_p2          |   icmp   |      0|  0|  11|           4|           5|
    |notlhs_fu_522_p2            |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_528_p2            |   icmp   |      0|  0|  18|          23|           1|
    |tmp_43_fu_534_p2            |    or    |      0|  0|   8|           1|           1|
    |a_assign_6_fu_546_p3        |  select  |      0|  0|  32|           1|          32|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 382|         165|         151|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  117|         25|    1|         25|
    |channel_offset_reg_228  |    9|          2|    4|          8|
    |col_offset_reg_205      |    9|          2|    2|          4|
    |filter_reg_122          |    9|          2|    5|         10|
    |grp_fu_239_p0           |   15|          3|   32|         96|
    |grp_fu_239_p1           |   15|          3|   32|         96|
    |i_reg_134               |    9|          2|    4|          8|
    |j_reg_158               |    9|          2|    4|          8|
    |phi_mul_reg_146         |    9|          2|    8|         16|
    |row_offset_reg_182      |    9|          2|    2|          4|
    |sum_1_reg_193           |    9|          2|   32|         64|
    |sum_2_reg_216           |    9|          2|   32|         64|
    |sum_reg_170             |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  237|         51|  190|        467|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |a_assign_6_reg_692             |  32|   0|   32|          0|
    |a_assign_reg_685               |  32|   0|   32|          0|
    |ap_CS_fsm                      |  24|   0|   24|          0|
    |channel_offset_1_reg_650       |   4|   0|    4|          0|
    |channel_offset_reg_228         |   4|   0|    4|          0|
    |col_offset_1_reg_632           |   2|   0|    2|          0|
    |col_offset_reg_205             |   2|   0|    2|          0|
    |conv_layer2_bias_loa_reg_580   |  32|   0|   32|          0|
    |conv_layer2_weights_1_reg_670  |  32|   0|   32|          0|
    |filter_1_reg_560               |   5|   0|    5|          0|
    |filter_reg_122                 |   5|   0|    5|          0|
    |i_5_reg_593                    |   4|   0|    4|          0|
    |i_reg_134                      |   4|   0|    4|          0|
    |image_load_reg_665             |  32|   0|   32|          0|
    |j_5_reg_601                    |   4|   0|    4|          0|
    |j_reg_158                      |   4|   0|    4|          0|
    |next_mul_reg_585               |   8|   0|    8|          0|
    |phi_mul_reg_146                |   8|   0|    8|          0|
    |row_offset_1_reg_609           |   2|   0|    2|          0|
    |row_offset_reg_182             |   2|   0|    2|          0|
    |sum_1_reg_193                  |  32|   0|   32|          0|
    |sum_2_reg_216                  |  32|   0|   32|          0|
    |sum_reg_170                    |  32|   0|   32|          0|
    |tmp_27_reg_675                 |  32|   0|   32|          0|
    |tmp_52_reg_642                 |   4|   0|    7|          3|
    |tmp_58_reg_624                 |  13|   0|   13|          0|
    |tmp_61_reg_614                 |   8|   0|    9|          1|
    |tmp_85_cast_reg_619            |   2|   0|    4|          2|
    |tmp_88_cast_reg_637            |   9|   0|   12|          3|
    |tmp_cast2_reg_570              |   5|   0|   11|          6|
    |tmp_cast_reg_575               |   5|   0|   13|          8|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 416|   0|  439|         23|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv_layer2 | return value |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|image_r_address0   | out |   11|  ap_memory |    image_r   |     array    |
|image_r_ce0        | out |    1|  ap_memory |    image_r   |     array    |
|image_r_q0         |  in |   32|  ap_memory |    image_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond4)
	2  / (exitcond4)
5 --> 
	6  / (!exitcond3)
	4  / (exitcond3)
6 --> 
	19  / (exitcond2)
	7  / (!exitcond2)
7 --> 
	8  / (!exitcond1)
	6  / (exitcond1)
8 --> 
	9  / (!exitcond)
	7  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	8  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	5  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.loopexit" [nnet/solution1/nnet.c:43]

 <State 2> : 3.25ns
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%filter = phi i5 [ 0, %0 ], [ %filter_1, %.loopexit.loopexit ]"
ST_2 : Operation 27 [1/1] (1.36ns)   --->   "%exitcond5 = icmp eq i5 %filter, -16" [nnet/solution1/nnet.c:43]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%filter_1 = add i5 %filter, 1" [nnet/solution1/nnet.c:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader9.preheader" [nnet/solution1/nnet.c:43]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = zext i5 %filter to i64" [nnet/solution1/nnet.c:55]
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%conv_layer2_bias_add = getelementptr inbounds [16 x float]* @conv_layer2_bias, i64 0, i64 %tmp" [nnet/solution1/nnet.c:56]
ST_2 : Operation 33 [2/2] (3.25ns)   --->   "%conv_layer2_bias_loa = load float* %conv_layer2_bias_add, align 4" [nnet/solution1/nnet.c:56]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [nnet/solution1/nnet.c:59]

 <State 3> : 3.25ns
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast2 = zext i5 %filter to i11" [nnet/solution1/nnet.c:56]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_cast = zext i5 %filter to i13" [nnet/solution1/nnet.c:56]
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%conv_layer2_bias_loa = load float* %conv_layer2_bias_add, align 4" [nnet/solution1/nnet.c:56]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader9" [nnet/solution1/nnet.c:46]

 <State 4> : 1.92ns
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %.preheader9.preheader ], [ %i_5, %.preheader9.loopexit ]"
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %.preheader9.preheader ], [ %next_mul, %.preheader9.loopexit ]"
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%next_mul = add i8 %phi_mul, 13"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "%exitcond4 = icmp eq i4 %i, -3" [nnet/solution1/nnet.c:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"
ST_4 : Operation 44 [1/1] (1.73ns)   --->   "%i_5 = add i4 %i, 1" [nnet/solution1/nnet.c:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader" [nnet/solution1/nnet.c:46]
ST_4 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader8" [nnet/solution1/nnet.c:47]
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br label %.loopexit"

 <State 5> : 1.77ns
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j = phi i4 [ %j_5, %2 ], [ 0, %.preheader8.preheader ]"
ST_5 : Operation 49 [1/1] (1.30ns)   --->   "%exitcond3 = icmp eq i4 %j, -3" [nnet/solution1/nnet.c:47]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"
ST_5 : Operation 51 [1/1] (1.73ns)   --->   "%j_5 = add i4 %j, 1" [nnet/solution1/nnet.c:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader" [nnet/solution1/nnet.c:47]
ST_5 : Operation 53 [1/1] (1.76ns)   --->   "br label %.preheader7" [nnet/solution1/nnet.c:51]
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "br label %.preheader9"

 <State 6> : 7.26ns
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%sum = phi float [ %sum_1, %.preheader7.loopexit ], [ 0.000000e+00, %.preheader7.preheader ]" [nnet/solution1/nnet.c:55]
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%row_offset = phi i2 [ %row_offset_1, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]"
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%row_offset_cast5 = zext i2 %row_offset to i4" [nnet/solution1/nnet.c:51]
ST_6 : Operation 58 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %row_offset, -2" [nnet/solution1/nnet.c:51]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_6 : Operation 60 [1/1] (1.56ns)   --->   "%row_offset_1 = add i2 %row_offset, 1" [nnet/solution1/nnet.c:51]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader6.preheader" [nnet/solution1/nnet.c:51]
ST_6 : Operation 62 [1/1] (1.73ns)   --->   "%tmp_20 = add i4 %row_offset_cast5, %i" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_20, i4 0)" [nnet/solution1/nnet.c:55]
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %tmp_59 to i9" [nnet/solution1/nnet.c:55]
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_60 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_20, i1 false)" [nnet/solution1/nnet.c:55]
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %tmp_60 to i9" [nnet/solution1/nnet.c:55]
ST_6 : Operation 67 [1/1] (1.91ns)   --->   "%tmp_61 = sub i9 %p_shl_cast, %p_shl1_cast" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_62 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %row_offset, i1 false)" [nnet/solution1/nnet.c:51]
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_85_cast = zext i3 %tmp_62 to i4" [nnet/solution1/nnet.c:53]
ST_6 : Operation 70 [1/1] (1.76ns)   --->   "br label %.preheader6" [nnet/solution1/nnet.c:53]
ST_6 : Operation 71 [5/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer2_bias_loa" [nnet/solution1/nnet.c:56]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i4 %j to i8" [nnet/solution1/nnet.c:56]
ST_6 : Operation 73 [1/1] (1.91ns)   --->   "%tmp_s = add i8 %tmp_19_cast, %phi_mul" [nnet/solution1/nnet.c:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_51 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_s, i4 0)" [nnet/solution1/nnet.c:56]
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i12 %tmp_51 to i13" [nnet/solution1/nnet.c:56]
ST_6 : Operation 76 [1/1] (1.99ns)   --->   "%tmp_58 = add i13 %tmp_cast, %tmp_79_cast" [nnet/solution1/nnet.c:56]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.67ns
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sum_1 = phi float [ %sum, %.preheader6.preheader ], [ %sum_2, %.preheader6.loopexit ]" [nnet/solution1/nnet.c:55]
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%col_offset = phi i2 [ 0, %.preheader6.preheader ], [ %col_offset_1, %.preheader6.loopexit ]"
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%col_offset_cast3 = zext i2 %col_offset to i4" [nnet/solution1/nnet.c:53]
ST_7 : Operation 80 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %col_offset, -2" [nnet/solution1/nnet.c:53]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"
ST_7 : Operation 82 [1/1] (1.56ns)   --->   "%col_offset_1 = add i2 %col_offset, 1" [nnet/solution1/nnet.c:53]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader7.loopexit, label %.preheader.preheader" [nnet/solution1/nnet.c:53]
ST_7 : Operation 84 [1/1] (1.73ns)   --->   "%tmp_23 = add i4 %j, %col_offset_cast3" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_24_cast = zext i4 %tmp_23 to i9" [nnet/solution1/nnet.c:55]
ST_7 : Operation 86 [1/1] (1.93ns)   --->   "%tmp_63 = add i9 %tmp_24_cast, %tmp_61" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_88_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_63, i3 0)" [nnet/solution1/nnet.c:55]
ST_7 : Operation 88 [1/1] (1.65ns)   --->   "%tmp_64 = add i4 %col_offset_cast3, %tmp_85_cast" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_52 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_64, i3 0)" [nnet/solution1/nnet.c:55]
ST_7 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader" [nnet/solution1/nnet.c:54]
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader7"

 <State 8> : 7.10ns
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sum_2 = phi float [ %sum_3, %1 ], [ %sum_1, %.preheader.preheader ]"
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%channel_offset = phi i4 [ %channel_offset_1, %1 ], [ 0, %.preheader.preheader ]"
ST_8 : Operation 94 [1/1] (1.30ns)   --->   "%exitcond = icmp eq i4 %channel_offset, -8" [nnet/solution1/nnet.c:54]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"
ST_8 : Operation 96 [1/1] (1.73ns)   --->   "%channel_offset_1 = add i4 %channel_offset, 1" [nnet/solution1/nnet.c:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader6.loopexit, label %1" [nnet/solution1/nnet.c:54]
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_26 = zext i4 %channel_offset to i7" [nnet/solution1/nnet.c:54]
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_26_cast = zext i4 %channel_offset to i12" [nnet/solution1/nnet.c:55]
ST_8 : Operation 100 [1/1] (1.99ns)   --->   "%tmp_65 = add i12 %tmp_26_cast, %tmp_88_cast" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_92_cast = zext i12 %tmp_65 to i64" [nnet/solution1/nnet.c:55]
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%image_addr = getelementptr [1568 x float]* %image_r, i64 0, i64 %tmp_92_cast" [nnet/solution1/nnet.c:55]
ST_8 : Operation 103 [1/1] (1.87ns)   --->   "%tmp_66 = add i7 %tmp_26, %tmp_52" [nnet/solution1/nnet.c:54]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_95_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %tmp_66, i4 0)" [nnet/solution1/nnet.c:55]
ST_8 : Operation 105 [1/1] (1.97ns)   --->   "%tmp_67 = add i11 %tmp_cast2, %tmp_95_cast" [nnet/solution1/nnet.c:55]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_96_cast = zext i11 %tmp_67 to i64" [nnet/solution1/nnet.c:55]
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%conv_layer2_weights_s = getelementptr [512 x float]* @conv_layer2_weights, i64 0, i64 %tmp_96_cast" [nnet/solution1/nnet.c:55]
ST_8 : Operation 108 [2/2] (3.25ns)   --->   "%image_load = load float* %image_addr, align 4" [nnet/solution1/nnet.c:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 109 [2/2] (3.25ns)   --->   "%conv_layer2_weights_1 = load float* %conv_layer2_weights_s, align 4" [nnet/solution1/nnet.c:55]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "br label %.preheader6"

 <State 9> : 3.25ns
ST_9 : Operation 111 [1/2] (3.25ns)   --->   "%image_load = load float* %image_addr, align 4" [nnet/solution1/nnet.c:55]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 112 [1/2] (3.25ns)   --->   "%conv_layer2_weights_1 = load float* %conv_layer2_weights_s, align 4" [nnet/solution1/nnet.c:55]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>

 <State 10> : 5.70ns
ST_10 : Operation 113 [4/4] (5.70ns)   --->   "%tmp_27 = fmul float %image_load, %conv_layer2_weights_1" [nnet/solution1/nnet.c:55]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 5.70ns
ST_11 : Operation 114 [3/4] (5.70ns)   --->   "%tmp_27 = fmul float %image_load, %conv_layer2_weights_1" [nnet/solution1/nnet.c:55]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 5.70ns
ST_12 : Operation 115 [2/4] (5.70ns)   --->   "%tmp_27 = fmul float %image_load, %conv_layer2_weights_1" [nnet/solution1/nnet.c:55]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 5.70ns
ST_13 : Operation 116 [1/4] (5.70ns)   --->   "%tmp_27 = fmul float %image_load, %conv_layer2_weights_1" [nnet/solution1/nnet.c:55]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 7.26ns
ST_14 : Operation 117 [5/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_27" [nnet/solution1/nnet.c:55]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 7.26ns
ST_15 : Operation 118 [4/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_27" [nnet/solution1/nnet.c:55]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 119 [3/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_27" [nnet/solution1/nnet.c:55]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 120 [2/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_27" [nnet/solution1/nnet.c:55]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 7.26ns
ST_18 : Operation 121 [1/5] (7.25ns)   --->   "%sum_3 = fadd float %sum_2, %tmp_27" [nnet/solution1/nnet.c:55]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader" [nnet/solution1/nnet.c:54]

 <State 19> : 7.26ns
ST_19 : Operation 123 [4/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer2_bias_loa" [nnet/solution1/nnet.c:56]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 7.26ns
ST_20 : Operation 124 [3/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer2_bias_loa" [nnet/solution1/nnet.c:56]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 7.26ns
ST_21 : Operation 125 [2/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer2_bias_loa" [nnet/solution1/nnet.c:56]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.26ns
ST_22 : Operation 126 [1/5] (7.25ns)   --->   "%a_assign = fadd float %sum, %conv_layer2_bias_loa" [nnet/solution1/nnet.c:56]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 23> : 8.16ns
ST_23 : Operation 127 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [nnet/solution1/nnet.c:56]
ST_23 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [nnet/solution1/nnet.c:56]
ST_23 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i32 %a_assign_to_int to i23" [nnet/solution1/nnet.c:56]
ST_23 : Operation 130 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_41, -1" [nnet/solution1/nnet.c:56]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_50, 0" [nnet/solution1/nnet.c:56]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node a_assign_6)   --->   "%tmp_43 = or i1 %notrhs, %notlhs" [nnet/solution1/nnet.c:56]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (6.78ns)   --->   "%tmp_44 = fcmp ogt float %a_assign, 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:6->nnet/solution1/nnet.c:56]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node a_assign_6)   --->   "%tmp_45 = and i1 %tmp_43, %tmp_44" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:6->nnet/solution1/nnet.c:56]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_assign_6 = select i1 %tmp_45, float %a_assign, float 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/nnet/headers/activations.h:6->nnet/solution1/nnet.c:56]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 24> : 3.25ns
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_80_cast = zext i13 %tmp_58 to i64" [nnet/solution1/nnet.c:56]
ST_24 : Operation 137 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [2704 x float]* %output_r, i64 0, i64 %tmp_80_cast" [nnet/solution1/nnet.c:56]
ST_24 : Operation 138 [1/1] (3.25ns)   --->   "store float %a_assign_6, float* %output_addr, align 4" [nnet/solution1/nnet.c:56]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader8" [nnet/solution1/nnet.c:47]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_layer2_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_layer2_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_25           (br               ) [ 0111111111111111111111111]
filter                (phi              ) [ 0011000000000000000000000]
exitcond5             (icmp             ) [ 0011111111111111111111111]
empty                 (speclooptripcount) [ 0000000000000000000000000]
filter_1              (add              ) [ 0111111111111111111111111]
StgValue_30           (br               ) [ 0000000000000000000000000]
tmp                   (zext             ) [ 0000000000000000000000000]
conv_layer2_bias_add  (getelementptr    ) [ 0001000000000000000000000]
StgValue_34           (ret              ) [ 0000000000000000000000000]
tmp_cast2             (zext             ) [ 0000111111111111111111111]
tmp_cast              (zext             ) [ 0000111111111111111111111]
conv_layer2_bias_loa  (load             ) [ 0000111111111111111111111]
StgValue_38           (br               ) [ 0011111111111111111111111]
i                     (phi              ) [ 0000101111111111111000000]
phi_mul               (phi              ) [ 0000101111111111111000000]
next_mul              (add              ) [ 0011111111111111111111111]
exitcond4             (icmp             ) [ 0011111111111111111111111]
empty_30              (speclooptripcount) [ 0000000000000000000000000]
i_5                   (add              ) [ 0011111111111111111111111]
StgValue_45           (br               ) [ 0000000000000000000000000]
StgValue_46           (br               ) [ 0011111111111111111111111]
StgValue_47           (br               ) [ 0111111111111111111111111]
j                     (phi              ) [ 0000011111111111111000000]
exitcond3             (icmp             ) [ 0011111111111111111111111]
empty_31              (speclooptripcount) [ 0000000000000000000000000]
j_5                   (add              ) [ 0011111111111111111111111]
StgValue_52           (br               ) [ 0000000000000000000000000]
StgValue_53           (br               ) [ 0011111111111111111111111]
StgValue_54           (br               ) [ 0011111111111111111111111]
sum                   (phi              ) [ 0000001111111111111111100]
row_offset            (phi              ) [ 0000001000000000000000000]
row_offset_cast5      (zext             ) [ 0000000000000000000000000]
exitcond2             (icmp             ) [ 0011111111111111111111111]
empty_32              (speclooptripcount) [ 0000000000000000000000000]
row_offset_1          (add              ) [ 0011111111111111111111111]
StgValue_61           (br               ) [ 0000000000000000000000000]
tmp_20                (add              ) [ 0000000000000000000000000]
tmp_59                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl_cast            (zext             ) [ 0000000000000000000000000]
tmp_60                (bitconcatenate   ) [ 0000000000000000000000000]
p_shl1_cast           (zext             ) [ 0000000000000000000000000]
tmp_61                (sub              ) [ 0000000111111111111000000]
tmp_62                (bitconcatenate   ) [ 0000000000000000000000000]
tmp_85_cast           (zext             ) [ 0000000111111111111000000]
StgValue_70           (br               ) [ 0011111111111111111111111]
tmp_19_cast           (zext             ) [ 0000000000000000000000000]
tmp_s                 (add              ) [ 0000000000000000000000000]
tmp_51                (bitconcatenate   ) [ 0000000000000000000000000]
tmp_79_cast           (zext             ) [ 0000000000000000000000000]
tmp_58                (add              ) [ 0000000000000000000111111]
sum_1                 (phi              ) [ 0011111111111111111111111]
col_offset            (phi              ) [ 0000000100000000000000000]
col_offset_cast3      (zext             ) [ 0000000000000000000000000]
exitcond1             (icmp             ) [ 0011111111111111111111111]
empty_33              (speclooptripcount) [ 0000000000000000000000000]
col_offset_1          (add              ) [ 0011111111111111111111111]
StgValue_83           (br               ) [ 0000000000000000000000000]
tmp_23                (add              ) [ 0000000000000000000000000]
tmp_24_cast           (zext             ) [ 0000000000000000000000000]
tmp_63                (add              ) [ 0000000000000000000000000]
tmp_88_cast           (bitconcatenate   ) [ 0000000011111111111000000]
tmp_64                (add              ) [ 0000000000000000000000000]
tmp_52                (bitconcatenate   ) [ 0000000011111111111000000]
StgValue_90           (br               ) [ 0011111111111111111111111]
StgValue_91           (br               ) [ 0011111111111111111111111]
sum_2                 (phi              ) [ 0011111111111111111111111]
channel_offset        (phi              ) [ 0000000010000000000000000]
exitcond              (icmp             ) [ 0011111111111111111111111]
empty_34              (speclooptripcount) [ 0000000000000000000000000]
channel_offset_1      (add              ) [ 0011111111111111111111111]
StgValue_97           (br               ) [ 0000000000000000000000000]
tmp_26                (zext             ) [ 0000000000000000000000000]
tmp_26_cast           (zext             ) [ 0000000000000000000000000]
tmp_65                (add              ) [ 0000000000000000000000000]
tmp_92_cast           (zext             ) [ 0000000000000000000000000]
image_addr            (getelementptr    ) [ 0000000001000000000000000]
tmp_66                (add              ) [ 0000000000000000000000000]
tmp_95_cast           (bitconcatenate   ) [ 0000000000000000000000000]
tmp_67                (add              ) [ 0000000000000000000000000]
tmp_96_cast           (zext             ) [ 0000000000000000000000000]
conv_layer2_weights_s (getelementptr    ) [ 0000000001000000000000000]
StgValue_110          (br               ) [ 0011111111111111111111111]
image_load            (load             ) [ 0000000000111100000000000]
conv_layer2_weights_1 (load             ) [ 0000000000111100000000000]
tmp_27                (fmul             ) [ 0000000000000011111000000]
sum_3                 (fadd             ) [ 0011111111111111111111111]
StgValue_122          (br               ) [ 0011111111111111111111111]
a_assign              (fadd             ) [ 0000000000000000000000010]
a_assign_to_int       (bitcast          ) [ 0000000000000000000000000]
tmp_41                (partselect       ) [ 0000000000000000000000000]
tmp_50                (trunc            ) [ 0000000000000000000000000]
notlhs                (icmp             ) [ 0000000000000000000000000]
notrhs                (icmp             ) [ 0000000000000000000000000]
tmp_43                (or               ) [ 0000000000000000000000000]
tmp_44                (fcmp             ) [ 0000000000000000000000000]
tmp_45                (and              ) [ 0000000000000000000000000]
a_assign_6            (select           ) [ 0000000000000000000000001]
tmp_80_cast           (zext             ) [ 0000000000000000000000000]
output_addr           (getelementptr    ) [ 0000000000000000000000000]
StgValue_138          (store            ) [ 0000000000000000000000000]
StgValue_139          (br               ) [ 0011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_layer2_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_layer2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_layer2_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="conv_layer2_bias_add_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer2_bias_add/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="84" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer2_bias_loa/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="image_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="12" slack="0"/>
<pin id="90" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/8 "/>
</bind>
</comp>

<comp id="93" class="1004" name="conv_layer2_weights_s_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_layer2_weights_s/8 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="image_load/8 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_layer2_weights_1/8 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="13" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="117" class="1004" name="StgValue_138_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="12" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="1"/>
<pin id="120" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_138/24 "/>
</bind>
</comp>

<comp id="122" class="1005" name="filter_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="filter (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="filter_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filter/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="1"/>
<pin id="136" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="phi_mul_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="phi_mul_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="j_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="170" class="1005" name="sum_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="row_offset_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="1"/>
<pin id="184" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="row_offset (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="row_offset_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row_offset/6 "/>
</bind>
</comp>

<comp id="193" class="1005" name="sum_1_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="sum_1_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/7 "/>
</bind>
</comp>

<comp id="205" class="1005" name="col_offset_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="2" slack="1"/>
<pin id="207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="col_offset (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="col_offset_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="2" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col_offset/7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="sum_2_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="sum_2_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/8 "/>
</bind>
</comp>

<comp id="228" class="1005" name="channel_offset_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="channel_offset (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="channel_offset_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="channel_offset/8 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="a_assign/6 sum_3/14 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="0" index="1" bw="32" slack="1"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_44_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="32" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_44/23 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="5" slack="0"/>
<pin id="256" dir="0" index="1" bw="5" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="filter_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filter_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_cast2_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_cast_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="next_mul_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="i_5_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="exitcond3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_5_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="row_offset_cast5_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="2" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="row_offset_cast5/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="exitcond2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="2" slack="0"/>
<pin id="315" dir="0" index="1" bw="2" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="row_offset_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_offset_1/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_20_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="2" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="2"/>
<pin id="328" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_59_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_shl_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_60_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="4" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/6 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_shl1_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_61_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_61/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_62_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="0" index="1" bw="2" slack="0"/>
<pin id="364" dir="0" index="2" bw="1" slack="0"/>
<pin id="365" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_85_cast_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="3" slack="0"/>
<pin id="371" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_19_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19_cast/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_s_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="2"/>
<pin id="380" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_51_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="1" slack="0"/>
<pin id="387" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_79_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_58_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="3"/>
<pin id="397" dir="0" index="1" bw="12" slack="0"/>
<pin id="398" dir="1" index="2" bw="13" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="col_offset_cast3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="col_offset_cast3/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exitcond1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="col_offset_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_offset_1/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_23_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="2"/>
<pin id="418" dir="0" index="1" bw="2" slack="0"/>
<pin id="419" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_24_cast_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24_cast/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_63_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="1"/>
<pin id="429" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_63/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_88_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="0" index="1" bw="9" slack="0"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_88_cast/7 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_64_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="3" slack="1"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_64/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_52_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="7" slack="0"/>
<pin id="446" dir="0" index="1" bw="4" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="exitcond_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="458" class="1004" name="channel_offset_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="channel_offset_1/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_26_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_26_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="0"/>
<pin id="470" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26_cast/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_65_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="0" index="1" bw="12" slack="1"/>
<pin id="475" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_92_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="12" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_66_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="0" index="1" bw="7" slack="1"/>
<pin id="485" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_66/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_95_cast_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="0"/>
<pin id="489" dir="0" index="1" bw="7" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95_cast/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_67_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="5"/>
<pin id="497" dir="0" index="1" bw="11" slack="0"/>
<pin id="498" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_67/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_96_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="11" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96_cast/8 "/>
</bind>
</comp>

<comp id="505" class="1004" name="a_assign_to_int_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_assign_to_int/23 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_41_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="0" index="3" bw="6" slack="0"/>
<pin id="513" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/23 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_50_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="0"/>
<pin id="520" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_50/23 "/>
</bind>
</comp>

<comp id="522" class="1004" name="notlhs_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="notrhs_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="23" slack="0"/>
<pin id="530" dir="0" index="1" bw="23" slack="0"/>
<pin id="531" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_43_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_43/23 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_45_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_45/23 "/>
</bind>
</comp>

<comp id="546" class="1004" name="a_assign_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="1"/>
<pin id="549" dir="0" index="2" bw="32" slack="0"/>
<pin id="550" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_6/23 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tmp_80_cast_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="13" slack="6"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_80_cast/24 "/>
</bind>
</comp>

<comp id="560" class="1005" name="filter_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="5" slack="0"/>
<pin id="562" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="filter_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="conv_layer2_bias_add_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="1"/>
<pin id="567" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_bias_add "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_cast2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="11" slack="5"/>
<pin id="572" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="3"/>
<pin id="577" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="580" class="1005" name="conv_layer2_bias_loa_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="3"/>
<pin id="582" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv_layer2_bias_loa "/>
</bind>
</comp>

<comp id="585" class="1005" name="next_mul_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="593" class="1005" name="i_5_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="0"/>
<pin id="595" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="601" class="1005" name="j_5_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="4" slack="0"/>
<pin id="603" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="609" class="1005" name="row_offset_1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row_offset_1 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_61_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="9" slack="1"/>
<pin id="616" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_61 "/>
</bind>
</comp>

<comp id="619" class="1005" name="tmp_85_cast_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85_cast "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_58_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="13" slack="6"/>
<pin id="626" dir="1" index="1" bw="13" slack="6"/>
</pin_list>
<bind>
<opset="tmp_58 "/>
</bind>
</comp>

<comp id="632" class="1005" name="col_offset_1_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="2" slack="0"/>
<pin id="634" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col_offset_1 "/>
</bind>
</comp>

<comp id="637" class="1005" name="tmp_88_cast_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="12" slack="1"/>
<pin id="639" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_88_cast "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_52_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="1"/>
<pin id="644" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="650" class="1005" name="channel_offset_1_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="4" slack="0"/>
<pin id="652" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="channel_offset_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="image_addr_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="11" slack="1"/>
<pin id="657" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_addr "/>
</bind>
</comp>

<comp id="660" class="1005" name="conv_layer2_weights_s_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="1"/>
<pin id="662" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_weights_s "/>
</bind>
</comp>

<comp id="665" class="1005" name="image_load_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_load "/>
</bind>
</comp>

<comp id="670" class="1005" name="conv_layer2_weights_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_layer2_weights_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="tmp_27_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="680" class="1005" name="sum_3_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="685" class="1005" name="a_assign_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="692" class="1005" name="a_assign_6_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="18" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="6" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="104"><net_src comp="86" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="93" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="126" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="169"><net_src comp="162" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="185"><net_src comp="34" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="203"><net_src comp="170" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="34" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="216" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="226"><net_src comp="193" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="231"><net_src comp="20" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="174" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="216" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="126" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="126" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="126" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="274"><net_src comp="122" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="122" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="150" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="138" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="138" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="30" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="162" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="162" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="186" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="186" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="186" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="309" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="134" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="336"><net_src comp="42" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="325" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="20" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="44" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="325" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="46" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="339" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="351" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="366"><net_src comp="48" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="186" pin="4"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="46" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="361" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="158" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="146" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="377" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="20" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="383" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="209" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="209" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="36" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="209" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="40" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="420"><net_src comp="158" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="400" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="436"><net_src comp="52" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="54" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="443"><net_src comp="400" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="439" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="54" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="232" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="58" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="232" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="30" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="232" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="232" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="486"><net_src comp="464" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="482" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="20" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="514"><net_src comp="64" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="515"><net_src comp="505" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="516"><net_src comp="66" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="517"><net_src comp="68" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="521"><net_src comp="505" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="508" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="70" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="518" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="72" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="522" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="534" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="249" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="32" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="556"><net_src comp="553" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="563"><net_src comp="260" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="568"><net_src comp="74" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="573"><net_src comp="271" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="578"><net_src comp="275" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="583"><net_src comp="81" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="588"><net_src comp="279" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="596"><net_src comp="291" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="604"><net_src comp="303" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="612"><net_src comp="319" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="617"><net_src comp="355" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="622"><net_src comp="369" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="627"><net_src comp="395" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="635"><net_src comp="410" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="640"><net_src comp="431" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="645"><net_src comp="444" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="653"><net_src comp="458" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="658"><net_src comp="86" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="663"><net_src comp="93" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="668"><net_src comp="100" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="673"><net_src comp="105" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="678"><net_src comp="245" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="683"><net_src comp="239" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="688"><net_src comp="239" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="695"><net_src comp="546" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="117" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {24 }
	Port: image_r | {}
	Port: conv_layer2_bias | {}
	Port: conv_layer2_weights | {}
 - Input state : 
	Port: conv_layer2 : output_r | {}
	Port: conv_layer2 : image_r | {8 9 }
	Port: conv_layer2 : conv_layer2_bias | {2 3 }
	Port: conv_layer2 : conv_layer2_weights | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		filter_1 : 1
		StgValue_30 : 2
		tmp : 1
		conv_layer2_bias_add : 2
		conv_layer2_bias_loa : 3
	State 3
	State 4
		next_mul : 1
		exitcond4 : 1
		i_5 : 1
		StgValue_45 : 2
	State 5
		exitcond3 : 1
		j_5 : 1
		StgValue_52 : 2
	State 6
		row_offset_cast5 : 1
		exitcond2 : 1
		row_offset_1 : 1
		StgValue_61 : 2
		tmp_20 : 2
		tmp_59 : 3
		p_shl_cast : 4
		tmp_60 : 3
		p_shl1_cast : 4
		tmp_61 : 5
		tmp_62 : 1
		tmp_85_cast : 2
		a_assign : 1
		tmp_s : 1
		tmp_51 : 2
		tmp_79_cast : 3
		tmp_58 : 4
	State 7
		col_offset_cast3 : 1
		exitcond1 : 1
		col_offset_1 : 1
		StgValue_83 : 2
		tmp_23 : 2
		tmp_24_cast : 3
		tmp_63 : 4
		tmp_88_cast : 5
		tmp_64 : 2
		tmp_52 : 3
	State 8
		exitcond : 1
		channel_offset_1 : 1
		StgValue_97 : 2
		tmp_26 : 1
		tmp_26_cast : 1
		tmp_65 : 2
		tmp_92_cast : 3
		image_addr : 4
		tmp_66 : 2
		tmp_95_cast : 3
		tmp_67 : 4
		tmp_96_cast : 5
		conv_layer2_weights_s : 6
		image_load : 5
		conv_layer2_weights_1 : 7
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		tmp_41 : 1
		tmp_50 : 1
		notlhs : 2
		notrhs : 2
		tmp_43 : 3
		tmp_45 : 3
		a_assign_6 : 3
	State 24
		output_addr : 1
		StgValue_138 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   fadd   |        grp_fu_239       |    2    |   205   |   390   |
|----------|-------------------------|---------|---------|---------|
|   fmul   |        grp_fu_245       |    3    |   143   |   321   |
|----------|-------------------------|---------|---------|---------|
|   fcmp   |      tmp_44_fu_249      |    0    |    66   |   239   |
|----------|-------------------------|---------|---------|---------|
|          |     filter_1_fu_260     |    0    |    0    |    15   |
|          |     next_mul_fu_279     |    0    |    0    |    15   |
|          |        i_5_fu_291       |    0    |    0    |    13   |
|          |        j_5_fu_303       |    0    |    0    |    13   |
|          |   row_offset_1_fu_319   |    0    |    0    |    10   |
|          |      tmp_20_fu_325      |    0    |    0    |    13   |
|          |       tmp_s_fu_377      |    0    |    0    |    15   |
|    add   |      tmp_58_fu_395      |    0    |    0    |    19   |
|          |   col_offset_1_fu_410   |    0    |    0    |    10   |
|          |      tmp_23_fu_416      |    0    |    0    |    13   |
|          |      tmp_63_fu_426      |    0    |    0    |    16   |
|          |      tmp_64_fu_439      |    0    |    0    |    12   |
|          | channel_offset_1_fu_458 |    0    |    0    |    13   |
|          |      tmp_65_fu_472      |    0    |    0    |    19   |
|          |      tmp_66_fu_482      |    0    |    0    |    15   |
|          |      tmp_67_fu_495      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |     exitcond5_fu_254    |    0    |    0    |    11   |
|          |     exitcond4_fu_285    |    0    |    0    |    9    |
|          |     exitcond3_fu_297    |    0    |    0    |    9    |
|   icmp   |     exitcond2_fu_313    |    0    |    0    |    8    |
|          |     exitcond1_fu_404    |    0    |    0    |    8    |
|          |     exitcond_fu_452     |    0    |    0    |    9    |
|          |      notlhs_fu_522      |    0    |    0    |    11   |
|          |      notrhs_fu_528      |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|  select  |    a_assign_6_fu_546    |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    sub   |      tmp_61_fu_355      |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    or    |      tmp_43_fu_534      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    and   |      tmp_45_fu_540      |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_266       |    0    |    0    |    0    |
|          |     tmp_cast2_fu_271    |    0    |    0    |    0    |
|          |     tmp_cast_fu_275     |    0    |    0    |    0    |
|          | row_offset_cast5_fu_309 |    0    |    0    |    0    |
|          |    p_shl_cast_fu_339    |    0    |    0    |    0    |
|          |    p_shl1_cast_fu_351   |    0    |    0    |    0    |
|          |    tmp_85_cast_fu_369   |    0    |    0    |    0    |
|   zext   |    tmp_19_cast_fu_373   |    0    |    0    |    0    |
|          |    tmp_79_cast_fu_391   |    0    |    0    |    0    |
|          | col_offset_cast3_fu_400 |    0    |    0    |    0    |
|          |    tmp_24_cast_fu_422   |    0    |    0    |    0    |
|          |      tmp_26_fu_464      |    0    |    0    |    0    |
|          |    tmp_26_cast_fu_468   |    0    |    0    |    0    |
|          |    tmp_92_cast_fu_477   |    0    |    0    |    0    |
|          |    tmp_96_cast_fu_500   |    0    |    0    |    0    |
|          |    tmp_80_cast_fu_553   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_59_fu_331      |    0    |    0    |    0    |
|          |      tmp_60_fu_343      |    0    |    0    |    0    |
|          |      tmp_62_fu_361      |    0    |    0    |    0    |
|bitconcatenate|      tmp_51_fu_383      |    0    |    0    |    0    |
|          |    tmp_88_cast_fu_431   |    0    |    0    |    0    |
|          |      tmp_52_fu_444      |    0    |    0    |    0    |
|          |    tmp_95_cast_fu_487   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_41_fu_508      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |      tmp_50_fu_518      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    5    |   414   |   1325  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      a_assign_6_reg_692     |   32   |
|       a_assign_reg_685      |   32   |
|   channel_offset_1_reg_650  |    4   |
|    channel_offset_reg_228   |    4   |
|     col_offset_1_reg_632    |    2   |
|      col_offset_reg_205     |    2   |
| conv_layer2_bias_add_reg_565|    4   |
| conv_layer2_bias_loa_reg_580|   32   |
|conv_layer2_weights_1_reg_670|   32   |
|conv_layer2_weights_s_reg_660|    9   |
|       filter_1_reg_560      |    5   |
|        filter_reg_122       |    5   |
|         i_5_reg_593         |    4   |
|          i_reg_134          |    4   |
|      image_addr_reg_655     |   11   |
|      image_load_reg_665     |   32   |
|         j_5_reg_601         |    4   |
|          j_reg_158          |    4   |
|       next_mul_reg_585      |    8   |
|       phi_mul_reg_146       |    8   |
|     row_offset_1_reg_609    |    2   |
|      row_offset_reg_182     |    2   |
|        sum_1_reg_193        |   32   |
|        sum_2_reg_216        |   32   |
|        sum_3_reg_680        |   32   |
|         sum_reg_170         |   32   |
|        tmp_27_reg_675       |   32   |
|        tmp_52_reg_642       |    7   |
|        tmp_58_reg_624       |   13   |
|        tmp_61_reg_614       |    9   |
|     tmp_85_cast_reg_619     |    4   |
|     tmp_88_cast_reg_637     |   12   |
|      tmp_cast2_reg_570      |   11   |
|       tmp_cast_reg_575      |   13   |
+-----------------------------+--------+
|            Total            |   471  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_100 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   9  |   18   ||    9    |
|   filter_reg_122  |  p0  |   2  |   5  |   10   ||    9    |
|     i_reg_134     |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_146  |  p0  |   2  |   8  |   16   ||    9    |
|     j_reg_158     |  p0  |   2  |   4  |    8   ||    9    |
|    sum_reg_170    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_239    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_239    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   282  ||  17.69  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1325  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   90   |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |   885  |  1415  |
+-----------+--------+--------+--------+--------+
