#
#  conversion from RegDef.txt for
#   input design        = ppe
#   input design level  = 2
#

SECTION BITS

#design    dlevel   dir  reg_name                                           field_name                                                   format  ext_addr   rw           startbit  numbits  scope      rlm_name                                           clk_type  scanring  reset_val                                                              reset_sig  parity  pulse  reg_name_txt                                       description                                                                                        
#========= ======== ==== ================================================== ============================================================ ======= ========== ============ ========= ======== ========== ================================================== ========= ========= ====================================================================== ========== ======= ====== ================================================== =================================================================================================== 
ppe        2        rx   rx_ppe_stat1_pl                                    rx_init_done                                                 gcr     000000000  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Initial training complete on given lane"                                                           
ppe        2        rx   rx_ppe_stat1_pl                                    rx_dccal_done                                                gcr     000000000  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "On-die DC training complete on given lane"                                                         
ppe        2        rx   rx_ppe_stat1_pl                                    rx_lane_busy                                                 gcr     000000000  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "State machine busy indicator on given lane"                                                        
ppe        2        rx   rx_ppe_stat1_pl                                    rx_recal_done                                                gcr     000000000  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Recalibration done on given lane"                                                                  
ppe        2        rx   rx_ppe_stat1_pl                                    rx_min_recal_cnt_reached                                     gcr     000000000  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Reached the min_recal_cnt on this lane"                                                            
ppe        2        rx   rx_ppe_stat1_pl                                    rx_recal_before_init                                         gcr     000000000  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "This bit gets set if a recal request is on lane before init_done is set"                           
ppe        2        rx   rx_ppe_stat1_pl                                    rx_cmd_init_done                                             gcr     000000000  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "This bit gets set if a recal request is on lane before init_done is set"                           
ppe        2        rx   rx_ppe_stat1_pl                                    rx_eo_vga_ctle_loop_not_converged                            gcr     000000000  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates that the VGA-CTLE loop did not converge in INIT"                                         
ppe        2        rx   rx_ppe_stat1_pl                                    rx_a_bad_dfe_conv                                            gcr     000000000  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Eye opt Step failed DFE convergence on Bank A--not less than rx_ap110_ap010_delta_max \n0: Converged \n1: Not converged"
ppe        2        rx   rx_ppe_stat1_pl                                    rx_loff_ad_n000_valid                                        gcr     000000000  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates that rx_loff_ad_n00 has a valid value."                                                  
ppe        2        rx   rx_ppe_stat1_pl                                    rx_ddc_small_eye_warning                                     gcr     000000000  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "DDC behavior is likely unstable because the measured eye has too little margin between the center and the edge. This dampens the ability to reliably measure an edge without introducing false errors that artificially indicate one and further decrease the eye."
ppe        2        rx   rx_ppe_stat1_pl                                    rx_ddc_measure_limited                                       gcr     000000000  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "DDC measure ended early without finding either left or right fuzz due to an eye shape / sample which was farther than the available mini-phase-rotator steps allowed it to search. The result is a skewed centering calculation. \n0: Normal result \n1: Limited accuracy result"
ppe        2        rx   rx_ppe_stat1_pl                                    rx_dfe_full_quad                                             gcr     000000000  ROX          13        2        per-lane   "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "DFE Full Quadrant that will be calibrated by the next pass of DFE Full when rx_dfe_full_mode=1.  This value is incremented by one each pass so that recal will cover all four quadrants. \n00: North \n01: East \n10: South \n11: West."
ppe        2        rx   rx_ppe_stat1_pl                                    rx_dfe_hyst_enabled                                          gcr     000000000  ROX          15        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Sets after reaching rx_dfe_hyst_min_recal_cnt to indicate that DFE Full is applying hysteresis."   
ppe        2        rx   rx_ppe_stat2_pl                                    rx_bad_eye_opt_width                                         gcr     000000001  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Eye opt Step failed width test--lane marked bad"                                                   
ppe        2        rx   rx_ppe_stat2_pl                                    rx_bad_eye_opt_height                                        gcr     000000001  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Eye opt Step failed height test--lane marked bad"                                                  
ppe_alias  2        rx   rx_ppe_stat2_pl                                    rx_step_fail_alias                                           gcr     000000001  ROX          2         14       per-lane   "dummy_vhdl"                                       slow      func      00000000000000                                                         ioreset    yes     na     Register                                           "RXBIST per-lane fail status alias"                                                                 
ppe        2        rx   rx_ppe_stat2_pl                                    rx_ctle_gain_fail                                            gcr     000000001  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step failed for this lane in rxbist or system"                                 
ppe        2        rx   rx_ppe_stat2_pl                                    rx_latch_offset_fail                                         gcr     000000001  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch or edge offset step failed for this lane in rxbist or system"                      
ppe        2        rx   rx_ppe_stat2_pl                                    rx_eoff_fail                                                 gcr     000000001  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch or edge offset step failed for this lane in rxbist or system"                      
ppe        2        rx   rx_ppe_stat2_pl                                    rx_eoff_poff_fail                                            gcr     000000001  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates poff delta step failed for this lane in rxbist or system"                                
ppe        2        rx   rx_ppe_stat2_pl                                    rx_ctle_peak1_fail                                           gcr     000000001  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step failed for this lane in rxbist or system"                                 
ppe        2        rx   rx_ppe_stat2_pl                                    rx_ctle_peak2_fail                                           gcr     000000001  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step failed for this lane in rxbist or system"                                 
ppe        2        rx   rx_ppe_stat2_pl                                    rx_esd_fail                                                  gcr     000000001  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates esd  failed for this lane in rxbist or system"                                           
ppe        2        rx   rx_ppe_stat2_pl                                    rx_lte_gain_fail                                             gcr     000000001  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates spare failed for this lane in rxbist or system"                                          
ppe        2        rx   rx_ppe_stat2_pl                                    rx_sigdet_fail                                               gcr     000000001  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates rx sigdet step failed for this lane in rxbist or system"                                 
ppe        2        rx   rx_ppe_stat2_pl                                    rx_quad_phase_fail                                           gcr     000000001  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step failed for this lane in rxbist or system"                                
ppe        2        rx   rx_ppe_stat2_pl                                    rx_dfe_h1_fail                                               gcr     000000001  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step failed for this lane in rxbist or system"                                    
ppe        2        rx   rx_ppe_stat2_pl                                    rx_dfe_fail                                                  gcr     000000001  ROX          13        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step failed for this lane in rxbist or system"                                       
ppe        2        rx   rx_ppe_stat2_pl                                    rx_ddc_fail                                                  gcr     000000001  ROX          14        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step failed for this lane in rxbist or system"                                       
ppe        2        rx   rx_ppe_stat2_pl                                    rx_ber_fail                                                  gcr     000000001  ROX          15        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step failed for this lane in rxbist or system"                                       
ppe_alias  2        rx   rx_ppe_stat3_pl                                    rx_a_step_done_alias                                         gcr     000000010  ROX          0         13       per-lane   "dummy_vhdl"                                       slow      func      0000000000000                                                          ioreset    yes     na     Register                                           "A Bank Step Alias Done Bits"                                                                       
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_latch_offset_done                                       gcr     000000010  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_ctle_gain_done                                          gcr     000000010  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_eoff_done                                               gcr     000000010  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_quad_phase_done                                         gcr     000000010  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step done for this lane"                                                      
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_ctle_peak1_done                                         gcr     000000010  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak1 step done for this lane"                                                      
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_ctle_peak2_done                                         gcr     000000010  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_lte_gain_done                                           gcr     000000010  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte gain step done for this lane"                                                        
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_lte_zero_done                                           gcr     000000010  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte zero step done for this lane"                                                        
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_sigdet_done                                             gcr     000000010  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates rx sigdet step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_dfe_h1_done                                             gcr     000000010  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step done for this lane"                                                          
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_dfe_done                                                gcr     000000010  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step done for this lane"                                                             
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_ddc_done                                                gcr     000000010  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step done for this lane"                                                             
ppe        2        rx   rx_ppe_stat3_pl                                    rx_a_ber_done                                                gcr     000000010  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step done for this lane"                                                             
ppe_alias  2        rx   rx_ppe_stat4_pl                                    rx_b_step_done_alias                                         gcr     000000011  ROX          0         13       per-lane   "dummy_vhdl"                                       slow      func      0000000000000                                                          ioreset    yes     na     Register                                           "B Bank Step Alias Done Bits"                                                                       
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_latch_offset_done                                       gcr     000000011  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_ctle_gain_done                                          gcr     000000011  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle gain step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_eoff_done                                               gcr     000000011  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates latch offset step done for this lane"                                                    
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_quad_phase_done                                         gcr     000000011  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates quad phase step done for this lane"                                                      
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_ctle_peak1_done                                         gcr     000000011  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_ctle_peak2_done                                         gcr     000000011  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ctle peak step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_lte_gain_done                                           gcr     000000011  ROX          6         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte gain step done for this lane"                                                        
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_lte_zero_done                                           gcr     000000011  ROX          7         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates lte zero step done for this lane"                                                        
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_reserved                                                gcr     000000011  ROX          8         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Reserved unused bit"                                                                               
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_dfe_h1_done                                             gcr     000000011  ROX          9         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe h1 step done for this lane"                                                          
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_dfe_done                                                gcr     000000011  ROX          10        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dfe step done for this lane"                                                             
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_ddc_done                                                gcr     000000011  ROX          11        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates dcc step done for this lane"                                                             
ppe        2        rx   rx_ppe_stat4_pl                                    rx_b_ber_done                                                gcr     000000011  ROX          12        1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates ber step done for this lane"                                                             
ppe_alias  2        rx   rx_ppe_stat5_pl                                    rx_a_ctle_peak1_peak2_hyst_alias                             gcr     000000100  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Alias of the bits used for hysteresis/averaging of Bank A Peak1 and Peak2"                         
ppe        2        rx   rx_ppe_stat5_pl                                    rx_a_ctle_peak1_hyst                                         gcr     000000100  ROX          0         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "The bits used for hysteresis/averaging of Bank A Peak1"                                            
ppe        2        rx   rx_ppe_stat5_pl                                    rx_a_ctle_peak2_hyst                                         gcr     000000100  ROX          4         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "The bits used for hysteresis/averaging of Bank A Peak2"                                            
ppe_alias  2        rx   rx_ppe_stat5_pl                                    rx_b_ctle_peak1_peak2_hyst_alias                             gcr     000000100  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Alias of the bits used for hysteresis/averaging of Bank B Peak1 and Peak2"                         
ppe        2        rx   rx_ppe_stat5_pl                                    rx_b_ctle_peak1_hyst                                         gcr     000000100  ROX          8         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "The bits used for hysteresis/averaging of Bank B Peak1"                                            
ppe        2        rx   rx_ppe_stat5_pl                                    rx_b_ctle_peak2_hyst                                         gcr     000000100  ROX          12        4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "The bits used for hysteresis/averaging of Bank B Peak2"                                            
ppe        2        rx   rx_ppe_stat6_pl                                    rx_lane_hist_min_eye_height_valid                            gcr     000000101  ROX          0         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when the lane min eye height is valid. Use rx_clr_eye_height_width to clear."           
ppe        2        rx   rx_ppe_stat6_pl                                    rx_lane_hist_min_eye_width_valid                             gcr     000000101  ROX          1         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when the lane min eye width is valid. Both banks are checked. Use rx_clr_eye_height_width to clear."
ppe_alias  2        rx   rx_ppe_stat6_pl                                    ppe_margin_offset_overlay                                    gcr     000000101  ROX          2         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    no      na     Register                                           "Static Margin Offset Applied Tracking Overlay. Internally controlled index for tracking the phase of the offset under test within the context of recalbration lane and count tracking"
ppe_alias  2        rx   rx_ppe_stat6_pl                                    ppe_pr_offset_applied_ab_alias                               gcr     000000101  ROX          2         2        per-lane   "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "Alias of ppe_pr_offset_applied_a and ppe_pr_offset_applied_b"                                      
ppe        2        rx   rx_ppe_stat6_pl                                    ppe_pr_offset_applied_a                                      gcr     000000101  ROX          2         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Static Phase Rotator Offset Usage Indicator for Bank A. Set by PPE code once the override has been applied. May be cleared if a new override value is set."
ppe        2        rx   rx_ppe_stat6_pl                                    ppe_pr_offset_applied_b                                      gcr     000000101  ROX          3         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Static Phase Rotator Offset Usage Indicator for Bank B. Set by PPE code once the override has been applied. May be cleared if a new override value is set."
ppe        2        rx   rx_ppe_stat6_pl                                    ppe_loff_offset_applied_a                                    gcr     000000101  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Static Latch Offset Usage Indicator for Bank A. Set by PPE code once the override has been applied. "
ppe        2        rx   rx_ppe_stat6_pl                                    ppe_loff_offset_applied_b                                    gcr     000000101  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Static Latch Offset Usage Indicator for Bank B. Set by PPE code once the override has been applied. "
ppe        2        rx   rx_ppe_stat6_pl                                    rx_lane_hist_min_eye_height_quad                             gcr     000000101  ROX          6         2        per-lane   "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "The quadrant on which the historical minimum eye height occurred. 00=N, 01=E, 10=S, 11=W."         
ppe        2        rx   rx_ppe_stat6_pl                                    rx_dfe_ap                                                    gcr     000000101  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE Fast AP as calculated from DFE Fast H1 measurements."                                          
ppe        2        rx   rx_ppe_stat7_pl                                    poff_avg_a                                                   gcr     000000110  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Twos complement signed number that tell what the average of poff was for lane after running eoff bank a"
ppe        2        rx   rx_ppe_stat7_pl                                    poff_avg_b                                                   gcr     000000110  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Twos complement signed number that tell what the average of poff was for lane after running eoff bank b"
ppe        2        rx   rx_ppe_stat8_pl                                    rx_lane_recal_cnt                                            gcr     000000111  ROX          0         16       per-lane   "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Number of recals run on this lane"                                                                 
ppe        2        rx   rx_ppe_stat9_pl                                    rx_a_ddc_hyst_left_edge                                      gcr     000001000  ROX          0         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured A-Bank LEFT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        2        rx   rx_ppe_stat9_pl                                    rx_a_ddc_hyst_right_edge                                     gcr     000001000  ROX          5         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured A-Bank RIGHT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        2        rx   rx_ppe_stat9_pl                                    rx_a_lane_hist_min_eye_width                                 gcr     000001000  ROX          10        6        per-lane   "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "Minimum eye width value measured per-lane on bank A, in mini-PR steps. Can be reloaded with rx_lane_hist_min_eye_width_valid = 0"
ppe        2        rx   rx_ppe_stat10_pl                                   rx_b_ddc_hyst_left_edge                                      gcr     000001001  ROX          0         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured B-Bank LEFT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        2        rx   rx_ppe_stat10_pl                                   rx_b_ddc_hyst_right_edge                                     gcr     000001001  ROX          5         5        per-lane   "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "DDC Long Term measured B-Bank RIGHT edge, with hysteresis, in mini-PR steps. Represents best quality edge extents. See Workbook on DDC."
ppe        2        rx   rx_ppe_stat10_pl                                   rx_b_lane_hist_min_eye_width                                 gcr     000001001  ROX          10        6        per-lane   "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "Minimum eye width value measured per-lane on bank B, in mini-PR steps. Can be reloaded with rx_lane_hist_min_eye_width_valid = 0"
ppe_alias  2        rx   rx_ppe_stat11_pl                                   rx_dfe_coef_7_0_1_6_alias                                    gcr     000001010  ROX          0         16       per-lane   "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Alias of DFE (method 2) Coefficient 7_0, 1_6 for the lane"                                         
ppe        2        rx   rx_ppe_stat11_pl                                   rx_dfe_coef_7_0                                              gcr     000001010  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE (method 2) Coefficient 7_0 for the lane"                                                       
ppe        2        rx   rx_ppe_stat11_pl                                   rx_dfe_coef_1_6                                              gcr     000001010  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE (method 2) Coefficient 1_6 for the lane"                                                       
ppe        2        rx   rx_ppe_stat12_pl                                   rx_vga_converged                                             gcr     000001011  ROX          0         4        per-lane   "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Indactes where in code vga converged 1-9 is true / 10-12 is false"                                 
ppe        2        rx   rx_ppe_stat12_pl                                   jump_table_used                                              gcr     000001011  ROX          4         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Show that jump table was used in vga ppe code \n0 not used \n1 used"                               
ppe        2        rx   rx_ppe_stat12_pl                                   rx_lane_hist_min_eye_height_bank                             gcr     000001011  ROX          5         1        per-lane   "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "The bank on which the historical minimum eye height occurred. 0=A Bank, 1=B Bank."                 
ppe        2        rx   rx_ppe_stat12_pl                                   rx_lane_hist_min_eye_height_latch                            gcr     000001011  ROX          6         3        per-lane   "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "The DFE latch on which the historical minimum eye height occurred."                                
ppe        2        rx   rx_ppe_stat12_pl                                   rx_lane_hist_min_eye_height                                  gcr     000001011  ROX          9         7        per-lane   "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "The historical minimum eye height measured on the lane. Calculated as (Ap-An)/2."                  
ppe        2        rx   rx_ppe_stat13_pl                                   rx_dfe_coef_h1                                               gcr     000001100  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE H1 Coefficient (method 1 or method 2 calculated) for the lane"                                 
ppe        2        rx   rx_ppe_stat13_pl                                   rx_loff_ad_n000                                              gcr     000001100  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "Latch offset (including path offset) of DAC (rx_ad_latch_dac_n000) used for DFE Fast measurements" 
ppe_alias  2        rx   rx_ppe_stat14_pl                                   rx_dfe_coef_5_2_3_4_alias                                    gcr     000001101  ROX          0         16       per-lane   "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Alias of DFE (method 2) Coefficient 5_2, 3_4 for the lane"                                         
ppe        2        rx   rx_ppe_stat14_pl                                   rx_dfe_coef_5_2                                              gcr     000001101  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE (method 2) Coefficient 5_2 for the lane"                                                       
ppe        2        rx   rx_ppe_stat14_pl                                   rx_dfe_coef_3_4                                              gcr     000001101  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "DFE (method 2) Coefficient 3_4 for the lane"                                                       
ppe        2        rx   rx_ppe_stat15_pl                                   rx_a_before_loff_n000                                        gcr     000001110  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "Latch offset of DAC at dccal (rx_ad_latch_dac_n000) used for vga path offset measurements in recal (Gen 3)"
ppe        2        rx   rx_ppe_stat15_pl                                   rx_b_before_loff_n000                                        gcr     000001110  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "Latch offset of DAC at dccal (rx_bd_latch_dac_n000) used for vga path offset measurements in recal (Gen 3)"
ppe        2        rx   rx_ppe_stat16_pl                                   rx_margin_voltage_offset                                     gcr     000001111  ROX          0         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "PCIe RX voltage margining offset value used for restoring latch offsets"                           
ppe        2        rx   rx_ppe_stat16_pl                                   rx_margin_timing_offset                                      gcr     000001111  ROX          8         8        per-lane   "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "PCIe RX timgin margining offset value use for restoring PRs"                                       
ppe        2        tx   tx_ppe_mode1_pg                                    tx_bist_dcc_i_min                                            gcr     110000001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      10000000                                                               ioreset    yes     na     Register                                           "Duty cycle correction, I phase minimum value; values below this will fail; 2s complement"          
ppe        2        tx   tx_ppe_mode1_pg                                    tx_bist_dcc_i_max                                            gcr     110000001  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      01111111                                                               ioreset    yes     na     Register                                           "Duty cycle correction, I phase maximum value; values above this will fail; 2s complement"          
ppe        2        tx   tx_ppe_mode2_pg                                    tx_bist_dcc_q_min                                            gcr     110000010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      10000000                                                               ioreset    yes     na     Register                                           "Duty cycle correction, Q phase minimum value; values below this will fail; 2s complement"          
ppe        2        tx   tx_ppe_mode2_pg                                    tx_bist_dcc_q_max                                            gcr     110000010  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      01111111                                                               ioreset    yes     na     Register                                           "Duty cycle correction, Q phase maximum value; values above this will fail; 2s complement"          
ppe        2        rx   rx_ppe_mode3_pg                                    rx_eo_converged_end_count                                    gcr     110000011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0010                                                                   ioreset    yes     na     Register                                           "RX eye optimization Covergence counter end value--number of times through the vga + CTLE peaking substeps before giving up\n0000:16 \n0001: 1 \n0010:2  \n0011: 3 \n0100: 4 \n0101: 5 \n0110:6 \n0111:7  \n1000:8  \n1001:9   \n1010:10  \n1011:11  \n1100:12 \n1101:13 \n1110:14 \n1111:15 \nRJR"
ppe        2        rx   rx_ppe_mode3_pg                                    rx_hist_min_eye_width_mode                                   gcr     110000011  RWX          4         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "RX Historic Eye Width and Height Minimum measurement mode \n00: Check all lanes on bus\n01: Check only the designated rx_hist_min_eye_width_lane and  rx_hist_min_eye_height_lane \n10: unused \n11: unused"
ppe        2        rx   rx_ppe_mode3_pg                                    rx_amp_gain_cnt_max                                          gcr     110000011  RWX          8         4        per-group  "dummy_vhdl"                                       slow      func      0100                                                                   ioreset    yes     na     Register                                           "Maximum number of attempts to adjust VGA gain before doing a peaking operation. \n0000:16 \n0001: 1 \n0010:2  \n0011: 3 \n0100: 4 \n0101: 5 \n0110:6 \n0111:7  \n1000:8  \n1001:9   \n1010:10  \n1011:11  \n1100:12 \n1101:13 \n1110:14 \n1111:15 \nRJR"
ppe        2        rx   rx_ppe_mode3_pg                                    rx_disable_bank_pdwn                                         gcr     110000011  RWX          12        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to disable powerdown of unused (functionally) bank"                                           
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_thread_lock_sim_mode                                     gcr     110000100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "When this is 0, the thread lock detection uses the operating interval. Otherwise the interval is 2^ppe_thread_lock_sim_mode microseconds."
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_recal_not_run_sim_mode                                   gcr     110000100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "When this is 0, the recal not run detections uses the operating interval. Otherwise the interval is 2^ppe_recal_not_run_sim_mode microseconds."
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_thread_time_stress_mode                                  gcr     110000100  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "When this is 1 and fw_stop_thread is 1, the thread enters a mode where busy waits for ~12us before sleeping. IOO threads only (not supported on supervisor thread)."
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_data_rate                                                gcr     110000100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      110                                                                    ioreset    yes     na     Register                                           "Operational Data Rate \n000: 2.5Gbps \n001: 5.0Gbps \n010: 8.0Gbps \n011: 16.0Gbps \n100: 21.3Gbps \n101: 25.6Gbps \n110: 32.0Gbps \n 111: 38.4Gbps"
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_channel_loss                                             gcr     110000100  RWX          12        2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Channel Loss Approx \n00: High Loss \n01: Mid Loss \n 10: Low Loss"                                
ppe        2        rx   rx_ppe_mode4_pg                                    ppe_recal_not_run_disable                                    gcr     110000100  RWX          14        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set to 1 to disable the recal not run detection on this thread."                                   
ppe        2        rx   rx_ppe_mode5_pg                                    rx_ber_timer_sel_bist                                        gcr     110000101  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      1111                                                                   ioreset    yes     na     Register                                           "Change this ppe register to change rx_ber_timer_sel used in rxbist.  See rx_ber_timer_sel gcr register above for settings"
ppe        2        rx   rx_ppe_mode5_pg                                    rx_ddc_ber_period_sel                                        gcr     110000101  RWX          8         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "DDC BER Sample Period Selection Control. Conceptually select nominal, short, long BER error accumulation periods as defined in the DDC Documentation.\n0: Nominal\n1: Short\n2: Long"
ppe        2        rx   rx_ppe_mode6_pg                                    rx_dfe_fast_h1_adj                                           gcr     110000110  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      001                                                                    ioreset    yes     na     Register                                           "Adjust DFE H1 by this amount after fast dfe (ap+an/2).  Signed Twos Complement Value."             
ppe        2        rx   rx_ppe_mode6_pg                                    rx_dfe_full_h1_adj                                           gcr     110000110  RWX          3         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Adjust DFE H1 by this amount after full dfe (ap+an/2).  Signed Twos Complement Value."             
ppe        2        rx   rx_ppe_mode6_pg                                    rx_dfe_full_mode                                             gcr     110000110  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Set operation mode for DFE Full calibration \n0: Run DFE Full on all quadrants \n1: Run DFE Full on one quadrant per recal starting with rx_dfe_full_quad and rotating"
ppe        2        rx   rx_ppe_mode6_pg                                    rx_dfe_full_max_error_disable                                gcr     110000110  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "When set, disables servo op at min/max errors during DFE Full."                                    
ppe        2        rx   rx_ppe_mode6_pg                                    ppe_pipe_lane_stress_mode_0_3                                gcr     110000110  RWX          8         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "When a lanes bit is set in this vector, the PIPE command handler will wait for 400us instead of processing commands for the lane."
ppe_alias  2        rx   rx_ppe_mode7_pg                                    rx_ctle_peak_hyst_settings_full_reg                          gcr     110000111  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      1111110000000000                                                       ioreset    yes     na     Register                                           "Alias of full register of CTLE Peak hysteresis settings"                                           
ppe        2        rx   rx_ppe_mode7_pg                                    rx_ctle_peak1_hyst_limit                                     gcr     110000111  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      111                                                                    ioreset    yes     na     Register                                           "The unsigned hysteresis/averaging rollover limit for CTLE Peak1"                                   
ppe        2        rx   rx_ppe_mode7_pg                                    rx_ctle_peak2_hyst_limit                                     gcr     110000111  RWX          3         3        per-group  "dummy_vhdl"                                       slow      func      111                                                                    ioreset    yes     na     Register                                           "The unsigned hysteresis/averaging rollover limit for CTLE Peak2"                                   
ppe        2        rx   rx_ppe_mode7_pg                                    rx_ctle_peak1_hyst_delta_mode                                gcr     110000111  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "CTLE Peak1 Hysteresis Delta Mode.  0 = hysteresis count is increased on result delta > 1 only. 1 = hysteresis count is increased on any result delta."
ppe        2        rx   rx_ppe_mode7_pg                                    rx_ctle_peak2_hyst_delta_mode                                gcr     110000111  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "CTLE Peak2 Hysteresis Delta Mode.  0 = hysteresis count is increased on result delta > 1 only. 1 = hysteresis count is increased on any result delta."
ppe        2        tx   tx_ppe_mode9_pg                                    tx_detectrx_ovr_en_0_15                                      gcr     110001000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "per-bit, bits 0-15 0: Return result of txdetect HW to pipe; 1: Return tx_detectrx_ovr to pipe"     
ppe_alias  2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_full_reg                                        gcr     110001001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      1110111100000000                                                       ioreset    yes     na     Register                                           "RX eye optimization Step Control Full Register Alias"                                              
ppe_alias  2        rx   rx_ppe_mode9_pg                                    rx_eo_step_cntl_opt_alias                                    gcr     110001001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      11101111                                                               ioreset    yes     na     Register                                           "RX eye optimization Step Control OPT Alias"                                                        
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_vga_cal                                         gcr     110001001  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization VGA Gain"                                                                      
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_edge_offset_cal                                 gcr     110001001  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Edge latch offset (live data) adjust enable and path offset adjust enable"     
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_ctle_peak_cal                                   gcr     110001001  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization CTLE Peaking adjust enable"                                                    
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_lte_cal                                         gcr     110001001  RWX          3         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX eye optimization LTE adjust enable"                                                             
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_dfe_cal                                         gcr     110001001  RWX          4         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization DFE H1-H3 adjust enable (Fast DFE Mode)"                                       
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_ddc                                             gcr     110001001  RWX          5         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Dynamic data centering enable"                                                 
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_bank_sync                                       gcr     110001001  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Bank Synchronization enable"                                                   
ppe        2        rx   rx_ppe_mode9_pg                                    rx_eo_enable_quad_phase_cal                                  gcr     110001001  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX eye optimization Quad phase adjust enable"                                                      
ppe_alias  2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_full_reg                                        gcr     110001010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      1110110110000000                                                       ioreset    yes     na     Register                                           "RX recalibration    Step Control Full Reg Alias"                                                   
ppe_alias  2        rx   rx_ppe_mode10_pg                                   rx_rc_step_cntl_opt_alias                                    gcr     110001010  RWX          0         9        per-group  "dummy_vhdl"                                       slow      func      111011011                                                              ioreset    yes     na     Register                                           "RX recalibration    Step Control OPT Alias"                                                        
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_vga_cal                                         gcr     110001010  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    VGA Gain and path offset adjust enable"                                        
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_edge_offset_cal                                 gcr     110001010  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Edge latch offset (live data) adjust enable"                                   
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_ctle_peak_cal                                   gcr     110001010  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    CTLE Peaking adjust enable"                                                    
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_lte_cal                                         gcr     110001010  RWX          3         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX recalibration    LTE adjust enable"                                                             
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_dfe_cal                                         gcr     110001010  RWX          4         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    DFE H1-H3 adjust enable (Full DFE Mode)"                                       
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_ddc                                             gcr     110001010  RWX          5         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Dynamic data centering enable"                                                 
ppe        2        rx   rx_ppe_mode10_pg                                   tx_rc_enable_dcc                                             gcr     110001010  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX recalibration    TX duty cycle correction enable"                                               
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_bank_sync                                       gcr     110001010  RWX          7         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Bank Synchronization enable"                                                   
ppe        2        rx   rx_ppe_mode10_pg                                   rx_rc_enable_quad_phase_cal                                  gcr     110001010  RWX          8         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX recalibration    Quad phase adjust enable"                                                      
ppe        2        rx   rx_ppe_mode11_pg                                   ppe_lte_hysteresis                                           gcr     110001011  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      010                                                                    ioreset    yes     na     Register                                           "LTE cal step config - hysteresis limit for recal. If the change is less than or equal to this setting, the previous value is restored."
ppe        2        rx   rx_ppe_mode11_pg                                   ppe_eoff_edge_hysteresis                                     gcr     110001011  RWX          3         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "For recal only, edge offset change hysteresis margin. The value restricts the change to dac value in recal for edge offset. Is the delta of before and after in range this register value, if so no change"
ppe        2        rx   rx_ppe_mode11_pg                                   rx_dfe_clkadj_coeff                                          gcr     110001011  RWX          6         7        per-group  "dummy_vhdl"                                       slow      func      0010100                                                                ioreset    yes     na     Register                                           "Coefficient K used by PPE in DFE clock adjust calculation. Twos comp."                             
ppe_alias  2        rx   rx_ppe_mode11_pg                                   ppe_lte_gain_zero_disable_alias                              gcr     110001011  RWX          13        2        per-group  "dummy_vhdl"                                       slow      func      01                                                                     ioreset    yes     na     Register                                           "Alias of disables for the LTE Gain and Zero sub-steps."                                            
ppe        2        rx   rx_ppe_mode11_pg                                   ppe_lte_gain_disable                                         gcr     110001011  RWX          13        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the LTE Gain sub-step."                                                                    
ppe        2        rx   rx_ppe_mode11_pg                                   ppe_lte_zero_disable                                         gcr     110001011  RWX          14        1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Disable the LTE Zero sub-step."                                                                    
ppe        2        rx   rx_ppe_mode11_pg                                   rx_ctle_start_at_zero_disable                                gcr     110001011  RWX          15        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "When 0, the first run of CTLE will start the peak servo ops at 0.  When 1, the peak servo ops will start at the preset."
ppe        2        tx   tx_ppe_mode3_pg                                    tx_bist_dcc_iq_min                                           gcr     110001100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      11100001                                                               ioreset    yes     na     Register                                           "Duty cycle correction, IQ phase minimum value; values below this will fail; 2s complement, range of IQ dac is -15 to +16"
ppe        2        tx   tx_ppe_mode3_pg                                    tx_bist_dcc_iq_max                                           gcr     110001100  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00100000                                                               ioreset    yes     na     Register                                           "Duty cycle correction, IQ phase maximum value; values above this will fail; 2s complement, range of IQ dac is -15 to +16"
ppe_alias  2        rx   rx_ppe_mode13_pg                                   rx_dc_enable_full_reg                                        gcr     110001101  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      1100000000000000                                                       ioreset    yes     na     Register                                           "RX DC Step Control Full Reg Alias"                                                                 
ppe_alias  2        rx   rx_ppe_mode13_pg                                   rx_dc_step_cntl_opt_alias                                    gcr     110001101  RWX          0         2        per-group  "dummy_vhdl"                                       slow      func      11                                                                     ioreset    yes     na     Register                                           "RX DC Step Control OPT Alias"                                                                      
ppe        2        rx   rx_ppe_mode13_pg                                   rx_dc_enable_latch_offset_cal                                gcr     110001101  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal eye optimization latch offset adjustment. There are individual substep enables for banks A and B."
ppe        2        rx   rx_ppe_mode13_pg                                   tx_dc_enable_dcc                                             gcr     110001101  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal TX duty cycle correction enable"                                                         
ppe        2        rx   rx_ppe_mode14_pg                                   rx_min_recal_cnt                                             gcr     110001110  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0011                                                                   ioreset    yes     na     Register                                           "Number of recals that must be done (on Bank B) before allowing bank swapping on a lane."           
ppe        2        rx   rx_ppe_mode14_pg                                   rx_dfe_hyst_min_recal_cnt                                    gcr     110001110  RWX          4         5        per-group  "dummy_vhdl"                                       slow      func      01011                                                                  ioreset    yes     na     Register                                           "Total number of recals that must be done on a lane before DFE Full hysteresis is enabled."         
ppe_alias  2        rx   rx_ppe_mode14_pg                                   rx_ctle_peak1_peak2_cal_disable_alias                        gcr     110001110  RWX          9         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Alias of disables for the CTLE Peak1 and Peak2 sub-steps."                                         
ppe        2        rx   rx_ppe_mode14_pg                                   rx_ctle_peak1_cal_disable                                    gcr     110001110  RWX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the CTLE Peak1 sub-step."                                                                  
ppe        2        rx   rx_ppe_mode14_pg                                   rx_ctle_peak2_cal_disable                                    gcr     110001110  RWX          10        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Disable the CTLE Peak2 sub-step."                                                                  
ppe        2        rx   rx_ppe_mode14_pg                                   rx_ddc_min_err_lim                                           gcr     110001110  RWX          11        3        per-group  "dummy_vhdl"                                       slow      func      010                                                                    ioreset    yes     na     Register                                           "DDC Minimum Error Checking Threshold for edge detection. This translates into rx_ber_timer_sel encodes used during DDC search edge check. See Workbook DDC section."
ppe        2        rx   rx_ppe_mode14_pg                                   rx_ddc_hysteresis                                            gcr     110001110  RWX          14        2        per-group  "dummy_vhdl"                                       slow      func      01                                                                     ioreset    yes     na     Register                                           "DDC Clock offset change hysteresis margin. The value restricts a change in mini-PR position unless it deviates from its current long-term position by this amount. See definition of rx_ddc_hist_left_edge."
ppe        2        tx   tx_ppe_mode4_pg                                    tx_bist_hs_dac_thresh_min                                    gcr     110001111  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01100000                                                               ioreset    yes     na     Register                                           "Low threshold loaded into tx_tdr_dac_cntl during HS bist to check for too-low duty cycle."         
ppe        2        tx   tx_ppe_mode4_pg                                    tx_bist_hs_dac_thresh_max                                    gcr     110001111  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      10100000                                                               ioreset    yes     na     Register                                           "High threshold loaded into tx_tdr_dac_cntl during HS bist to check for too-high duty cycle."       
ppe        2        rx   rx_ppe_mode15_pg                                   rx_vga_jump_target                                           gcr     110010000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01000001                                                               ioreset    yes     na     Register                                           "Program to set value for jump table  default is 300mV at 4.6mV steps"                              
ppe        2        rx   rx_ppe_mode15_pg                                   rx_vga_amax_target                                           gcr     110010000  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      01000001                                                               ioreset    yes     na     Register                                           "Program to set value for init Amax target default is 300mV at 4.6mV steps"                         
ppe        2        rx   rx_ppe_mode16_pg                                   rx_vga_recal_max_target                                      gcr     110010001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01001100                                                               ioreset    yes     na     Register                                           "Program to set value for recal max target default is 300mV +10 percent at 4.6mV steps"             
ppe        2        rx   rx_ppe_mode16_pg                                   rx_vga_recal_min_target                                      gcr     110010001  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00111000                                                               ioreset    yes     na     Register                                           "Program to set value for recal min target default is 300mV -10 percent at 4.6mV steps"             
ppe        2        tx   tx_ppe_mode7_pg                                    tx_detectrx_ovr_val_0_15                                     gcr     110010010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "per-bit, bits 0-15 Detectrx status returned when tx_detectrx_en is set to 1"                       
ppe        2        tx   tx_ppe_mode8_pg                                    tx_detectrx_ovr_val_16_23                                    gcr     110010011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      11111111                                                               ioreset    yes     na     Register                                           "per-bit, bits 16-23 Detectrx status returned when tx_detectrx_en is set to 1"                      
ppe        2        tx   tx_ppe_mode8_pg                                    tx_detectrx_ovr_en_16_23                                     gcr     110010011  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "per-bit, bits 16-23 0: Return result of txdetect HW to pipe; 1: Return tx_detectrx_ovr to pipe"    
ppe        2        tx   tx_ppe_mode5_pg                                    tx_seg_test_en                                               gcr     110010100  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Enables tx_seg_test during tx_bist"                                                                
ppe        2        tx   tx_ppe_mode5_pg                                    tx_seg_test_frc_2r                                           gcr     110010100  RWX          1         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Force number of 2r segments in tx_seg_test_2r_seg to be active during test.\n0: don't force a certain number of 2r segments\n1: force a certain number of 2r segments.\nSee chart in logic workbook."
ppe        2        tx   tx_ppe_mode5_pg                                    tx_seg_test_2r_seg                                           gcr     110010100  RWX          2         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Number of 2r segments on during test when tx_seg_test_frc_2r is 1.\n0: no 2r segements on\n1: 1 2r segment on.\nSee chart in logic workbook."
ppe        2        tx   tx_ppe_mode5_pg                                    tx_seg_test_1r_segs                                          gcr     110010100  RWX          3         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    no      na     Register                                           "Number of 1r-equivalent segments on during test. If tx_seg_test_2r_seg is 1, or tx_seg_test_frc_2r is 1; this is the number of 1r segments that will be active during the test. Otherwise, during portions of the test, 2-2r segments will replace one of the 1r segments. See chart in logic workbook."
ppe        2        tx   tx_ppe_mode5_pg                                    tx_dcc_main_min_samples                                      gcr     110010100  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      10000000                                                               ioreset    yes     na     Register                                           "Minimum number of TX DCC total votes before decision.  Must be <=128."                             
ppe        2        tx   tx_ppe_mode6_pg                                    tx_ffe_pre2_coef                                             gcr     110010101  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "1/128ths of K0/pre2 coefficient"                                                                   
ppe        2        tx   tx_ppe_mode6_pg                                    tx_ffe_pre1_coef                                             gcr     110010101  RWX          4         6        per-group  "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "1/128ths of K1/pre1 coefficient, valid values 0-32"                                                
ppe        2        tx   tx_ppe_mode6_pg                                    tx_ffe_post_coef                                             gcr     110010101  RWX          10        6        per-group  "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "1/128ths of K3/post coefficient, valid values 0-32"                                                
ppe_alias  2        tx   tx_ppe_mode10_pg                                   tx_pcie_idle_loz_del_sel_1_alias                             gcr     110010110  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00100011                                                               ioreset    yes     na     Register                                           "Alias of tx_pcie_idle_del_sel_1 and tx_pcie_loz_del_sel_1"                                         
ppe        2        tx   tx_ppe_mode10_pg                                   tx_pcie_idle_del_sel_1                                       gcr     110010110  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0010                                                                   ioreset    yes     na     Register                                           "idle_mode delay in UI for gen1; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."      
ppe        2        tx   tx_ppe_mode10_pg                                   tx_pcie_loz_del_sel_1                                        gcr     110010110  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0011                                                                   ioreset    yes     na     Register                                           "idle_loz delay in UI for gen1; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."       
ppe_alias  2        tx   tx_ppe_mode10_pg                                   tx_pcie_idle_loz_del_sel_2_alias                             gcr     110010110  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00100100                                                               ioreset    yes     na     Register                                           "Alias of tx_pcie_idle_del_sel_2 and tx_pcie_loz_del_sel_2"                                         
ppe        2        tx   tx_ppe_mode10_pg                                   tx_pcie_idle_del_sel_2                                       gcr     110010110  RWX          8         4        per-group  "dummy_vhdl"                                       slow      func      0010                                                                   ioreset    yes     na     Register                                           "idle_mode delay in UI for gen2; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."      
ppe        2        tx   tx_ppe_mode10_pg                                   tx_pcie_loz_del_sel_2                                        gcr     110010110  RWX          12        4        per-group  "dummy_vhdl"                                       slow      func      0100                                                                   ioreset    yes     na     Register                                           "idle_loz delay in UI for gen2; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."       
ppe_alias  2        tx   tx_ppe_mode11_pg                                   tx_pcie_idle_loz_del_sel_3_alias                             gcr     110010111  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00010101                                                               ioreset    yes     na     Register                                           "Alias of tx_pcie_idle_del_sel_3 and tx_pcie_loz_del_sel_3"                                         
ppe        2        tx   tx_ppe_mode11_pg                                   tx_pcie_idle_del_sel_3                                       gcr     110010111  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0001                                                                   ioreset    yes     na     Register                                           "idle_mode delay in UI for gen3; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."      
ppe        2        tx   tx_ppe_mode11_pg                                   tx_pcie_loz_del_sel_3                                        gcr     110010111  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0101                                                                   ioreset    yes     na     Register                                           "idle_loz delay in UI for gen3; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."       
ppe_alias  2        tx   tx_ppe_mode11_pg                                   tx_pcie_idle_loz_del_sel_4_alias                             gcr     110010111  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      01101000                                                               ioreset    yes     na     Register                                           "Alias of tx_pcie_idle_del_sel_4 and tx_pcie_loz_del_sel_4"                                         
ppe        2        tx   tx_ppe_mode11_pg                                   tx_pcie_idle_del_sel_4                                       gcr     110010111  RWX          8         4        per-group  "dummy_vhdl"                                       slow      func      0110                                                                   ioreset    yes     na     Register                                           "idle_mode delay in UI for gen4; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."      
ppe        2        tx   tx_ppe_mode11_pg                                   tx_pcie_loz_del_sel_4                                        gcr     110010111  RWX          12        4        per-group  "dummy_vhdl"                                       slow      func      1000                                                                   ioreset    yes     na     Register                                           "idle_loz delay in UI for gen4; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."       
ppe_alias  2        tx   tx_ppe_mode12_pg                                   tx_pcie_idle_loz_del_sel_5_alias                             gcr     110011000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01101000                                                               ioreset    yes     na     Register                                           "Alias of tx_pcie_idle_del_sel_5 and tx_pcie_loz_del_sel_5"                                         
ppe        2        tx   tx_ppe_mode12_pg                                   tx_pcie_idle_del_sel_5                                       gcr     110011000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0110                                                                   ioreset    yes     na     Register                                           "idle_mode delay in UI for gen5; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."      
ppe        2        tx   tx_ppe_mode12_pg                                   tx_pcie_loz_del_sel_5                                        gcr     110011000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      1000                                                                   ioreset    yes     na     Register                                           "idle_loz delay in UI for gen5; 0:8, 1:16, 2:24, 3:32, 4:40, 5:48, 6:64, 7: 80, 8:96, 9:112."       
ppe        2        rx   rx_ppe_mode12_pg                                   rx_qpa_pattern_enable                                        gcr     111100000  RWX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable data pattern mode for quad phase adjust edge servo. \n0 Disabled\n1 Enabled"                
ppe        2        rx   rx_ppe_mode12_pg                                   rx_qpa_pattern                                               gcr     111100000  RWX          1         5        per-group  "dummy_vhdl"                                       slow      func      01010                                                                  ioreset    yes     na     Register                                           "Pattern control field for quad phase adjust edge servo used when rx_qpa_pattern_enable is set. Each 1 enables a bit transition filter for that position in the 5 bit pattern window. Value must contain a transition at H1-H0 (pos 2 & 3). Low frequency patterns will exhibit a large static skew from CDR."
ppe        2        rx   rx_ppe_mode12_pg                                   rx_qpa_hysteresis_enable                                     gcr     111100000  RWX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Enable hysteresis checking in initial training loop or first recal loop of averaged QPA servo result and skip final shift if less than a value specified by rx_qpa_hysteresis.  Check is automatically enabled in the subsequent initial training or recal loops."
ppe        2        rx   rx_ppe_mode12_pg                                   rx_qpa_hysteresis                                            gcr     111100000  RWX          8         3        per-group  "dummy_vhdl"                                       slow      func      011                                                                    ioreset    yes     na     Register                                           "QPA step hysteresis threshold, used to skip final shift if the averaged QPA servo result is less than this value"
ppe        2        rx   rx_ppe_mode12_pg                                   rx_ctle_force_peak1_peak2_cal_enable                         gcr     111100000  RWX          11        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Control to force the peaking steps enabled.  0xx = Default Behavior (see workbook); 100 = Peak1 and Peak2 Disabled; 101 = Peak1 Disabled, Peak2 Enabled; 110 = Peak1 Enabled, Peak2 Disabled; 111 = Peak1 and Peak2 Enabled (single pass)."
ppe        2        rx   rx_ppe_cntl17_pg                                   ppe_loff_offset_d_override                                   gcr     111101111  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "Static Latch Offset override for DATA (2s Complement). Applied in the main RECAL loop to purposely shift the calibrated latch offset after all steps have been completed. Applied evenly to all data dacs. Warning, this could make hysteresis behave strangely if applied during recal. Do not change this value without handshaking with ppe_loff_offset_pause."
ppe        2        rx   rx_ppe_cntl17_pg                                   ppe_loff_offset_e_override                                   gcr     111101111  RWX          8         7        per-group  "dummy_vhdl"                                       slow      func      0000000                                                                ioreset    yes     na     Register                                           "Static Latch Offset override for EDGE (2s Complement). Applied in the main RECAL loop to purposely shift the calibrated latch offset after all steps have been completed. Applied evenly to all edge dacs. Do not change this value without handshaking with ppe_loff_offset_pause."
ppe        2        rx   rx_ppe_cntl17_pg                                   ppe_loff_offset_pause                                        gcr     111101111  RWX          15        1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Static Latch Offset Pause Control. Due to the offset being a dynamic feature coordinated with recal steps, it must be stopped BEFORE the override value may be changed. Set this bit high whenever a change is desired and clear it when ppe_loff_offset_applied_a/b both show 0. RECAL will not apply the offset if this feature is paused."
ppe        2        rx   rx_ppe_cntl1_pg                                    rx_eye_height_min_check                                      gcr     110100000  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0001101                                                                ioreset    yes     na     Register                                           "Value used to determine if eye height min is meet (unsigned). Fail if eye height is less than this register.  Default is for 60mV at a 4.6mV per DAC step."
ppe        2        rx   rx_ppe_cntl1_pg                                    loff_setting_ovr_enb                                         gcr     110100000  RWX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Assert to skip setting the default value for filter inc/dec and timeout for loff code"             
ppe        2        rx   rx_ppe_cntl1_pg                                    amp_setting_ovr_enb                                          gcr     110100000  RWX          10        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Assert to skip setting the default value for filter inc/dec and timeout for amp measurement code"  
ppe        2        rx   rx_ppe_cntl1_pg                                    rx_clr_lane_recal_cnt                                        gcr     110100000  RWX          11        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Clear and Hold Recalibration counter for all lanes to zero. LAB USE ONLY.\n0:Normal incrementing\n1:reset/hold counter to zero"
ppe        2        rx   rx_ppe_cntl1_pg                                    rx_clr_eye_height_width                                      gcr     110100000  RWX          12        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Clear and Hold rx_hist_min_eye_height/width and rx_lane_hist_min_eye_height/width for all lanes. LAB USE ONLY.\n0:Normal \n1:reset/hold"
ppe        2        rx   rx_ppe_cntl2_pg                                    rx_eye_width_min_check                                       gcr     110100001  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0010000                                                                ioreset    yes     na     Register                                           "Value used to determine if DDC eye width min is meet unsigned twos complement"                     
ppe        2        rx   rx_ppe_cntl2_pg                                    rx_ctle_gain_max_check                                       gcr     110100001  RWX          7         4        per-group  "dummy_vhdl"                                       slow      func      1111                                                                   ioreset    yes     na     Register                                           "Value used for ctle gain max check unsigned twos complement"                                       
ppe        2        rx   rx_ppe_cntl2_pg                                    rx_ctle_gain_min_check                                       gcr     110100001  RWX          11        4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Value used for ctle gain min check unsigned twos complement"                                       
ppe        2        rx   rx_ppe_cntl3_pg                                    rx_latchoff_max_check                                        gcr     110100010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00100000                                                               ioreset    yes     na     Register                                           "Value used for latch offset max check. Value is twos complement signed."                           
ppe        2        rx   rx_ppe_cntl3_pg                                    rx_latchoff_min_check                                        gcr     110100010  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11011111                                                               ioreset    yes     na     Register                                           "Value used for latch offset min check. Value is twos complement signed."                           
ppe        2        rx   rx_ppe_cntl4_pg                                    rx_eoff_max_check                                            gcr     110100011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00110000                                                               ioreset    yes     na     Register                                           "Value used for edge offset max check. Value is twos complement signed."                            
ppe        2        rx   rx_ppe_cntl4_pg                                    rx_eoff_min_check                                            gcr     110100011  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11001111                                                               ioreset    yes     na     Register                                           "Value used for edge offset min check. Value is twos complement signed."                            
ppe        2        rx   rx_ppe_cntl5_pg                                    rx_ctle_peak1_max_check                                      gcr     110100100  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      01111                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak max check, value is 2 comp unsigned"                                      
ppe        2        rx   rx_ppe_cntl5_pg                                    rx_ctle_peak1_min_check                                      gcr     110100100  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak min check, value is 2 comp unsigned"                                      
ppe        2        rx   rx_ppe_cntl5_pg                                    rx_spare_max_check                                           gcr     110100100  RWX          10        5        per-group  "dummy_vhdl"                                       slow      func      00111                                                                  ioreset    yes     na     Register                                           "Value used for spare, value is 2 comp unsigned"                                                    
ppe        2        rx   rx_ppe_cntl6_pg                                    rx_esd_shift_val_check                                       gcr     110100101  RWX          0         6        per-group  "dummy_vhdl"                                       slow      func      001010                                                                 ioreset    yes     na     Register                                           "Value used for esd ,avgPerBankShiftLimit value is 2 comp unsigned"                                 
ppe        2        rx   rx_ppe_cntl6_pg                                    rx_esd_abs_val_check                                         gcr     110100101  RWX          6         7        per-group  "dummy_vhdl"                                       slow      func      0101000                                                                ioreset    yes     na     Register                                           "Value used for esd avgPerBankAbsoluteLimit, value is 2 comp unsigned"                              
ppe        2        rx   rx_ppe_cntl7_pg                                    rx_dfe_max_check                                             gcr     110100110  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      01010000                                                               ioreset    yes     na     Register                                           "Value used for dfe max check.Value is twos complement signed."                                     
ppe        2        rx   rx_ppe_cntl7_pg                                    rx_quad_ph_adj_max_check                                     gcr     110100110  RWX          8         6        per-group  "dummy_vhdl"                                       slow      func      011000                                                                 ioreset    yes     na     Register                                           "Value used for quad phase adj max check, 16 + max value"                                           
ppe        2        rx   rx_ppe_cntl8_pg                                    rx_dfe_min_check                                             gcr     110100111  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      10101111                                                               ioreset    yes     na     Register                                           "Value used for dfe min check.Value is twos complement signed."                                     
ppe        2        rx   rx_ppe_cntl8_pg                                    rx_quad_ph_adj_min_check                                     gcr     110100111  RWX          8         6        per-group  "dummy_vhdl"                                       slow      func      001000                                                                 ioreset    yes     na     Register                                           "Value used for quad phase adj min check, 16 - min value"                                           
ppe        2        rx   rx_ppe_cntl9_pg                                    rx_epoff_max_check                                           gcr     110101000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00001010                                                               ioreset    yes     na     Register                                           "Value used for edge offset poff max delta check. Value is twos complement signed."                 
ppe        2        rx   rx_ppe_cntl9_pg                                    rx_epoff_min_check                                           gcr     110101000  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      11110110                                                               ioreset    yes     na     Register                                           "Value used for edge offset poff min delta check. Value is twos complement signed."                 
ppe        2        rx   rx_ppe_cntl10_pg                                   rx_ctle_peak2_max_check                                      gcr     110101001  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      01111                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak max check, value is 2 comp unsigned"                                      
ppe        2        rx   rx_ppe_cntl10_pg                                   rx_ctle_peak2_min_check                                      gcr     110101001  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Value used for ctle peak min check, value is 2 comp unsigned"                                      
ppe        2        rx   rx_ppe_cntl11_pg                                   ppe_pr_offset_d_override                                     gcr     110101010  RWX          0         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Static Phase Rotator Offset for DATA (2s Complement) per-lane. Applied in the main RECAL loop to purposely shift the calibrated center sample position after all steps have been completed. Applied evenly to EW and NS data only. Warning, this could make hysteresis behave strangely if applied during recal. Do not change this value without handshaking with ppe_pr_offset_pause."
ppe        2        rx   rx_ppe_cntl11_pg                                   ppe_pr_offset_e_override                                     gcr     110101010  RWX          5         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Static Phase Rotator Offset for EDGE (2s Complement) per-lane. Applied in the main RECAL loop to purposely shift the calibrated center sample position after all steps have been completed. Applied evenly to EW and NS edge only. Should be opposite value of data otherwise they will cancel each other out. Do not change this value without handshaking with ppe_pr_offset_pause."
ppe        2        rx   rx_ppe_cntl11_pg                                   ppe_pr_offset_pause                                          gcr     110101010  RWX          10        1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "Static Phase Rotator Offset Pause Control. Due to the offset being a dynamic feature coordinated with recal steps, it must be stopped BEFORE the override value may be changed. Set this bit high whenever a change is desired and clear it when ppe_pr_offset_applied_a/b both show 0. RECAL will not apply the offset if this feature is paused."
ppe        2        rx   rx_ppe_cntl11_pg                                   ppe_offset_margin_mode                                       gcr     110101010  RWX          11        2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Static Margin Offset Automated Mode Select. A companion to the ppe_pr_offset_pause and ppe_loff_offset_pause controls which automatically applies a toggling polarity of the corresponding override values. Both Polarities of each offset are sequentially applied to the whole bus in turns (never simultaneously). It reqiures at least 10 Recal iterations to sequence on all offsets and banks for each lane. \n 00: Normal Manual Mode (Off)\n 01: Apply PR Offset (Horizontal)\n 10: Apply LOff Offset (Vertical)\n 11: Apply PR and LOff (Both)"
ppe        2        rx   rx_ppe_cntl12_pg                                   rx_recal_abort_0_15                                          gcr     110101011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       Ioreset    yes     na     Register                                           "Stop recalibration on specified lane"                                                              
ppe        2        rx   rx_ppe_cntl13_pg                                   rx_recal_abort_16_23                                         gcr     110101100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Stop recalibration on specified lane"                                                              
ppe        2        rx   rx_ppe_cntl14_pg                                   rx_enable_auto_recal_0_15                                    gcr     110101101  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Enable Auto (Internal) Recalibration on specifed lane"                                             
ppe        2        rx   rx_ppe_cntl15_pg                                   rx_enable_auto_recal_16_23                                   gcr     110101110  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Enable Auto (Internal) Recalibration on specifed lane"                                             
ppe        2        rx   rx_ppe_cntl16_pg                                   rx_dfe_h1_max_check                                          gcr     110101111  RWX          0         7        per-group  "dummy_vhdl"                                       slow      func      0110010                                                                ioreset    yes     na     Register                                           "Value used for dfe fast h1 check. Value is twos complement signed."                                
ppe        2        rx   rx_ppe_cntl16_pg                                   rx_dfe_h1_min_check                                          gcr     110101111  RWX          7         7        per-group  "dummy_vhdl"                                       slow      func      1101011                                                                ioreset    yes     na     Register                                           "Value used for dfe fast h1 check. Value is twos complement signed."                                
ppe        2        rx   rx_ppe_stat1_pg                                    ppe_debug_state                                              gcr     110110000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Eye optimizaton State Machine current state "                                                      
ppe        2        rx   rx_ppe_stat2_pg                                    ppe_thread_loop_count                                        gcr     110110001  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Number of times that the thread has looped"                                                        
ppe        2        rx   rx_ppe_stat3_pg                                    rx_hist_min_eye_width_valid                                  gcr     110110010  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "RX Historic Eye Width Minimum Value and Lane are valid. Use rx_clr_eye_height_width to clear."     
ppe        2        rx   rx_ppe_stat3_pg                                    rx_hist_min_eye_width_lane                                   gcr     110110010  ROX          3         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "RX Historic Eye Width Lane number"                                                                 
ppe        2        rx   rx_ppe_stat3_pg                                    rx_hist_min_eye_height_valid                                 gcr     110110010  ROX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Set by PPE when RX Historic Eye Height is valid. Use rx_clr_eye_height_width to clear."            
ppe        2        rx   rx_ppe_stat3_pg                                    rx_hist_min_eye_height_lane                                  gcr     110110010  ROX          11        5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "RX Historic Eye Height Lane number."                                                               
ppe        2        rx   rx_ppe_stat4_pg                                    rx_hist_min_eye_width                                        gcr     110110011  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      11111111                                                               ioreset    yes     na     Register                                           "RX Historic Eye Width Minimum Value."                                                              
ppe        2        rx   rx_ppe_stat4_pg                                    rx_hist_min_eye_height                                       gcr     110110011  ROX          8         7        per-group  "dummy_vhdl"                                       slow      func      1111111                                                                ioreset    yes     na     Register                                           "RX Historic Eye Height Minimum Value (peak-to-peak)."                                              
ppe        2        rx   rx_ppe_stat5_pg                                    rx_running_recal                                             gcr     110110100  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indication that currently running a recal (as opposed to dc cal or initial cal)"                   
ppe        2        rx   rx_ppe_stat5_pg                                    ppe_init_time_us_warning                                     gcr     110110100  ROX          2         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indication that PPE Initial Calibration is running longer than the defined threshold: PPE_INIT_CAL_TIME_US_BUDGET_{PCIE|AXO}"
ppe        2        rx   rx_ppe_stat5_pg                                    rx_current_cal_lane                                          gcr     110110100  ROX          3         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    no      na     Register                                           "Number of Lane that currently being calibrated"                                                    
ppe        2        rx   rx_ppe_stat5_pg                                    rx_running_eq_eval                                           gcr     110110100  ROX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indication that currently running a rxeqeval (as opposed to rate change)"                          
ppe_alias  2        rx   rx_ppe_stat5_pg                                    rx_dc_enable_loff_ab_alias                                   gcr     110110100  ROX          9         2        per-group  "dummy_vhdl"                                       slow      func      11                                                                     ioreset    yes     na     Register                                           "Alias of RX DC cal eye optimization latch offset adjustment substep enable for Bank A and B."      
ppe        2        rx   rx_ppe_stat5_pg                                    rx_dc_enable_loff_a                                          gcr     110110100  ROX          9         1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal eye optimization latch offset adjustment substep enable for Bank A. rx_dc_enable_latch_offset_cal must also be set for LOFF to run on this bank."
ppe        2        rx   rx_ppe_stat5_pg                                    rx_dc_enable_loff_b                                          gcr     110110100  ROX          10        1        per-group  "dummy_vhdl"                                       slow      func      1                                                                      ioreset    yes     na     Register                                           "RX DC cal eye optimization latch offset adjustment substep enable for Bank B. rx_dc_enable_latch_offset_cal must also be set for LOFF to run on this bank."
ppe        2        rx   rx_ppe_stat5_pg                                    rx_eo_phase_select_0_2                                       gcr     110110100  ROX          11        3        per-group  "dummy_vhdl"                                       slow      func      111                                                                    ioreset    yes     na     Register                                           "Used to select which phases (0, 1, 2) of initial training are run"                                 
ppe        2        rx   rx_ppe_stat6_pg                                    ppe_thread_last_active_time_us                               gcr     110110101  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "The approximate (~3% error) time in microseconds that the thread was active the last time that it was active. Includes thread context switch time."
ppe        2        rx   rx_ppe_stat7_pg                                    ppe_pipe_reset_inactive_phase_0_3                            gcr     110110110  ROX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Tracks which phase of PIPE reset_inactive each lane in the thread is in; 1 bit per lane for 2 phases."
ppe        2        rx   rx_ppe_stat7_pg                                    ppe_pipe_current_lane                                        gcr     110110110  ROX          8         2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Tracks which lane the PIPE command handler is running on"                                          
ppe        2        rx   rx_ppe_stat7_pg                                    ppe_thread_active_time_us_limit                              gcr     110110110  ROX          10        6        per-group  "dummy_vhdl"                                       slow      func      001100                                                                 ioreset    yes     na     Register                                           "Max time in microseconds that a thread may be active before sleeping; written by the PPE on IOO."  
ppe        2        rx   rx_ppe_stat8_pg                                    ppe_pipe_rx_ei_inactive_phase_0_3                            gcr     110110111  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Tracks which phase of PIPE rxelecidle_inactive each lane in the thread is in; gray coded 2 bits per lane for 3 phases."
ppe        2        rx   rx_ppe_stat9_pg                                    ppe_error_state                                              gcr     110111000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Debug State of trapped error"                                                                      
ppe        2        rx   rx_ppe_stat10_pg                                   ppe_error_valid                                              gcr     110111001  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "For indicating that the PPE ran into an error and the error info is valid"                         
ppe        2        rx   rx_ppe_stat10_pg                                   ppe_error_type                                               gcr     110111001  ROX          1         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Indicates the error type which equals the corresponding ppe_fir bit set (see the scom_ppe_fir register definition)"
ppe        2        rx   rx_ppe_stat10_pg                                   ppe_error_thread                                             gcr     110111001  ROX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Thread of trapped error"                                                                           
ppe        2        rx   rx_ppe_stat10_pg                                   ppe_error_lane                                               gcr     110111001  ROX          8         5        per-group  "dummy_vhdl"                                       slow      func      00000                                                                  ioreset    yes     na     Register                                           "Lane of trapped error"                                                                             
ppe        2        rx   rx_ppe_stat11_pg                                   ppe_servo_status0                                            gcr     110111010  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Trapped rx_servo_status0 on a servo error."                                                        
ppe        2        rx   rx_ppe_stat12_pg                                   ppe_servo_status1                                            gcr     110111011  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Trapped rx_servo_status1 on a servo error. Clear to trap another error."                           
ppe        2        rx   rx_ppe_stat20_pg                                   rx_vga_debug                                                 gcr     111000011  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indactes values of var in side the vga code -- debug only"                                         
ppe        2        rx   rx_ppe_stat21_pg                                   tx_dcc_debug                                                 gcr     111000100  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Debug value for dcc code"                                                                          
ppe        2        rx   rx_ppe_stat22_pg                                   rx_lane_fail_0_15                                            gcr     111000101  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Bad Lane Indicator: lanes 00-15. Post-eyeopt status indicating training has encountered an error during a training step that finds a fatal operating condition on the lane. Encoded as one lane per bit."
ppe        2        rx   rx_ppe_stat23_pg                                   rx_lane_fail_16_23                                           gcr     111000110  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bad Lane Indicator: lanes 16-19. Post-eyeopt status indicating training has encountered an error during a training step that finds a fatal operating condition on the lane. Encoded as one lane per bit."
ppe        2        rx   rx_ppe_stat24_pg                                   ppe_last_cal_time_us                                         gcr     111000111  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Time is microseconds that the most recent calibration (dccal, initial, or recal) took on this thread"
ppe        2        rx   rx_ppe_stat26_pg                                   rx_dfe_debug                                                 gcr     111001001  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Debug value for dfe code"                                                                          
ppe        2        rx   rx_ppe_stat27_pg                                   ppe_debug_stopwatch_time_us                                  gcr     111001010  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Time is microseconds of the last stopwatch benchmarked event"                                      
ppe        2        rx   rx_ppe_stat28_pg                                   bist_in_progress                                             gcr     111001011  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST in progress"                                                                                  
ppe        2        rx   rx_ppe_stat28_pg                                   bist_in_hold_loop                                            gcr     111001011  ROX          1         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST in hold loop"                                                                                 
ppe        2        rx   rx_ppe_stat28_pg                                   bist_rx_fail                                                 gcr     111001011  ROX          2         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found Rx Failure"                                                                             
ppe        2        rx   rx_ppe_stat28_pg                                   bist_tx_fail                                                 gcr     111001011  ROX          3         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found Tx Failure"                                                                             
ppe        2        rx   rx_ppe_stat28_pg                                   bist_other_fail                                              gcr     111001011  ROX          4         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST found other failure (Non-BIST)"                                                               
ppe        2        rx   rx_ppe_stat28_pg                                   bist_overall_pass                                            gcr     111001011  ROX          5         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST overall pass marker"                                                                          
ppe        2        rx   rx_ppe_stat28_pg                                   bist_internal_error                                          gcr     111001011  ROX          6         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 0"                                                                                      
ppe        2        rx   rx_ppe_stat28_pg                                   bist_spare_0                                                 gcr     111001011  ROX          7         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 0"                                                                                      
ppe        2        rx   rx_ppe_stat28_pg                                   bist_spare_1                                                 gcr     111001011  ROX          8         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "BIST Spare 1"                                                                                      
ppe        2        rx   rx_ppe_stat28_pg                                   rx_linklayer_fail                                            gcr     111001011  ROX          9         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates rxbist linklayer step failed for this group"                                             
ppe        2        rx   rx_ppe_stat28_pg                                   rx_linklayer_done                                            gcr     111001011  ROX          11        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Indicates linklayer step done for this lane"                                                       
ppe        2        rx   rx_ppe_stat28_pg                                   rx_fail_flag                                                 gcr     111001011  ROX          12        1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    yes     na     Register                                           "Used to set the Scom rx_n_lane_fail_0_15 or 16_23 registers"                                       
ppe        2        rx   rx_ppe_stat28_pg                                   rx_lane_fail_cnt                                             gcr     111001011  ROX          13        2        per-group  "dummy_vhdl"                                       slow      func      00                                                                     ioreset    yes     na     Register                                           "Count of lanes failed in rx_lane_fail_0_15 or 16_23 vectors"                                       
ppe        2        rx   rx_ppe_stat29_pg                                   rx_recal_run_or_unused_0_15                                  gcr     111001100  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      1111111111111111                                                       ioreset    yes     na     Register                                           "Recal run on lane or lane unused (init not run) since the last time this was cleared by the supervisor thread"
ppe        2        rx   rx_ppe_stat30_pg                                   rx_recal_run_or_unused_16_23                                 gcr     111001101  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      11111111                                                               ioreset    yes     na     Register                                           "Recal run on lane or lane unused (init not run) since the last time this was cleared by the supervisor thread"
ppe        2        rx   rx_ppe_stat31_pg                                   rx_lanes_pon_00_15                                           gcr     111001110  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates if a RX lane is powered on"                                                              
ppe        2        rx   rx_ppe_stat32_pg                                   rx_lanes_pon_16_23                                           gcr     111001111  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates if a RX lane is powered on"                                                              
ppe        2        rx   tx_ppe_stat1_pg                                    tx_bist_fail_0_15                                            gcr     111010000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    no      na     Register                                           "Indicates TXBIST or TXSEGTEST has failed for lane corresponding to bit. \n0:(not_failed) test has not failed on corresponding lane\n1:(failed) test has failed on corresponding lane"
ppe        2        rx   tx_ppe_stat2_pg                                    tx_bist_fail_16_23                                           gcr     111010001  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    no      na     Register                                           "Indicates TXBIST or TXSEGTEST has failed for lane corresponding to bit. \n0:(not_failed) test has not failed on corresponding lane\n1:(failed) test has failed on corresponding lane"
ppe        2        rx   tx_ppe_stat3_pg                                    tx_seg_test_fail                                             gcr     111010010  ROX          0         1        per-group  "dummy_vhdl"                                       slow      func      0                                                                      ioreset    no      na     Register                                           "Indicates TXSEGTEST has failed for some lane.\n0:(not_failed) seg test has not failed\n1:(failed) seg test has failed"
ppe        2        rx   tx_ppe_stat4_pg                                    tx_lanes_pon_00_15                                           gcr     111010011  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Indicates if a TX lane is powered on"                                                              
ppe        2        rx   tx_ppe_stat5_pg                                    tx_lanes_pon_16_23                                           gcr     111010100  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Indicates if a TX lane is powered on"                                                              
ppe        2        rx   tx_ppe_stat6_pg                                    tx_pipe_txdetectrx_phase_0_3                                 gcr     111010101  ROX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Tracks which phase of PIPE txdetectrx each lane in the thread is in"                               
ppe_alias  2        rx   ppe_saved_rx_ad_loff_lane_0_stat_pg                pcie_ppe_saved_rx_ad_loff_lane_0                             gcr     001010000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_ad_latch_dac value (n000) for lane 0 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_bd_loff_lane_0_stat_pg                pcie_ppe_saved_rx_bd_loff_lane_0                             gcr     001100000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_bd_latch_dac value (n000) for lane 0 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_ad_loff_lane_1_stat_pg                pcie_ppe_saved_rx_ad_loff_lane_1                             gcr     001110000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_ad_latch_dac value (n000) for lane 1 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_bd_loff_lane_1_stat_pg                pcie_ppe_saved_rx_bd_loff_lane_1                             gcr     010000000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_bd_latch_dac value (n000) for lane 1 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_ad_loff_lane_2_stat_pg                pcie_ppe_saved_rx_ad_loff_lane_2                             gcr     010010000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_ad_latch_dac value (n000) for lane 2 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_bd_loff_lane_2_stat_pg                pcie_ppe_saved_rx_bd_loff_lane_2                             gcr     010100000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_bd_latch_dac value (n000) for lane 2 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_ad_loff_lane_3_stat_pg                pcie_ppe_saved_rx_ad_loff_lane_3                             gcr     010110000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_ad_latch_dac value (n000) for lane 3 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_bd_loff_lane_3_stat_pg                pcie_ppe_saved_rx_bd_loff_lane_3                             gcr     011000000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_bd_latch_dac value (n000) for lane 3 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_ad_loff_lane_4_stat_pg                pcie_ppe_saved_rx_ad_loff_lane_4                             gcr     011010000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_ad_latch_dac value (n000) for lane 4 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_rx_bd_loff_lane_4_stat_pg                pcie_ppe_saved_rx_bd_loff_lane_4                             gcr     011100000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the first saved_rx_bd_latch_dac value (n000) for lane 4 (PCIe Only)"                   
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_0_stat_pg                    pcie_ppe_saved_tx_dcc_lane_0                                 gcr     011110000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the saved tx_dcc_*_tune values for lane 0 (PCIe Only)"                                 
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_0_stat_pg                    pcie_gen3_lane0_saved_tx_dcc_i_tune                          gcr     011110000  ROX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for saved_tx_dcc_i_tune for Gen 3, lane 0 (PCIe Only)"                            
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_0_stat_pg                    pcie_gen3_lane0_saved_tx_dcc_q_tune                          gcr     011110000  ROX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for saved_tx_dcc_q_tune for Gen 3, lane 0 (PCIe Only)"                            
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_0_1_stat_pg                  pcie_gen3_lane0_saved_tx_dcc_iq_tune                         gcr     011110001  ROX          10        6        per-group  "dummy_vhdl"                                       slow      func      000000                                                                 ioreset    yes     na     Register                                           "Bitfield offsets for saved_tx_dcc_iq_tune for Gen 3, lane 0 (PCIe Only)"                           
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_1_stat_pg                    pcie_ppe_saved_tx_dcc_lane_1                                 gcr     011111000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the saved tx_dcc_*_tune values for lane 1 (PCIe Only)"                                 
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_2_stat_pg                    pcie_ppe_saved_tx_dcc_lane_2                                 gcr     100000000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the saved tx_dcc_*_tune values for lane 2 (PCIe Only)"                                 
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_3_stat_pg                    pcie_ppe_saved_tx_dcc_lane_3                                 gcr     100001000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the saved tx_dcc_*_tune values for lane 3 (PCIe Only)"                                 
ppe_alias  2        rx   ppe_saved_tx_dcc_lane_4_stat_pg                    pcie_ppe_saved_tx_dcc_lane_4                                 gcr     100010000  ROX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the saved tx_dcc_*_tune values for lane 4 (PCIe Only)"                                 
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane0_gen1                       gcr     100011000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane0, Gen1 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_lane0_gen1_preset_rx_ctle_peak1_peak2                   gcr     100011000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane0, Gen1 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_lane0_gen1_preset_rx_ctle_peak1                         gcr     100011000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane0, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_lane0_gen1_preset_rx_ctle_peak2                         gcr     100011000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane0, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_lane0_gen1_preset_rx_lte_gain                           gcr     100011000  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane0, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen1_cntl_pg          pcie_lane0_gen1_preset_rx_lte_zero                           gcr     100011000  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane0, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane0_gen2                       gcr     100011001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane0, Gen2 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_lane0_gen2_preset_rx_ctle_peak1_peak2                   gcr     100011001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane0, Gen2 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_lane0_gen2_preset_rx_ctle_peak1                         gcr     100011001  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane0, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_lane0_gen2_preset_rx_ctle_peak2                         gcr     100011001  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane0, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_lane0_gen2_preset_rx_lte_gain                           gcr     100011001  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane0, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen2_cntl_pg          pcie_lane0_gen2_preset_rx_lte_zero                           gcr     100011001  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane0, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane0_gen3                       gcr     100011010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane0, Gen3 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_lane0_gen3_preset_rx_ctle_peak1_peak2                   gcr     100011010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane0, Gen3 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_lane0_gen3_preset_rx_ctle_peak1                         gcr     100011010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane0, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_lane0_gen3_preset_rx_ctle_peak2                         gcr     100011010  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane0, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_lane0_gen3_preset_rx_lte_gain                           gcr     100011010  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane0, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen3_cntl_pg          pcie_lane0_gen3_preset_rx_lte_zero                           gcr     100011010  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane0, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane0_gen4                       gcr     100011011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane0, Gen4 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_lane0_gen4_preset_rx_ctle_peak1_peak2                   gcr     100011011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane0, Gen4 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_lane0_gen4_preset_rx_ctle_peak1                         gcr     100011011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane0, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_lane0_gen4_preset_rx_ctle_peak2                         gcr     100011011  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane0, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_lane0_gen4_preset_rx_lte_gain                           gcr     100011011  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane0, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen4_cntl_pg          pcie_lane0_gen4_preset_rx_lte_zero                           gcr     100011011  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane0, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane0_gen5                       gcr     100011100  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane0, Gen5 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_lane0_gen5_preset_rx_ctle_peak1_peak2                   gcr     100011100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane0, Gen5 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_lane0_gen5_preset_rx_ctle_peak1                         gcr     100011100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane0, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_lane0_gen5_preset_rx_ctle_peak2                         gcr     100011100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane0, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_lane0_gen5_preset_rx_lte_gain                           gcr     100011100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane0, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane0_gen5_cntl_pg          pcie_lane0_gen5_preset_rx_lte_zero                           gcr     100011100  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane0, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane1_gen1                       gcr     100100000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane1, Gen1 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_lane1_gen1_preset_rx_ctle_peak1_peak2                   gcr     100100000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane1, Gen1 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_lane1_gen1_preset_rx_ctle_peak1                         gcr     100100000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane1, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_lane1_gen1_preset_rx_ctle_peak2                         gcr     100100000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane1, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_lane1_gen1_preset_rx_lte_gain                           gcr     100100000  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane1, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen1_cntl_pg          pcie_lane1_gen1_preset_rx_lte_zero                           gcr     100100000  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane1, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane1_gen2                       gcr     100100001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane1, Gen2 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_lane1_gen2_preset_rx_ctle_peak1_peak2                   gcr     100100001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane1, Gen2 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_lane1_gen2_preset_rx_ctle_peak1                         gcr     100100001  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane1, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_lane1_gen2_preset_rx_ctle_peak2                         gcr     100100001  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane1, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_lane1_gen2_preset_rx_lte_gain                           gcr     100100001  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane1, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen2_cntl_pg          pcie_lane1_gen2_preset_rx_lte_zero                           gcr     100100001  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane1, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane1_gen3                       gcr     100100010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane1, Gen3 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_lane1_gen3_preset_rx_ctle_peak1_peak2                   gcr     100100010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane1, Gen3 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_lane1_gen3_preset_rx_ctle_peak1                         gcr     100100010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane1, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_lane1_gen3_preset_rx_ctle_peak2                         gcr     100100010  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane1, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_lane1_gen3_preset_rx_lte_gain                           gcr     100100010  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane1, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen3_cntl_pg          pcie_lane1_gen3_preset_rx_lte_zero                           gcr     100100010  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane1, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane1_gen4                       gcr     100100011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane1, Gen4 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_lane1_gen4_preset_rx_ctle_peak1_peak2                   gcr     100100011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane1, Gen4 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_lane1_gen4_preset_rx_ctle_peak1                         gcr     100100011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane1, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_lane1_gen4_preset_rx_ctle_peak2                         gcr     100100011  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane1, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_lane1_gen4_preset_rx_lte_gain                           gcr     100100011  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane1, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen4_cntl_pg          pcie_lane1_gen4_preset_rx_lte_zero                           gcr     100100011  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane1, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane1_gen5                       gcr     100100100  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane1, Gen5 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_lane1_gen5_preset_rx_ctle_peak1_peak2                   gcr     100100100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane1, Gen5 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_lane1_gen5_preset_rx_ctle_peak1                         gcr     100100100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane1, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_lane1_gen5_preset_rx_ctle_peak2                         gcr     100100100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane1, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_lane1_gen5_preset_rx_lte_gain                           gcr     100100100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane1, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane1_gen5_cntl_pg          pcie_lane1_gen5_preset_rx_lte_zero                           gcr     100100100  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane1, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane2_gen1                       gcr     100101000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane2, Gen1 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_lane2_gen1_preset_rx_ctle_peak1_peak2                   gcr     100101000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane2, Gen1 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_lane2_gen1_preset_rx_ctle_peak1                         gcr     100101000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane2, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_lane2_gen1_preset_rx_ctle_peak2                         gcr     100101000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane2, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_lane2_gen1_preset_rx_lte_gain                           gcr     100101000  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane2, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen1_cntl_pg          pcie_lane2_gen1_preset_rx_lte_zero                           gcr     100101000  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane2, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane2_gen2                       gcr     100101001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane2, Gen2 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_lane2_gen2_preset_rx_ctle_peak1_peak2                   gcr     100101001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane2, Gen2 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_lane2_gen2_preset_rx_ctle_peak1                         gcr     100101001  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane2, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_lane2_gen2_preset_rx_ctle_peak2                         gcr     100101001  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane2, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_lane2_gen2_preset_rx_lte_gain                           gcr     100101001  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane2, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen2_cntl_pg          pcie_lane2_gen2_preset_rx_lte_zero                           gcr     100101001  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane2, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane2_gen3                       gcr     100101010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane2, Gen3 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_lane2_gen3_preset_rx_ctle_peak1_peak2                   gcr     100101010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane2, Gen3 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_lane2_gen3_preset_rx_ctle_peak1                         gcr     100101010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane2, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_lane2_gen3_preset_rx_ctle_peak2                         gcr     100101010  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane2, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_lane2_gen3_preset_rx_lte_gain                           gcr     100101010  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane2, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen3_cntl_pg          pcie_lane2_gen3_preset_rx_lte_zero                           gcr     100101010  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane2, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane2_gen4                       gcr     100101011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane2, Gen4 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_lane2_gen4_preset_rx_ctle_peak1_peak2                   gcr     100101011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane2, Gen4 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_lane2_gen4_preset_rx_ctle_peak1                         gcr     100101011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane2, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_lane2_gen4_preset_rx_ctle_peak2                         gcr     100101011  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane2, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_lane2_gen4_preset_rx_lte_gain                           gcr     100101011  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane2, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen4_cntl_pg          pcie_lane2_gen4_preset_rx_lte_zero                           gcr     100101011  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane2, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane2_gen5                       gcr     100101100  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane2, Gen5 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_lane2_gen5_preset_rx_ctle_peak1_peak2                   gcr     100101100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane2, Gen5 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_lane2_gen5_preset_rx_ctle_peak1                         gcr     100101100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane2, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_lane2_gen5_preset_rx_ctle_peak2                         gcr     100101100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane2, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_lane2_gen5_preset_rx_lte_gain                           gcr     100101100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane2, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane2_gen5_cntl_pg          pcie_lane2_gen5_preset_rx_lte_zero                           gcr     100101100  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane2, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane3_gen1                       gcr     100110000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane3, Gen1 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_lane3_gen1_preset_rx_ctle_peak1_peak2                   gcr     100110000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane3, Gen1 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_lane3_gen1_preset_rx_ctle_peak1                         gcr     100110000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane3, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_lane3_gen1_preset_rx_ctle_peak2                         gcr     100110000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane3, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_lane3_gen1_preset_rx_lte_gain                           gcr     100110000  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane3, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen1_cntl_pg          pcie_lane3_gen1_preset_rx_lte_zero                           gcr     100110000  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane3, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane3_gen2                       gcr     100110001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane3, Gen2 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_lane3_gen2_preset_rx_ctle_peak1_peak2                   gcr     100110001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane3, Gen2 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_lane3_gen2_preset_rx_ctle_peak1                         gcr     100110001  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane3, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_lane3_gen2_preset_rx_ctle_peak2                         gcr     100110001  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane3, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_lane3_gen2_preset_rx_lte_gain                           gcr     100110001  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane3, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen2_cntl_pg          pcie_lane3_gen2_preset_rx_lte_zero                           gcr     100110001  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane3, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane3_gen3                       gcr     100110010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane3, Gen3 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_lane3_gen3_preset_rx_ctle_peak1_peak2                   gcr     100110010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane3, Gen3 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_lane3_gen3_preset_rx_ctle_peak1                         gcr     100110010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane3, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_lane3_gen3_preset_rx_ctle_peak2                         gcr     100110010  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane3, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_lane3_gen3_preset_rx_lte_gain                           gcr     100110010  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane3, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen3_cntl_pg          pcie_lane3_gen3_preset_rx_lte_zero                           gcr     100110010  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane3, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane3_gen4                       gcr     100110011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane3, Gen4 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_lane3_gen4_preset_rx_ctle_peak1_peak2                   gcr     100110011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane3, Gen4 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_lane3_gen4_preset_rx_ctle_peak1                         gcr     100110011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane3, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_lane3_gen4_preset_rx_ctle_peak2                         gcr     100110011  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane3, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_lane3_gen4_preset_rx_lte_gain                           gcr     100110011  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane3, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen4_cntl_pg          pcie_lane3_gen4_preset_rx_lte_zero                           gcr     100110011  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane3, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane3_gen5                       gcr     100110100  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane3, Gen5 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_lane3_gen5_preset_rx_ctle_peak1_peak2                   gcr     100110100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane3, Gen5 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_lane3_gen5_preset_rx_ctle_peak1                         gcr     100110100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane3, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_lane3_gen5_preset_rx_ctle_peak2                         gcr     100110100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane3, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_lane3_gen5_preset_rx_lte_gain                           gcr     100110100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane3, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane3_gen5_cntl_pg          pcie_lane3_gen5_preset_rx_lte_zero                           gcr     100110100  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane3, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane4_gen1                       gcr     100111000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane4, Gen1 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_lane4_gen1_preset_rx_ctle_peak1_peak2                   gcr     100111000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane4, Gen1 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_lane4_gen1_preset_rx_ctle_peak1                         gcr     100111000  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane4, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_lane4_gen1_preset_rx_ctle_peak2                         gcr     100111000  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane4, Gen1 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_lane4_gen1_preset_rx_lte_gain                           gcr     100111000  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane4, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen1_cntl_pg          pcie_lane4_gen1_preset_rx_lte_zero                           gcr     100111000  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane4, Gen1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane4_gen2                       gcr     100111001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane4, Gen2 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_lane4_gen2_preset_rx_ctle_peak1_peak2                   gcr     100111001  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane4, Gen2 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_lane4_gen2_preset_rx_ctle_peak1                         gcr     100111001  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane4, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_lane4_gen2_preset_rx_ctle_peak2                         gcr     100111001  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane4, Gen2 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_lane4_gen2_preset_rx_lte_gain                           gcr     100111001  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane4, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen2_cntl_pg          pcie_lane4_gen2_preset_rx_lte_zero                           gcr     100111001  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane4, Gen2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane4_gen3                       gcr     100111010  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane4, Gen3 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_lane4_gen3_preset_rx_ctle_peak1_peak2                   gcr     100111010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane4, Gen3 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_lane4_gen3_preset_rx_ctle_peak1                         gcr     100111010  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane4, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_lane4_gen3_preset_rx_ctle_peak2                         gcr     100111010  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane4, Gen3 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_lane4_gen3_preset_rx_lte_gain                           gcr     100111010  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane4, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen3_cntl_pg          pcie_lane4_gen3_preset_rx_lte_zero                           gcr     100111010  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane4, Gen3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane4_gen4                       gcr     100111011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane4, Gen4 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_lane4_gen4_preset_rx_ctle_peak1_peak2                   gcr     100111011  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane4, Gen4 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_lane4_gen4_preset_rx_ctle_peak1                         gcr     100111011  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane4, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_lane4_gen4_preset_rx_ctle_peak2                         gcr     100111011  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane4, Gen4 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_lane4_gen4_preset_rx_lte_gain                           gcr     100111011  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane4, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen4_cntl_pg          pcie_lane4_gen4_preset_rx_lte_zero                           gcr     100111011  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane4, Gen4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_ppe_preset_rx_peak_lte_lane4_gen5                       gcr     100111100  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the preset values for Peak and LTE for lane4, Gen5 (PCIe Only)"                        
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_lane4_gen5_preset_rx_ctle_peak1_peak2                   gcr     100111100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1_peak2  for lane4, Gen5 (PCIe Only)"                      
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_lane4_gen5_preset_rx_ctle_peak1                         gcr     100111100  RWX          0         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak1 for lane4, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_lane4_gen5_preset_rx_ctle_peak2                         gcr     100111100  RWX          4         4        per-group  "dummy_vhdl"                                       slow      func      0000                                                                   ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_ctle_peak2 for lane4, Gen5 (PCIe Only)"                             
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_lane4_gen5_preset_rx_lte_gain                           gcr     100111100  RWX          9         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_gain for lane4, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_preset_rx_peak_lte_lane4_gen5_cntl_pg          pcie_lane4_gen5_preset_rx_lte_zero                           gcr     100111100  RWX          13        3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Bitfield offsets for preset_rx_lte_zero for lane4, Gen5 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_0_cntl_pg         pcie_ppe_txdetrx_idle_samp_timer_lane_0                      gcr     101000000  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the txdetectrx idle/sample timer for lane 0 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_0_cntl_pg         pcie_ppe_txdetrx_idle_timer_lane_0                           gcr     101000000  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Location of the txdetectrx idle        timer for lane 0 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_0_cntl_pg         pcie_ppe_txdetrx_samp_timer_lane_0                           gcr     101000000  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx sample      timer for lane 0 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_dac_cntl_lane_0_cntl_pg                pcie_ppe_txdetrx_dac_cntl_lane_0                             gcr     101000000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx dac cntl          for lane 0 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_1_cntl_pg         pcie_ppe_txdetrx_idle_samp_timer_lane_1                      gcr     101000001  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the txdetectrx idle/sample timer for lane 1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_1_cntl_pg         pcie_ppe_txdetrx_idle_timer_lane_1                           gcr     101000001  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Location of the txdetectrx idle        timer for lane 1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_1_cntl_pg         pcie_ppe_txdetrx_samp_timer_lane_1                           gcr     101000001  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx sample      timer for lane 1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_dac_cntl_lane_1_cntl_pg                pcie_ppe_txdetrx_dac_cntl_lane_1                             gcr     101000010  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx dac cntl          for lane 1 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_2_cntl_pg         pcie_ppe_txdetrx_idle_samp_timer_lane_2                      gcr     101000011  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the txdetectrx idle/sample timer for lane 2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_2_cntl_pg         pcie_ppe_txdetrx_idle_timer_lane_2                           gcr     101000011  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Location of the txdetectrx idle        timer for lane 2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_2_cntl_pg         pcie_ppe_txdetrx_samp_timer_lane_2                           gcr     101000011  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx sample      timer for lane 2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_dac_cntl_lane_2_cntl_pg                pcie_ppe_txdetrx_dac_cntl_lane_2                             gcr     101000100  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx dac cntl          for lane 2 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_3_cntl_pg         pcie_ppe_txdetrx_idle_samp_timer_lane_3                      gcr     101000101  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the txdetectrx idle/sample timer for lane 3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_3_cntl_pg         pcie_ppe_txdetrx_idle_timer_lane_3                           gcr     101000101  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Location of the txdetectrx idle        timer for lane 3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_3_cntl_pg         pcie_ppe_txdetrx_samp_timer_lane_3                           gcr     101000101  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx sample      timer for lane 3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_dac_cntl_lane_3_cntl_pg                pcie_ppe_txdetrx_dac_cntl_lane_3                             gcr     101000110  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx dac cntl          for lane 3 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_4_cntl_pg         pcie_ppe_txdetrx_idle_samp_timer_lane_4                      gcr     101000111  RWX          0         16       per-group  "dummy_vhdl"                                       slow      func      0000000000000000                                                       ioreset    yes     na     Register                                           "Location of the txdetectrx idle/sample timer for lane 4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_4_cntl_pg         pcie_ppe_txdetrx_idle_timer_lane_4                           gcr     101000111  RWX          0         3        per-group  "dummy_vhdl"                                       slow      func      000                                                                    ioreset    yes     na     Register                                           "Location of the txdetectrx idle        timer for lane 4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_idle_samp_timer_lane_4_cntl_pg         pcie_ppe_txdetrx_samp_timer_lane_4                           gcr     101000111  RWX          8         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx sample      timer for lane 4 (PCIe Only)"                               
ppe_alias  2        rx   ppe_txdetrx_dac_cntl_lane_4_cntl_pg                pcie_ppe_txdetrx_dac_cntl_lane_4                             gcr     101001000  RWX          0         8        per-group  "dummy_vhdl"                                       slow      func      00000000                                                               ioreset    yes     na     Register                                           "Location of the txdetectrx dac cntl          for lane 4 (PCIe Only)"                               

ENDSECTION
