INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0/SteinsGate0.srcs/sources_1/new/VGA_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program/vivado/SteinsGate0/SteinsGate0.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
