
*** Running vivado
    with args -log MyDesign_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MyDesign_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source MyDesign_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
add_files: Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1445.492 ; gain = 136.070 ; free physical = 1537 ; free virtual = 13429
Command: synth_design -top MyDesign_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52698 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1445.492 ; gain = 0.000 ; free physical = 1437 ; free virtual = 13330
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MyDesign_wrapper' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/hdl/MyDesign_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'MyDesign' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:14' bound to instance 'MyDesign_i' of component 'MyDesign' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/hdl/MyDesign_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'MyDesign' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:29]
INFO: [Synth 8-3491] module 'MyDesign_bundle_splitter_dec_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_bundle_splitter_dec_0_0_stub.vhdl:5' bound to instance 'bundle_splitter_dec_0' of component 'MyDesign_bundle_splitter_dec_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:119]
INFO: [Synth 8-638] synthesizing module 'MyDesign_bundle_splitter_dec_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_bundle_splitter_dec_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_bundle_splitter_mux_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_bundle_splitter_mux_0_0_stub.vhdl:5' bound to instance 'bundle_splitter_mux_0' of component 'MyDesign_bundle_splitter_mux_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:124]
INFO: [Synth 8-638] synthesizing module 'MyDesign_bundle_splitter_mux_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_bundle_splitter_mux_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_clock_scaler1_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_clock_scaler1_0_0_stub.vhdl:5' bound to instance 'clock_scaler1_0' of component 'MyDesign_clock_scaler1_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:129]
INFO: [Synth 8-638] synthesizing module 'MyDesign_clock_scaler1_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_clock_scaler1_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MyDesign_counter_4bits_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_counter_4bits_0_0_stub.vhdl:5' bound to instance 'counter_4bits_0' of component 'MyDesign_counter_4bits_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:135]
INFO: [Synth 8-638] synthesizing module 'MyDesign_counter_4bits_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_counter_4bits_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'MyDesign_decoder_2x4_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_decoder_2x4_0_0_stub.vhdl:5' bound to instance 'decoder_2x4_0' of component 'MyDesign_decoder_2x4_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:142]
INFO: [Synth 8-638] synthesizing module 'MyDesign_decoder_2x4_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_decoder_2x4_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_display_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_display_0_0_stub.vhdl:5' bound to instance 'display_0' of component 'MyDesign_display_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:147]
INFO: [Synth 8-638] synthesizing module 'MyDesign_display_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_display_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_inverter_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_inverter_0_0_stub.vhdl:5' bound to instance 'inverter_0' of component 'MyDesign_inverter_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:152]
INFO: [Synth 8-638] synthesizing module 'MyDesign_inverter_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_inverter_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_latch_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_latch_0_0_stub.vhdl:5' bound to instance 'latch_0' of component 'MyDesign_latch_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:157]
INFO: [Synth 8-638] synthesizing module 'MyDesign_latch_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_latch_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'MyDesign_lookUp_table_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_lookUp_table_0_0_stub.vhdl:5' bound to instance 'lookUp_table_0' of component 'MyDesign_lookUp_table_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:163]
INFO: [Synth 8-638] synthesizing module 'MyDesign_lookUp_table_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_lookUp_table_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'MyDesign_multiplexer_4x1_0_0' declared at '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_multiplexer_4x1_0_0_stub.vhdl:5' bound to instance 'multiplexer_4x1_0' of component 'MyDesign_multiplexer_4x1_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:168]
INFO: [Synth 8-638] synthesizing module 'MyDesign_multiplexer_4x1_0_0' [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/.Xil/Vivado-52077-E7440-big-ARCH/realtime/MyDesign_multiplexer_4x1_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'MyDesign' (1#1) [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/synth/MyDesign.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'MyDesign_wrapper' (2#1) [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/hdl/MyDesign_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.492 ; gain = 0.000 ; free physical = 1449 ; free virtual = 13341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.492 ; gain = 0.000 ; free physical = 1449 ; free virtual = 13342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1445.492 ; gain = 0.000 ; free physical = 1449 ; free virtual = 13342
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_counter_4bits_0_0/MyDesign_counter_4bits_0_0/MyDesign_counter_4bits_0_0_in_context.xdc] for cell 'MyDesign_i/counter_4bits_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_counter_4bits_0_0/MyDesign_counter_4bits_0_0/MyDesign_counter_4bits_0_0_in_context.xdc] for cell 'MyDesign_i/counter_4bits_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_bundle_splitter_mux_0_0/MyDesign_bundle_splitter_mux_0_0/MyDesign_bundle_splitter_mux_0_0_in_context.xdc] for cell 'MyDesign_i/bundle_splitter_mux_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_bundle_splitter_mux_0_0/MyDesign_bundle_splitter_mux_0_0/MyDesign_bundle_splitter_mux_0_0_in_context.xdc] for cell 'MyDesign_i/bundle_splitter_mux_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_bundle_splitter_dec_0_0/MyDesign_bundle_splitter_dec_0_0/MyDesign_bundle_splitter_dec_0_0_in_context.xdc] for cell 'MyDesign_i/bundle_splitter_dec_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_bundle_splitter_dec_0_0/MyDesign_bundle_splitter_dec_0_0/MyDesign_bundle_splitter_dec_0_0_in_context.xdc] for cell 'MyDesign_i/bundle_splitter_dec_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_decoder_2x4_0_0/MyDesign_decoder_2x4_0_0/MyDesign_decoder_2x4_0_0_in_context.xdc] for cell 'MyDesign_i/decoder_2x4_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_decoder_2x4_0_0/MyDesign_decoder_2x4_0_0/MyDesign_decoder_2x4_0_0_in_context.xdc] for cell 'MyDesign_i/decoder_2x4_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_multiplexer_4x1_0_0/MyDesign_multiplexer_4x1_0_0/MyDesign_multiplexer_4x1_0_0_in_context.xdc] for cell 'MyDesign_i/multiplexer_4x1_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_multiplexer_4x1_0_0/MyDesign_multiplexer_4x1_0_0/MyDesign_multiplexer_4x1_0_0_in_context.xdc] for cell 'MyDesign_i/multiplexer_4x1_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_inverter_0_0/MyDesign_inverter_0_0/MyDesign_inverter_0_0_in_context.xdc] for cell 'MyDesign_i/inverter_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_inverter_0_0/MyDesign_inverter_0_0/MyDesign_inverter_0_0_in_context.xdc] for cell 'MyDesign_i/inverter_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_lookUp_table_0_0/MyDesign_lookUp_table_0_0/MyDesign_lookUp_table_0_0_in_context.xdc] for cell 'MyDesign_i/lookUp_table_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_lookUp_table_0_0/MyDesign_lookUp_table_0_0/MyDesign_lookUp_table_0_0_in_context.xdc] for cell 'MyDesign_i/lookUp_table_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_display_0_0/MyDesign_display_0_0/MyDesign_display_0_0_in_context.xdc] for cell 'MyDesign_i/display_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_display_0_0/MyDesign_display_0_0/MyDesign_display_0_0_in_context.xdc] for cell 'MyDesign_i/display_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_clock_scaler1_0_0/MyDesign_clock_scaler1_0_0/MyDesign_clock_scaler1_0_0_in_context.xdc] for cell 'MyDesign_i/clock_scaler1_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_clock_scaler1_0_0/MyDesign_clock_scaler1_0_0/MyDesign_clock_scaler1_0_0_in_context.xdc] for cell 'MyDesign_i/clock_scaler1_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_latch_0_0/MyDesign_latch_0_0/MyDesign_latch_0_0_in_context.xdc] for cell 'MyDesign_i/latch_0'
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/sources_1/bd/MyDesign/ip/MyDesign_latch_0_0/MyDesign_latch_0_0/MyDesign_latch_0_0_in_context.xdc] for cell 'MyDesign_i/latch_0'
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/constrs_2/new/constraint.xdc]
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/constrs_2/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.srcs/constrs_2/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MyDesign_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MyDesign_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.203 ; gain = 0.000 ; free physical = 1180 ; free virtual = 13073
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.203 ; gain = 0.000 ; free physical = 1182 ; free virtual = 13074
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.203 ; gain = 0.000 ; free physical = 1182 ; free virtual = 13074
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.203 ; gain = 0.000 ; free physical = 1182 ; free virtual = 13074
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1267 ; free virtual = 13160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1267 ; free virtual = 13160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for MyDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/counter_4bits_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/bundle_splitter_mux_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/bundle_splitter_dec_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/decoder_2x4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/multiplexer_4x1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/inverter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/lookUp_table_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/clock_scaler1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MyDesign_i/latch_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1269 ; free virtual = 13162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1268 ; free virtual = 13161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1263 ; free virtual = 13157
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1140 ; free virtual = 13034
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1686.203 ; gain = 240.711 ; free physical = 1140 ; free virtual = 13034
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13033
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |MyDesign_bundle_splitter_dec_0_0 |         1|
|2     |MyDesign_bundle_splitter_mux_0_0 |         1|
|3     |MyDesign_clock_scaler1_0_0       |         1|
|4     |MyDesign_counter_4bits_0_0       |         1|
|5     |MyDesign_decoder_2x4_0_0         |         1|
|6     |MyDesign_display_0_0             |         1|
|7     |MyDesign_inverter_0_0            |         1|
|8     |MyDesign_latch_0_0               |         1|
|9     |MyDesign_lookUp_table_0_0        |         1|
|10    |MyDesign_multiplexer_4x1_0_0     |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |MyDesign_bundle_splitter_dec_0_0_bbox_0 |     1|
|2     |MyDesign_bundle_splitter_mux_0_0_bbox_1 |     1|
|3     |MyDesign_clock_scaler1_0_0_bbox_2       |     1|
|4     |MyDesign_counter_4bits_0_0_bbox_3       |     1|
|5     |MyDesign_decoder_2x4_0_0_bbox_4         |     1|
|6     |MyDesign_display_0_0_bbox_5             |     1|
|7     |MyDesign_inverter_0_0_bbox_6            |     1|
|8     |MyDesign_latch_0_0_bbox_7               |     1|
|9     |MyDesign_lookUp_table_0_0_bbox_8        |     1|
|10    |MyDesign_multiplexer_4x1_0_0_bbox_9     |     1|
|11    |IBUF                                    |     6|
|12    |OBUF                                    |    16|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |    53|
|2     |  MyDesign_i |MyDesign |    31|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.211 ; gain = 248.719 ; free physical = 1138 ; free virtual = 13032
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1694.211 ; gain = 8.008 ; free physical = 1196 ; free virtual = 13090
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1694.219 ; gain = 248.719 ; free physical = 1196 ; free virtual = 13090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.211 ; gain = 0.000 ; free physical = 1137 ; free virtual = 13031
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1699.211 ; gain = 253.719 ; free physical = 1183 ; free virtual = 13077
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1699.211 ; gain = 0.000 ; free physical = 1183 ; free virtual = 13077
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/runge/Subjects/Embedded/Journal1_sources/Journal1_take2/Journal1_take2.runs/synth_1/MyDesign_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MyDesign_wrapper_utilization_synth.rpt -pb MyDesign_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 22 19:32:34 2020...
