
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'andreas' on host 'Vostro-5880' (Linux_x86_64 version 5.4.0-72-generic) on Sun Apr 25 16:04:09 CST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.4 LTS
INFO: [HLS 200-10] In directory '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.runs/synth_1'
INFO: [HLS 200-10] Creating and opening project '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.runs/synth_1/bd_ed91_hsc_0'.
INFO: [HLS 200-10] Adding design file '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler_config.h' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp' to the project
INFO: [HLS 200-10] Adding design file '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.runs/synth_1/bd_ed91_hsc_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-2'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 7.5ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 441.863 ; gain = 0.254 ; free physical = 2285 ; free virtual = 11950
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 441.863 ; gain = 0.254 ; free physical = 2285 ; free virtual = 11950
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1080).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1081).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1082).
INFO: [XFORM 203-603] Inlining function 'std::max<unsigned short>' into 'hscale_core_polyphase' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:509).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1525).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<2, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1540).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::getval' into 'v_vcresampler_core' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1563).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_top_row' into 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:873).
INFO: [XFORM 203-603] Inlining function 'hls::LineBuffer<3, 3840, ap_uint<8>, 0>::insert_bottom' into 'v_vcresampler_core' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1610).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 569.609 ; gain = 128.000 ; free physical = 2233 ; free virtual = 11903
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1529: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 633.609 ; gain = 192.000 ; free physical = 2193 ; free virtual = 11864
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1499) in function 'v_vcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' in function 'v_hcresampler_core' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1178) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1055) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:537) in function 'hscale_core_polyphase' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:561) in function 'hscale_core_polyphase' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hscale_polyphase'.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1513) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1523) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1526) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1535) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.5' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1543) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.6.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1548) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1560) in function 'v_vcresampler_core' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1564) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.7.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.8' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.9' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.10' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1605) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.11' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1612) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.11.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1617) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.12' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1626) in function 'v_vcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' in function 'v_hcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3' in function 'v_hcresampler_core' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.3.1' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.4' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1' in function 'v_hcresampler_core' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1.1' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.1.2' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.5.2' in function 'v_hcresampler_core' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.6' in function 'v_hcresampler_core' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1204) in function 'MultiPixStream2AXIvideo' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1206) in function 'MultiPixStream2AXIvideo' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1073) in function 'AXIvideo2MultiPixStream' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1075) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:537) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:574) in function 'hscale_core_polyphase' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.2' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:585) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.3.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:587) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:596) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.4.1' (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:180) in function 'hscale_core_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'loop_samples' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:625) in function 'hscale_core_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' in function 'hscale_polyphase' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' in function 'hscale_polyphase' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' in function 'hscale_polyphase' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2.1' in function 'hscale_polyphase' completely with a factor of 6.
INFO: [XFORM 203-102] Partitioning array 'PhaseH' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:546) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1547) automatically.
INFO: [XFORM 203-102] Partitioning array 'PixBufVal.val.V.1' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1616) automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_out_420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_in.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_upsampled.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'stream_scaled.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'linebuf_y.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1464) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'linebuf_c.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1467) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outpix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1468) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_y.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1469) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mpix_c.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CBufVal.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1562) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1129) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1167) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1025) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'SrcPix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutPixPrv.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:501) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'OutMultiPix.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:503) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ArrayLoc' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:494) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_y.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1472) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'pixbuf_c.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1473) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'PixArray.val.V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:502) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'FiltCoeff' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:504) in dimension 3 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_hscaler' , detected/extracted 9 process function(s): 
	 'v_hscaler.entry238'
	 'AXIvideo2MultiPixStream'
	 'Block__proc'
	 'v_hcresampler_core111'
	 'hscale_core_polyphase'
	 'Block__proc126'
	 'v_hcresampler_core112'
	 'v_vcresampler_core'
	 'MultiPixStream2AXIvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0-0' in function 'v_vcresampler_core'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4097 for loop 'Loop-0-0' in function 'v_hcresampler_core112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core112'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4100 for loop 'Loop-0-0' in function 'v_hcresampler_core111'.
WARNING: [XFORM 203-561] Updating loop upper bound from 32767 to 4095 for loop 'Loop-0' in function 'v_hcresampler_core111'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1616:108) to (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1670:13) in function 'v_vcresampler_core'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core112'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_hcresampler_core111'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'hscale_polyphase'... converting 79 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1054:57) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_vcresampler_core' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1449)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'v_hcresampler_core112'...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 697.609 ; gain = 256.000 ; free physical = 2124 ; free virtual = 11800
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core112' to 'v_hcresampler_core11' 
WARNING: [XFORM 203-631] Renaming function 'v_hcresampler_core111' to 'v_hcresampler_core11.1' 
WARNING: [XFORM 203-631] Renaming function 'hscale_core_polyphase' to 'hscale_core_polyphas' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:168:6)
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:168:57)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:49:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_y.val[0].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_y.val[0].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1464).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[0].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'linebuf_c.val[1].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[0].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'linebuf_c.val[1].V' (/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 825.609 ; gain = 384.000 ; free physical = 2007 ; free virtual = 11684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_hscaler' ...
WARNING: [SYN 201-103] Legalizing function name 'v_hscaler.entry238' to 'v_hscaler_entry238'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'v_hcresampler_core11.1' to 'v_hcresampler_core11_1'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<9> >' to 'reg_ap_uint_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc126' to 'Block_proc126'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler_entry238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	13	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.3 seconds; current allocated memory: 316.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 316.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	54	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 316.500 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 316.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 317.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 317.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cr_val_V_0_3_pi_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('mpix_cr_val_V_0_3_pi', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'select' operation ('mpix_cb_val_V_0_3_pi_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   b  'select' operation ('outpix.val[1].V', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:172)
   c  constant 1

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 9	0	7	92	14	2	2	2	2	13	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 317.533 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 318.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<9> >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 318.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 318.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_5', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_4', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_5 = sum_1_0_2_4 + rhs_V_0_0_5 * lhs_V_0_2_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_4', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_4 = sum_1_0_2_3_cast + rhs_V_0_0_4 * lhs_V_0_2_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel32', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_3 = lhs_V_0_2_3 * rhs_V_0_0_3 + sum_1_0_2_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel29', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_2 = lhs_V_0_2_2 * rhs_V_0_0_2 + sum_1_0_2_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel25', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_2_1 = lhs_V_0_2_1 * rhs_V_0_0_1 + sum_1_0_2_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1_0_2 = 2048 + lhs_V_0_2 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_4', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_5 = sum_1_0_1_4 + rhs_V_0_0_5 * lhs_V_0_1_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_4 = sum_1_0_1_3_cast + rhs_V_0_0_4 * lhs_V_0_1_4
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel21', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_3 = lhs_V_0_1_3 * rhs_V_0_0_3 + sum_1_0_1_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel18', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_2 = lhs_V_0_1_2 * rhs_V_0_0_2 + sum_1_0_1_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel14', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_1_1 = lhs_V_0_1_1 * rhs_V_0_0_1 + sum_1_0_1_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_8', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1_0_1 = 2048 + lhs_V_0_1 * rhs_V
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_5_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_5'
   b  'select' operation ('PixArray_val_V_load_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_4', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_5 = sum_1_0_0_4 + rhs_V_0_0_5 * lhs_V_0_0_5
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_4_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_4'
   b  'select' operation ('PixArray_val_V_load_s', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_4 = lhs_V_0_0_4 * rhs_V_0_0_4 + sum_1_0_0_3_cast
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_3_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_3'
   b  'select' operation ('newSel10', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_3 = sum_1_0_0_2 + rhs_V_0_0_3 * lhs_V_0_0_3
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_2_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_2'
   b  'select' operation ('newSel7', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1_0_0_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_2 = sum_1_0_0_1_cast + rhs_V_0_0_2 * lhs_V_0_0_2
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_1_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_1'
   b  'select' operation ('newSel3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  'add' operation ('sum_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
  DSP48 Expression: sum_1_0_0_1 = sum_1_0_0_cast + rhs_V_0_0_1 * lhs_V_0_0_1
INFO: [SYN 201-351] The following objects are mapped to a DSP48.
   a  'load' operation ('FiltCoeff_0_load', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:722) on array 'FiltCoeff_0'
   b  'mux' operation ('tmp_4', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736)
   c  constant 2048
  DSP48 Expression: sum_1 = 2048 + rhs_V * lhs_V
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 20	0	31	147	53	1.7	4	1.6	3	45	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'hscale_polyphase'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 3 with current asap = 0, alap = 3
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 2 with current asap = 0, alap = 2
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (8.28ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'hscale_polyphase' consists of the following:
	'mul' operation of DSP[101] ('ret_V_0_0_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [99]  (2.82 ns)
	'add' operation of DSP[101] ('sum_1_0_0_1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [101]  (2.73 ns)
	'add' operation of DSP[111] ('sum_1_0_0_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:736) [111]  (2.73 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 319.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 319.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 6	0	0	177	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (7.428ns) exceeds the target (target clock period: 7.5ns, clock uncertainty: 0.9375ns, effective delay budget: 6.5625ns).
WARNING: [SCHED 204-21] The critical path in module 'hscale_core_polyphas' consists of the following:
	'call' operation ('call_ret', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:647->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:184) to 'hscale_polyphase' [268]  (7.43 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 320.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_0_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_1_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_2_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_3_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_4_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'FiltCoeff_5_0' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 321.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	7	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.23 seconds; current allocated memory: 322.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 322.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hcresampler_core11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp3', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('ret_V_8_i_i', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1398->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('mpix_cr_val_V_0_2_pi', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   b  'bitconcatenate' operation ('ret_V_i_i', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1397->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)
   c  'select' operation ('mpix_cb_val_V_0_2_pi_2', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1366->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:202)

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 5	0	1	80	2	2	2	2	2	1	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 322.543 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 323.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'add' operation ('tmp1', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   b  'bitconcatenate' operation ('ret_V_2_i_i', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1642->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:210)
   c  'load' operation ('linebuf_c_val_1_V_l', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1563->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:210) on array 'linebuf_c.val[1].V', /home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:1465->/home/andreas/zynq/play_zynq/tpg_vpss_scale_only/tpg_vpss_scale_only.srcs/sources_1/bd/system/ip/system_v_proc_ss_0_1/bd_0/ip/ip_3/src/v_hscaler.cpp:210

###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	0	62	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 0 to 1 with current asap = 0, alap = 1
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 323.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 324.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 2	0	0	49	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 324.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 324.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	15	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 325.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 326.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler_entry238' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler_entry238'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 326.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 328.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 329.709 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core11_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core11_1'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 324.017 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_9_s'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 324.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_polyphase' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_13ns_24_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_24s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_25s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_26s_26_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_26s_27_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_16s_8ns_27s_27_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_13ns_24_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_24s_25_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_25s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_26_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mac_muladd_8ns_16s_26s_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_83_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_polyphase'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 325.979 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hscale_core_polyphas' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hscale_core_polyphas'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 327.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc126' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc126'.
INFO: [HLS 200-111]  Elapsed time: 2.18 seconds; current allocated memory: 331.936 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hcresampler_core11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hcresampler_core11'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 332.840 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_vcresampler_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_vcresampler_core'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 333.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_hscaler_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 336.219 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_hscaler' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_Height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthIn' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_WidthOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorMode' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_PixelRate' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_ColorModeOut' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_hfltCoeff' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/HwReg_phasesH_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_hscaler/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_hscaler' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_hfltCoeff', 'HwReg_phasesH_V', 'return', 'HwReg_Height', 'HwReg_WidthIn', 'HwReg_WidthOut', 'HwReg_ColorMode', 'HwReg_PixelRate' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_hscaler'.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 339.585 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-278] Implementing memory 'bd_ed91_hsc_0_hscale_core_polyphas_FiltCoeff_0_0_ram (RAM_1P_LUTRAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'bd_ed91_hsc_0_v_vcresampler_core_linebuf_c_val_0_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'bd_ed91_hsc_0_MultiPixStream2AXIvi_mapComp_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c_U(bd_ed91_hsc_0_fifo_w12_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorMode_c22_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorModeOut_c_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_ColorModeOut_c_1_U(bd_ed91_hsc_0_fifo_w8_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_0_V_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_1_V_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_in_V_val_2_V_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c24_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c25_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr_loc_cha_U(bd_ed91_hsc_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_1_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_upsampled_V_v_2_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c26_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthIn_c27_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_s_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_1_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_scaled_V_val_2_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c28_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c29_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruVcr_loc_c_U(bd_ed91_hsc_0_fifo_w1_d5_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bPassThruHcr_1_loc_c_U(bd_ed91_hsc_0_fifo_w1_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_1_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_422_V_val_2_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c30_U(bd_ed91_hsc_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c31_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_1_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stream_out_420_V_val_2_U(bd_ed91_hsc_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_Height_c32_U(bd_ed91_hsc_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_WidthOut_c33_U(bd_ed91_hsc_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_proc_U0_U(bd_ed91_hsc_0_start_for_Block_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_proc126_U0_U(bd_ed91_hsc_0_start_for_Block_proc126_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvi_U0_U(bd_ed91_hsc_0_start_for_MultiPixStream2AXIvi_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_hcresampler_core11_U0_U(bd_ed91_hsc_0_start_for_v_hcresampler_core11_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_v_vcresampler_core_U0_U(bd_ed91_hsc_0_start_for_v_vcresampler_core_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 825.609 ; gain = 384.000 ; free physical = 1971 ; free virtual = 11656
INFO: [SYSC 207-301] Generating SystemC RTL for v_hscaler with prefix bd_ed91_hsc_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_hscaler with prefix bd_ed91_hsc_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_hscaler with prefix bd_ed91_hsc_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Apr 25 16:04:56 2021...
INFO: [HLS 200-112] Total elapsed time: 47.38 seconds; peak allocated memory: 339.585 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Apr 25 16:04:57 2021...
