Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 24 02:35:46 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                6.38e-03    0.195 1.36e+07    0.215 100.0
  CLK_GATE_INST (CLK_GATE)             1.51e-03 4.67e-03 3.71e+04 6.23e-03   2.9
  ALU_INST (ALU_OPER_WIDTH8)              0.000 1.24e-02 4.20e+06 1.66e-02   7.7
    mult_44 (ALU_OPER_WIDTH8_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.8
    add_38 (ALU_OPER_WIDTH8_DW01_add_0)
                                          0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_41 (ALU_OPER_WIDTH8_DW01_sub_0)
                                          0.000    0.000 2.48e+05 2.48e-04   0.1
    div_47 (ALU_OPER_WIDTH8_DW_div_uns_0)
                                          0.000    0.000 1.24e+06 1.24e-03   0.6
  REG_FILE_INST (RegFile_WIDTH8_DEPTH16)
                                       1.93e-03    0.100 3.16e+06    0.105  49.0
  SYS_CTRL_INST (SYS_CTRL)                0.000 6.84e-03 4.42e+05 7.29e-03   3.4
  UART_INST (UART_DATA_WIDTH8)         6.74e-04 2.42e-03 2.22e+06 5.32e-03   2.5
    U0_UART_RX (UART_RX)               4.75e-04 2.26e-03 1.59e+06 4.33e-03   2.0
      U0_stp_chk (stp_chk)                0.000 1.00e-04 2.83e+04 1.28e-04   0.1
      U0_par_chk (par_chk_DATA_WIDTH8)    0.000 1.00e-04 1.31e+05 2.31e-04   0.1
      U0_strt_chk (strt_chk)              0.000 6.13e-05 2.04e+04 8.17e-05   0.0
      U0_deserializer (deserializer_DATA_WIDTH8)
                                       2.18e-06 4.93e-04 2.39e+05 7.35e-04   0.3
      U0_data_sampling (data_sampling) 8.67e-06 2.75e-04 3.88e+05 6.72e-04   0.3
      U0_edge_bit_counter (edge_bit_counter)
                                       1.93e-04 8.42e-04 3.77e+05 1.41e-03   0.7
      U0_uart_fsm (uart_rx_fsm_DATA_WIDTH8)
                                       1.22e-04 3.81e-04 3.98e+05 9.00e-04   0.4
    U0_UART_TX (UART_TX_DATA_WIDTH8)   1.85e-04 1.41e-04 6.31e+05 9.57e-04   0.4
      U0_parity_calc (parity_calc_WIDTH8)
                                          0.000 4.46e-05 2.59e+05 3.04e-04   0.1
      U0_mux (mux)                     1.33e-05 1.01e-05 3.58e+04 5.92e-05   0.0
      U0_Serializer (Serializer_WIDTH8)
                                          0.000 5.45e-05 2.29e+05 2.84e-04   0.1
      U0_fsm (uart_tx_fsm)                0.000 1.98e-05 1.01e+05 1.21e-04   0.1
  CLK_DIV_RX_INST (ClkDiv_1)           3.27e-04 6.56e-04 5.75e+05 1.56e-03   0.7
    r76 (ClkDiv_1_DW01_inc_0)             0.000    0.000 9.76e+04 9.76e-05   0.0
  PRE_MUX_INST (CLKDIV_MUX)               0.000    0.000 4.49e+04 4.49e-05   0.0
  CLK_DIV_TX_INST (ClkDiv_0)           8.05e-05 7.99e-04 5.55e+05 1.44e-03   0.7
    r76 (ClkDiv_0_DW01_inc_0)          5.12e-06 1.82e-05 9.71e+04 1.20e-04   0.1
  PLSE_GEN_INST (PULSE_GEN)               0.000 9.92e-06 2.32e+04 3.31e-05   0.0
  FIFO_INST (FIFO_TOP_DATA_WIDTH8)     1.09e-03 5.57e-02 2.07e+06 5.89e-02  27.4
    fifo_mem (FIFO_MEM_CNTRL_DATA_WIDTH8_FIFO_DEPTH8_ADDR_WIDTH4)
                                       9.11e-04 4.68e-02 1.53e+06 4.93e-02  22.9
    sync_wptr_gray_to_rptr_gray (DF_SYNC_SYNC_WIDTH4_1)
                                          0.000 3.97e-05 7.48e+04 1.14e-04   0.1
    sync_rptr_gray_to_wptr_gray (DF_SYNC_SYNC_WIDTH4_0)
                                          0.000 5.83e-03 8.23e+04 5.91e-03   2.7
    fifo_rd (FIFO_RD_FIFO_DEPTH8_ADDR_WIDTH4)
                                          0.000 1.94e-05 1.91e+05 2.11e-04   0.1
    fifo_wr (FIFO_WR_FIFO_DEPTH8_ADDR_WIDTH4)
                                          0.000 2.99e-03 1.89e+05 3.18e-03   1.5
  DATA_SYNC_INST (DataSynchronizer_BUS_WIDTH8)
                                          0.000 8.75e-03 1.72e+05 8.92e-03   4.1
  RST_SYNC2_INST (RST_SYNC_1)          6.39e-06 2.37e-04 2.40e+04 2.67e-04   0.1
  RST_SYNC1_INST (RST_SYNC_0)          1.30e-05 2.26e-03 2.53e+04 2.30e-03   1.1
1
