5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always6.vcd) 2 -o (always6.cdd) 2 -v (always6.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always6.v 1 20 1
2 1 1 6 90009 2 1008 0 0 2 1 a
2 2 29 6 90009 5 100a 1 0 1 18 0 1 0 0 0 0
2 3 0 6 120012 2 1008 0 0 32 48 1 0
2 4 23 6 100013 2 100c 0 3 1 18 0 1 0 0 0 0 a
2 5 1 6 c000c 0 1410 0 0 1 1 b
2 6 37 6 c0013 2 1e 4 5
1 a 1 3 7000a 1 0 2 1 2 17 0 3 0 2 1 0
1 b 2 4 107000a 1 0 0 0 1 17 0 1 0 0 1 0
4 2 6 9 1 6 0 2
4 6 6 12 6 2 2 2
3 1 main.$u0 "main.$u0" 0 always6.v 0 18 1
