<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p88.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p88.sv</a>
defines: 
time_elapsed: 0.029s
ram usage: 10184 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2012 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2012/p88.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2012/p88.sv</a>
module ma_BD70D (
	i,
	o
);
	parameter p1 = 1;
	input wire [p1:0] i;
	output reg [p1:0] o;
	reg signed [15:0] j = 0;
	always @(i) begin
		o = i;
		j = j + 1;
	end
endmodule
module ma_6AE62 (
	i,
	o
);
	parameter p1 = 1;
	input wire [p1:0] i;
	output reg [p1:0] o;
	reg signed [31:0] j = 0;
	always @(i) begin
		o = i;
		j = j + 1;
	end
endmodule
module mb;
	wire [3:0] i;
	wire [3:0] o;
	ma_6AE62 #(.p1(3)) u1(
		i,
		o
	);
endmodule

</pre>
</body>