Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sat Jan  1 13:09:13 2022
| Host         : Vozeo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AICamera_timing_summary_routed.rpt -pb AICamera_timing_summary_routed.pb -rpx AICamera_timing_summary_routed.rpx -warn_on_violation
| Design       : AICamera
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       94          
DPIR-1     Warning           Asynchronous driver check         24          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     31          
TIMING-20  Warning           Non-clocked latch                 19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (607)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (252)
5. checking no_input_delay (13)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (607)
--------------------------
 There are 70 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: uart/image_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: uart/uartOut/trans_clk_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/col_pos_reg[9]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[2]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vgaShow/vgaPos/row_pos_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (252)
--------------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.295        0.000                      0                 2663        0.160        0.000                      0                 2663        3.000        0.000                       0                  1529  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.861}     39.722          25.175          
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clk_out4_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.081        0.000                      0                   84        0.270        0.000                      0                   84       19.361        0.000                       0                    26  
  clk_out2_clk_wiz_0        3.249        0.000                      0                  990        0.160        0.000                      0                  990        4.500        0.000                       0                   506  
  clk_out3_clk_wiz_0       34.032        0.000                      0                  170        0.168        0.000                      0                  170       19.500        0.000                       0                    81  
  clk_out4_clk_wiz_0        0.854        0.000                      0                 1373        0.240        0.000                      0                 1373        4.500        0.000                       0                   912  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out4_clk_wiz_0  clk_out2_clk_wiz_0        0.295        0.000                      0                    1        0.551        0.000                      0                    1  
clk_out2_clk_wiz_0  clk_out4_clk_wiz_0        5.174        0.000                      0                    7        0.474        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out2_clk_wiz_0  clk_out2_clk_wiz_0        7.231        0.000                      0                   39        0.269        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clk_out3_clk_wiz_0                      
(none)              clk_out4_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out2_clk_wiz_0  
(none)                                  clk_out3_clk_wiz_0  
(none)                                  clk_out4_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.988ns  (logic 0.980ns (16.365%)  route 5.008ns (83.635%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.479     3.871    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X29Y116        LUT2 (Prop_lut2_I1_O)        0.152     4.023 r  vgaShow/vgaPos/ram_addr1_i_5/O
                         net (fo=1, routed)           1.037     5.060    vgaShow/vgaPos_n_129
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[7])
                                                     -0.615    38.141    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.369ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 0.980ns (17.210%)  route 4.714ns (82.790%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.181     3.573    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y117        LUT2 (Prop_lut2_I1_O)        0.152     3.725 r  vgaShow/vgaPos/ram_addr1_i_6/O
                         net (fo=1, routed)           1.041     4.766    vgaShow/vgaPos_n_130
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[6])
                                                     -0.621    38.135    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                 33.369    

Slack (MET) :             33.371ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 0.980ns (17.216%)  route 4.712ns (82.784%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.339     3.731    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y115        LUT2 (Prop_lut2_I1_O)        0.152     3.883 r  vgaShow/vgaPos/ram_addr1_i_9/O
                         net (fo=1, routed)           0.882     4.764    vgaShow/vgaPos_n_133
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[3])
                                                     -0.621    38.135    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.135    
                         arrival time                          -4.764    
  -------------------------------------------------------------------
                         slack                                 33.371    

Slack (MET) :             33.419ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.952ns (16.266%)  route 4.901ns (83.734%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.479     3.871    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X29Y116        LUT2 (Prop_lut2_I1_O)        0.124     3.995 r  vgaShow/vgaPos/ram_addr1_i_7/O
                         net (fo=1, routed)           0.930     4.925    vgaShow/vgaPos_n_131
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[5])
                                                     -0.413    38.343    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.925    
  -------------------------------------------------------------------
                         slack                                 33.419    

Slack (MET) :             33.615ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.657ns  (logic 0.952ns (16.830%)  route 4.705ns (83.170%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.339     3.731    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y115        LUT2 (Prop_lut2_I1_O)        0.124     3.855 r  vgaShow/vgaPos/ram_addr1_i_10/O
                         net (fo=1, routed)           0.874     4.729    vgaShow/vgaPos_n_134
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[2])
                                                     -0.413    38.343    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.729    
  -------------------------------------------------------------------
                         slack                                 33.615    

Slack (MET) :             33.660ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.946ns (17.489%)  route 4.463ns (82.511%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.936     3.328    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X29Y117        LUT2 (Prop_lut2_I1_O)        0.118     3.446 r  vgaShow/vgaPos/ram_addr1_i_4/O
                         net (fo=1, routed)           1.035     4.481    vgaShow/vgaPos_n_128
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[8])
                                                     -0.615    38.141    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                 33.660    

Slack (MET) :             33.664ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.980ns (18.128%)  route 4.426ns (81.872%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.178     3.570    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y117        LUT2 (Prop_lut2_I1_O)        0.152     3.722 r  vgaShow/vgaPos/ram_addr1_i_3/O
                         net (fo=1, routed)           0.755     4.478    vgaShow/vgaPos_n_127
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[9])
                                                     -0.615    38.141    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.141    
                         arrival time                          -4.478    
  -------------------------------------------------------------------
                         slack                                 33.664    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 0.952ns (17.233%)  route 4.572ns (82.767%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          0.926     3.318    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X31Y117        LUT2 (Prop_lut2_I1_O)        0.124     3.442 r  vgaShow/vgaPos/ram_addr1_i_12/O
                         net (fo=1, routed)           1.154     4.596    vgaShow/vgaPos_n_136
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[0])
                                                     -0.413    38.343    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.758ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 0.952ns (17.267%)  route 4.561ns (82.733%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.178     3.570    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y117        LUT2 (Prop_lut2_I1_O)        0.124     3.694 r  vgaShow/vgaPos/ram_addr1_i_2/O
                         net (fo=1, routed)           0.891     4.585    vgaShow/vgaPos_n_126
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[10])
                                                     -0.413    38.343    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.585    
  -------------------------------------------------------------------
                         slack                                 33.758    

Slack (MET) :             33.773ns  (required time - arrival time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr1/D[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_out1_clk_wiz_0 rise@39.722ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.499ns  (logic 0.952ns (17.312%)  route 4.547ns (82.688%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.295 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.612    -0.928    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.456    -0.472 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           1.058     0.586    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X34Y114        LUT2 (Prop_lut2_I0_O)        0.124     0.710 r  vgaShow/vgaPos/ram_addr_reg[18]_i_9/O
                         net (fo=2, routed)           1.001     1.711    vgaShow/vgaPos/ram_addr_reg[18]_i_9_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     1.835 r  vgaShow/vgaPos/row_pos[11]_i_4/O
                         net (fo=1, routed)           0.433     2.268    vgaShow/vgaPos/row_pos[11]_i_4_n_0
    SLICE_X37Y110        LUT6 (Prop_lut6_I5_O)        0.124     2.392 f  vgaShow/vgaPos/row_pos[11]_i_3/O
                         net (fo=13, routed)          1.181     3.573    vgaShow/vgaPos/row_pos[11]_i_3_n_0
    SLICE_X32Y117        LUT2 (Prop_lut2_I1_O)        0.124     3.697 r  vgaShow/vgaPos/ram_addr1_i_1/O
                         net (fo=1, routed)           0.874     4.571    vgaShow/vgaPos_n_125
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/D[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    E3                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.133 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.295    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.972 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.611    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    36.702 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.593    38.295    vgaShow/clk_out1
    DSP48_X0Y46          DSP48E1                                      r  vgaShow/ram_addr1/CLK
                         clock pessimism              0.560    38.855    
                         clock uncertainty           -0.098    38.756    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_D[11])
                                                     -0.413    38.343    vgaShow/ram_addr1
  -------------------------------------------------------------------
                         required time                         38.343    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                 33.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.606    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           0.123    -0.343    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X33Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.235 r  vgaShow/vgaPos/row_pos_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.235    vgaShow/vgaPos/data0[4]
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -0.846    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.102    -0.504    vgaShow/vgaPos/row_pos_reg[4]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.607    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vgaShow/vgaPos/row_pos_reg[8]/Q
                         net (fo=6, routed)           0.123    -0.344    vgaShow/vgaPos/row_pos__0[8]
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.236 r  vgaShow/vgaPos/row_pos_reg[8]_i_1/O[3]
                         net (fo=2, routed)           0.000    -0.236    vgaShow/vgaPos/data0[8]
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -0.847    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[8]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.102    -0.505    vgaShow/vgaPos/row_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/col_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/col_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.559    -0.605    vgaShow/vgaPos/clk_out1
    SLICE_X30Y117        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.441 r  vgaShow/vgaPos/col_pos_reg[11]/Q
                         net (fo=5, routed)           0.127    -0.315    vgaShow/vgaPos/col_pos[11]
    SLICE_X30Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.205 r  vgaShow/vgaPos/col_pos_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.205    vgaShow/vgaPos/col_pos_reg[11]_i_2_n_5
    SLICE_X30Y117        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -0.845    vgaShow/vgaPos/clk_out1
    SLICE_X30Y117        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[11]/C
                         clock pessimism              0.240    -0.605    
    SLICE_X30Y117        FDRE (Hold_fdre_C_D)         0.130    -0.475    vgaShow/vgaPos/col_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.607    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vgaShow/vgaPos/row_pos_reg[5]/Q
                         net (fo=5, routed)           0.120    -0.347    vgaShow/vgaPos/row_pos__0[5]
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.232 r  vgaShow/vgaPos/row_pos_reg[8]_i_1/O[0]
                         net (fo=2, routed)           0.000    -0.232    vgaShow/vgaPos/data0[5]
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -0.847    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[5]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.102    -0.505    vgaShow/vgaPos/row_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.256ns (68.169%)  route 0.120ns (31.831%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556    -0.608    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  vgaShow/vgaPos/row_pos_reg[9]/Q
                         net (fo=7, routed)           0.120    -0.348    vgaShow/vgaPos/row_pos__0[9]
    SLICE_X33Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.233 r  vgaShow/vgaPos/row_pos_reg[11]_i_2/O[0]
                         net (fo=2, routed)           0.000    -0.233    vgaShow/vgaPos/data0[9]
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825    -0.848    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[9]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)         0.102    -0.506    vgaShow/vgaPos/row_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.558    -0.606    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vgaShow/vgaPos/row_pos_reg[3]/Q
                         net (fo=6, routed)           0.124    -0.341    vgaShow/vgaPos/row_pos__0[3]
    SLICE_X33Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  vgaShow/vgaPos/row_pos_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.230    vgaShow/vgaPos/data0[3]
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.827    -0.846    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[3]/C
                         clock pessimism              0.240    -0.606    
    SLICE_X33Y118        FDRE (Hold_fdre_C_D)         0.102    -0.504    vgaShow/vgaPos/row_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.556    -0.608    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  vgaShow/vgaPos/row_pos_reg[11]/Q
                         net (fo=5, routed)           0.124    -0.343    vgaShow/vgaPos/row_pos__0[11]
    SLICE_X33Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.232 r  vgaShow/vgaPos/row_pos_reg[11]_i_2/O[2]
                         net (fo=2, routed)           0.000    -0.232    vgaShow/vgaPos/data0[11]
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.825    -0.848    vgaShow/vgaPos/clk_out1
    SLICE_X33Y120        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[11]/C
                         clock pessimism              0.240    -0.608    
    SLICE_X33Y120        FDRE (Hold_fdre_C_D)         0.102    -0.506    vgaShow/vgaPos/row_pos_reg[11]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/row_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/row_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.252ns (67.067%)  route 0.124ns (32.933%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.557    -0.607    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y119        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  vgaShow/vgaPos/row_pos_reg[7]/Q
                         net (fo=6, routed)           0.124    -0.342    vgaShow/vgaPos/row_pos__0[7]
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.231 r  vgaShow/vgaPos/row_pos_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.231    vgaShow/vgaPos/data0[7]
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.826    -0.847    vgaShow/vgaPos/clk_out1
    SLICE_X33Y119        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[7]/C
                         clock pessimism              0.240    -0.607    
    SLICE_X33Y119        FDRE (Hold_fdre_C_D)         0.102    -0.505    vgaShow/vgaPos/row_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/col_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/col_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.400%)  route 0.139ns (33.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.560    -0.604    vgaShow/vgaPos/clk_out1
    SLICE_X30Y116        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  vgaShow/vgaPos/col_pos_reg[7]/Q
                         net (fo=6, routed)           0.139    -0.302    vgaShow/vgaPos/col_pos[7]
    SLICE_X30Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.192 r  vgaShow/vgaPos/col_pos_reg[8]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.192    vgaShow/vgaPos/col_pos_reg[8]_i_1_n_5
    SLICE_X30Y116        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.829    -0.844    vgaShow/vgaPos/clk_out1
    SLICE_X30Y116        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[7]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X30Y116        FDRE (Hold_fdre_C_D)         0.130    -0.474    vgaShow/vgaPos/col_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vgaShow/vgaPos/col_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/vgaPos/col_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.274ns (64.494%)  route 0.151ns (35.506%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.561    -0.603    vgaShow/vgaPos/clk_out1
    SLICE_X30Y115        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  vgaShow/vgaPos/col_pos_reg[3]/Q
                         net (fo=16, routed)          0.151    -0.288    vgaShow/vgaPos/col_pos[3]
    SLICE_X30Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.178 r  vgaShow/vgaPos/col_pos_reg[4]_i_1/O[2]
                         net (fo=2, routed)           0.000    -0.178    vgaShow/vgaPos/col_pos_reg[4]_i_1_n_5
    SLICE_X30Y115        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.830    -0.843    vgaShow/vgaPos/clk_out1
    SLICE_X30Y115        FDRE                                         r  vgaShow/vgaPos/col_pos_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X30Y115        FDRE (Hold_fdre_C_D)         0.130    -0.473    vgaShow/vgaPos/col_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.295    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y19   clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y113    vgaShow/vgaPos/col_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.722      38.722     SLICE_X30Y116    vgaShow/vgaPos/col_pos_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y113    vgaShow/vgaPos/col_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y113    vgaShow/vgaPos/col_pos_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y113    vgaShow/vgaPos/col_pos_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y113    vgaShow/vgaPos/col_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y117    vgaShow/vgaPos/col_pos_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X30Y115    vgaShow/vgaPos/col_pos_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.705ns  (logic 0.828ns (12.350%)  route 5.877ns (87.650%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.718     0.267    uart/image_state[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.391 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           2.766     3.157    uart/uartOut/getdata/image_state_reg[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.281 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.392     5.674    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.798 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.798    uart/image_state[0]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.031     9.047    uart/image_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 0.828ns (12.578%)  route 5.755ns (87.422%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.718     0.267    uart/image_state[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.391 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           2.766     3.157    uart/uartOut/getdata/image_state_reg[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.281 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.271     5.552    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.676 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.676    uart/image_state[2]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.031     9.047    uart/image_state_reg[2]
  -------------------------------------------------------------------
                         required time                          9.047    
                         arrival time                          -5.676    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.828ns (12.587%)  route 5.750ns (87.413%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.718     0.267    uart/image_state[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.391 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           2.766     3.157    uart/uartOut/getdata/image_state_reg[0]
    SLICE_X12Y127        LUT6 (Prop_lut6_I0_O)        0.124     3.281 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.266     5.547    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.671 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.671    uart/image_state[1]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
                         clock pessimism              0.601     9.093    
                         clock uncertainty           -0.077     9.016    
    SLICE_X49Y92         FDCE (Setup_fdce_C_D)        0.029     9.045    uart/image_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.045    
                         arrival time                          -5.671    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[84]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 0.580ns (9.586%)  route 5.470ns (90.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/clk_out2
    SLICE_X47Y93         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 f  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          4.597     4.148    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124     4.272 r  uart/uartIn/image_res[87]_i_1/O
                         net (fo=8, routed)           0.873     5.145    uart/uartIn/image_res[87]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  uart/uartIn/image_res_reg[84]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.504     8.483    uart/uartIn/clk_out2
    SLICE_X37Y100        FDRE                                         r  uart/uartIn/image_res_reg[84]/C
                         clock pessimism              0.480     8.964    
                         clock uncertainty           -0.077     8.886    
    SLICE_X37Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.681    uart/uartIn/image_res_reg[84]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.536ns  (required time - arrival time)
  Source:                 uart/uart_in_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[87]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 0.580ns (9.586%)  route 5.470ns (90.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/clk_out2
    SLICE_X47Y93         FDPE                                         r  uart/uart_in_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y93         FDPE (Prop_fdpe_C_Q)         0.456    -0.450 f  uart/uart_in_rst_reg/Q
                         net (fo=93, routed)          4.597     4.148    uart/uartIn/res_cnt_reg[3]_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I4_O)        0.124     4.272 r  uart/uartIn/image_res[87]_i_1/O
                         net (fo=8, routed)           0.873     5.145    uart/uartIn/image_res[87]_i_1_n_0
    SLICE_X37Y100        FDRE                                         r  uart/uartIn/image_res_reg[87]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.504     8.483    uart/uartIn/clk_out2
    SLICE_X37Y100        FDRE                                         r  uart/uartIn/image_res_reg[87]/C
                         clock pessimism              0.480     8.964    
                         clock uncertainty           -0.077     8.886    
    SLICE_X37Y100        FDRE (Setup_fdre_C_CE)      -0.205     8.681    uart/uartIn/image_res_reg[87]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -5.145    
  -------------------------------------------------------------------
                         slack                                  3.536    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[234]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.766ns (12.605%)  route 5.311ns (87.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  uart/uartIn/bps_cnt_reg[1]/Q
                         net (fo=10, routed)          1.288     0.901    uart/uartIn/bps_cnt[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.025 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.210     4.235    uart/uartIn/cnt_reg[3]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.359 r  uart/uartIn/image_res[239]_i_1/O
                         net (fo=8, routed)           0.812     5.171    uart/uartIn/image_res[239]_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[234]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.503     8.482    uart/uartIn/clk_out2
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[234]/C
                         clock pessimism              0.480     8.963    
                         clock uncertainty           -0.077     8.885    
    SLICE_X30Y108        FDRE (Setup_fdre_C_CE)      -0.169     8.716    uart/uartIn/image_res_reg[234]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[237]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.766ns (12.605%)  route 5.311ns (87.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  uart/uartIn/bps_cnt_reg[1]/Q
                         net (fo=10, routed)          1.288     0.901    uart/uartIn/bps_cnt[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.025 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.210     4.235    uart/uartIn/cnt_reg[3]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.359 r  uart/uartIn/image_res[239]_i_1/O
                         net (fo=8, routed)           0.812     5.171    uart/uartIn/image_res[239]_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[237]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.503     8.482    uart/uartIn/clk_out2
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[237]/C
                         clock pessimism              0.480     8.963    
                         clock uncertainty           -0.077     8.885    
    SLICE_X30Y108        FDRE (Setup_fdre_C_CE)      -0.169     8.716    uart/uartIn/image_res_reg[237]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[238]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.766ns (12.605%)  route 5.311ns (87.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  uart/uartIn/bps_cnt_reg[1]/Q
                         net (fo=10, routed)          1.288     0.901    uart/uartIn/bps_cnt[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.025 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.210     4.235    uart/uartIn/cnt_reg[3]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.359 r  uart/uartIn/image_res[239]_i_1/O
                         net (fo=8, routed)           0.812     5.171    uart/uartIn/image_res[239]_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[238]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.503     8.482    uart/uartIn/clk_out2
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[238]/C
                         clock pessimism              0.480     8.963    
                         clock uncertainty           -0.077     8.885    
    SLICE_X30Y108        FDRE (Setup_fdre_C_CE)      -0.169     8.716    uart/uartIn/image_res_reg[238]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.545ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[239]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.077ns  (logic 0.766ns (12.605%)  route 5.311ns (87.395%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  uart/uartIn/bps_cnt_reg[1]/Q
                         net (fo=10, routed)          1.288     0.901    uart/uartIn/bps_cnt[1]
    SLICE_X48Y96         LUT6 (Prop_lut6_I5_O)        0.124     1.025 r  uart/uartIn/image_res[383]_i_3/O
                         net (fo=49, routed)          3.210     4.235    uart/uartIn/cnt_reg[3]_0
    SLICE_X31Y104        LUT6 (Prop_lut6_I3_O)        0.124     4.359 r  uart/uartIn/image_res[239]_i_1/O
                         net (fo=8, routed)           0.812     5.171    uart/uartIn/image_res[239]_i_1_n_0
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[239]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.503     8.482    uart/uartIn/clk_out2
    SLICE_X30Y108        FDRE                                         r  uart/uartIn/image_res_reg[239]/C
                         clock pessimism              0.480     8.963    
                         clock uncertainty           -0.077     8.885    
    SLICE_X30Y108        FDRE (Setup_fdre_C_CE)      -0.169     8.716    uart/uartIn/image_res_reg[239]
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -5.171    
  -------------------------------------------------------------------
                         slack                                  3.545    

Slack (MET) :             3.572ns  (required time - arrival time)
  Source:                 uart/uartIn/bps_cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[164]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 1.138ns (18.939%)  route 4.871ns (81.061%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.634    -0.906    uart/uartIn/clk_out2
    SLICE_X46Y96         FDRE                                         r  uart/uartIn/bps_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.388 f  uart/uartIn/bps_cnt_reg[13]/Q
                         net (fo=2, routed)           0.816     0.428    uart/uartIn/bps_cnt[13]
    SLICE_X48Y96         LUT4 (Prop_lut4_I0_O)        0.124     0.552 f  uart/uartIn/cnt[3]_i_5/O
                         net (fo=1, routed)           0.563     1.115    uart/uartIn/cnt[3]_i_5_n_0
    SLICE_X48Y95         LUT6 (Prop_lut6_I0_O)        0.124     1.239 f  uart/uartIn/cnt[3]_i_4/O
                         net (fo=2, routed)           0.446     1.685    uart/uartIn/cnt[3]_i_4_n_0
    SLICE_X47Y93         LUT2 (Prop_lut2_I0_O)        0.124     1.809 f  uart/uartIn/cnt[3]_i_3/O
                         net (fo=6, routed)           0.450     2.259    uart/uartIn/bps_cnt_reg[3]_0
    SLICE_X47Y94         LUT3 (Prop_lut3_I1_O)        0.124     2.383 r  uart/uartIn/data_out[7]_i_3/O
                         net (fo=53, routed)          1.463     3.846    uart/uartIn/data_out[7]_i_3_n_0
    SLICE_X43Y104        LUT6 (Prop_lut6_I2_O)        0.124     3.970 r  uart/uartIn/image_res[167]_i_1/O
                         net (fo=8, routed)           1.133     5.103    uart/uartIn/image_res[167]_i_1_n_0
    SLICE_X44Y108        FDRE                                         r  uart/uartIn/image_res_reg[164]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.498     8.477    uart/uartIn/clk_out2
    SLICE_X44Y108        FDRE                                         r  uart/uartIn/image_res_reg[164]/C
                         clock pessimism              0.480     8.958    
                         clock uncertainty           -0.077     8.880    
    SLICE_X44Y108        FDRE (Setup_fdre_C_CE)      -0.205     8.675    uart/uartIn/image_res_reg[164]
  -------------------------------------------------------------------
                         required time                          8.675    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  3.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bluetooth/bluetooth_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bluetooth/bluetooth_dealed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.929%)  route 0.087ns (38.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    bluetooth/clk_out2
    SLICE_X68Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bluetooth/bluetooth_out_reg[2]/Q
                         net (fo=1, routed)           0.087    -0.370    bluetooth/bluetooth_out_reg_n_0_[2]
    SLICE_X69Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X69Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[2]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X69Y90         FDRE (Hold_fdre_C_D)         0.055    -0.529    bluetooth/bluetooth_dealed_reg[2]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart/uartIn/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/image_res_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.759%)  route 0.382ns (67.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.569    -0.595    uart/uartIn/clk_out2
    SLICE_X40Y97         FDRE                                         r  uart/uartIn/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  uart/uartIn/data_out_reg[3]/Q
                         net (fo=4, routed)           0.143    -0.311    uart/uartIn/data_out[3]
    SLICE_X38Y98         LUT3 (Prop_lut3_I2_O)        0.045    -0.266 r  uart/uartIn/image_res[283]_i_1/O
                         net (fo=12, routed)          0.239    -0.027    uart/uartIn/image_res[283]_i_1_n_0
    SLICE_X38Y100        FDRE                                         r  uart/uartIn/image_res_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.835    -0.838    uart/uartIn/clk_out2
    SLICE_X38Y100        FDRE                                         r  uart/uartIn/image_res_reg[131]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.090    -0.239    uart/uartIn/image_res_reg[131]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bluetooth/first_two_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bluetooth/begin_bps_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    bluetooth/clk_out2
    SLICE_X70Y88         FDSE                                         r  bluetooth/first_two_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         FDSE (Prop_fdse_C_Q)         0.164    -0.434 f  bluetooth/first_two_reg[0]/Q
                         net (fo=2, routed)           0.150    -0.284    bluetooth/first_two[0]
    SLICE_X70Y87         LUT6 (Prop_lut6_I2_O)        0.045    -0.239 r  bluetooth/begin_bps_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.239    bluetooth/begin_bps_cnt_i_1_n_0
    SLICE_X70Y87         FDRE                                         r  bluetooth/begin_bps_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    bluetooth/clk_out2
    SLICE_X70Y87         FDRE                                         r  bluetooth/begin_bps_cnt_reg/C
                         clock pessimism              0.253    -0.584    
    SLICE_X70Y87         FDRE (Hold_fdre_C_D)         0.120    -0.464    bluetooth/begin_bps_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/trans_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.957%)  route 0.396ns (68.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 r  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.396    -0.062    uart/uartOut/AR[0]
    SLICE_X53Y90         LUT6 (Prop_lut6_I3_O)        0.045    -0.017 r  uart/uartOut/trans_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.017    uart/uartOut/trans_clk_i_1_n_0
    SLICE_X53Y90         FDRE                                         r  uart/uartOut/trans_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.833    -0.840    uart/uartOut/clk_out2
    SLICE_X53Y90         FDRE                                         r  uart/uartOut/trans_clk_reg/C
                         clock pessimism              0.504    -0.336    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.091    -0.245    uart/uartOut/trans_clk_reg
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.017    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 bluetooth/bluetooth_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bluetooth/bluetooth_dealed_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.712%)  route 0.153ns (48.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    bluetooth/clk_out2
    SLICE_X66Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.433 r  bluetooth/bluetooth_out_reg[0]/Q
                         net (fo=1, routed)           0.153    -0.280    bluetooth/bluetooth_out_reg_n_0_[0]
    SLICE_X65Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X65Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[0]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.070    -0.511    bluetooth/bluetooth_dealed_reg[0]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart/uartOut/cnt_clk_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.563    -0.601    uart/uartOut/clk_out2
    SLICE_X61Y87         FDCE                                         r  uart/uartOut/cnt_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.460 r  uart/uartOut/cnt_clk_reg[0]/Q
                         net (fo=3, routed)           0.079    -0.381    uart/uartOut/cnt_clk_reg[0]
    SLICE_X61Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.257 r  uart/uartOut/cnt_clk_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.257    uart/uartOut/cnt_clk_reg[0]_i_1_n_6
    SLICE_X61Y87         FDCE                                         r  uart/uartOut/cnt_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.833    -0.840    uart/uartOut/clk_out2
    SLICE_X61Y87         FDCE                                         r  uart/uartOut/cnt_clk_reg[1]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X61Y87         FDCE (Hold_fdce_C_D)         0.105    -0.496    uart/uartOut/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 bluetooth/bluetooth_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bluetooth/bluetooth_dealed_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.513%)  route 0.183ns (56.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.567    -0.597    bluetooth/clk_out2
    SLICE_X67Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  bluetooth/bluetooth_out_reg[3]/Q
                         net (fo=1, routed)           0.183    -0.273    bluetooth/bluetooth_out_reg_n_0_[3]
    SLICE_X65Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X65Y90         FDRE                                         r  bluetooth/bluetooth_dealed_reg[3]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X65Y90         FDRE (Hold_fdre_C_D)         0.066    -0.515    bluetooth/bluetooth_dealed_reg[3]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 uart/uartIn/bps_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartIn/bps_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.566    -0.598    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y93         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  uart/uartIn/bps_cnt_reg[0]/Q
                         net (fo=10, routed)          0.091    -0.343    uart/uartIn/bps_cnt[0]
    SLICE_X46Y93         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.214 r  uart/uartIn/bps_cnt_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.214    uart/uartIn/bps_cnt_reg[0]_i_1_n_6
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/uartIn/clk_out2
    SLICE_X46Y93         FDRE                                         r  uart/uartIn/bps_cnt_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X46Y93         FDRE (Hold_fdre_C_D)         0.134    -0.464    uart/uartIn/bps_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.873%)  route 0.159ns (46.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          0.159    -0.299    uart/image_state[1]
    SLICE_X49Y92         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    uart/image_state[1]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X49Y92         FDCE (Hold_fdce_C_D)         0.091    -0.508    uart/image_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 bluetooth/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bluetooth/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  bluetooth/cnt_reg[2]/Q
                         net (fo=7, routed)           0.180    -0.278    bluetooth/cnt_reg_n_0_[2]
    SLICE_X67Y87         LUT4 (Prop_lut4_I1_O)        0.042    -0.236 r  bluetooth/cnt[3]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.236    bluetooth/cnt[3]_i_2__0_n_0
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[3]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X67Y87         FDRE (Hold_fdre_C_D)         0.107    -0.492    bluetooth/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y87     bluetooth/begin_bps_cnt_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X66Y90     bluetooth/bluetooth_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X70Y90     bluetooth/bluetooth_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y90     bluetooth/bluetooth_out_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y87     bluetooth/begin_bps_cnt_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y87     bluetooth/begin_bps_cnt_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y87     bluetooth/begin_bps_cnt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X70Y87     bluetooth/begin_bps_cnt_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y90     bluetooth/bluetooth_dealed_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y90     bluetooth/bluetooth_dealed_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.032ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.022ns (18.063%)  route 4.636ns (81.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 38.658 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.008     4.927    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y166         FDSE                                         r  camera/sender/data_temp_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.678    38.658    camera/sender/clk_out3
    SLICE_X8Y166         FDSE                                         r  camera/sender/data_temp_reg[19]/C
                         clock pessimism              0.569    39.226    
                         clock uncertainty           -0.098    39.128    
    SLICE_X8Y166         FDSE (Setup_fdse_C_CE)      -0.169    38.959    camera/sender/data_temp_reg[19]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.032ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[20]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 1.022ns (18.063%)  route 4.636ns (81.937%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 38.658 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          2.008     4.927    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y166         FDSE                                         r  camera/sender/data_temp_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.678    38.658    camera/sender/clk_out3
    SLICE_X8Y166         FDSE                                         r  camera/sender/data_temp_reg[20]/C
                         clock pessimism              0.569    39.226    
                         clock uncertainty           -0.098    39.128    
    SLICE_X8Y166         FDSE (Setup_fdse_C_CE)      -0.169    38.959    camera/sender/data_temp_reg[20]
  -------------------------------------------------------------------
                         required time                         38.959    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 34.032    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[12]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[21]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[21]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[22]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[22]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[23]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[6]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[7]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[8]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    

Slack (MET) :             34.157ns  (required time - arrival time)
  Source:                 camera/init/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out3_clk_wiz_0 rise@40.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 1.022ns (18.468%)  route 4.512ns (81.532%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.341ns = ( 38.659 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.478    -0.253 f  camera/init/count_reg_rep[3]/Q
                         net (fo=7, routed)           0.858     0.605    camera/init/count_reg_rep[3]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.296     0.901 f  camera/init/now_state[0]_i_4/O
                         net (fo=1, routed)           0.466     1.367    camera/init/now_state[0]_i_4_n_0
    SLICE_X8Y164         LUT4 (Prop_lut4_I0_O)        0.124     1.491 r  camera/init/now_state[0]_i_3/O
                         net (fo=5, routed)           1.304     2.795    camera/sender/now_state_reg[0]_0
    SLICE_X6Y147         LUT5 (Prop_lut5_I2_O)        0.124     2.919 r  camera/sender/data_temp[31]_i_1/O
                         net (fo=30, routed)          1.884     4.803    camera/sender/data_temp[31]_i_1_n_0
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    35.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    36.888    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.979 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.679    38.659    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[9]/C
                         clock pessimism              0.569    39.227    
                         clock uncertainty           -0.098    39.129    
    SLICE_X8Y165         FDSE (Setup_fdse_C_CE)      -0.169    38.960    camera/sender/data_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         38.960    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                 34.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 camera/sender/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/now_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.596    -0.568    camera/sender/clk_out3
    SLICE_X4Y141         FDRE                                         r  camera/sender/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  camera/sender/next_state_reg[1]/Q
                         net (fo=1, routed)           0.087    -0.340    camera/sender/next_state[1]
    SLICE_X5Y141         LUT5 (Prop_lut5_I2_O)        0.045    -0.295 r  camera/sender/now_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    camera/sender/now_state[1]_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  camera/sender/now_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.866    -0.806    camera/sender/clk_out3
    SLICE_X5Y141         FDRE                                         r  camera/sender/now_state_reg[1]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X5Y141         FDRE (Hold_fdre_C_D)         0.092    -0.463    camera/sender/now_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 camera/sender/next_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/now_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.596    -0.568    camera/sender/clk_out3
    SLICE_X4Y142         FDRE                                         r  camera/sender/next_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  camera/sender/next_state_reg[3]/Q
                         net (fo=1, routed)           0.086    -0.341    camera/sender/next_state[3]
    SLICE_X5Y142         LUT6 (Prop_lut6_I5_O)        0.045    -0.296 r  camera/sender/now_state[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.296    camera/sender/now_state[3]_i_2_n_0
    SLICE_X5Y142         FDRE                                         r  camera/sender/now_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.866    -0.806    camera/sender/clk_out3
    SLICE_X5Y142         FDRE                                         r  camera/sender/now_state_reg[3]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X5Y142         FDRE (Hold_fdre_C_D)         0.091    -0.464    camera/sender/now_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 camera/sender/change_time_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/change_time_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.948%)  route 0.092ns (33.052%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/change_time_reg[6]/Q
                         net (fo=5, routed)           0.092    -0.334    camera/sender/change_time[6]
    SLICE_X0Y141         LUT5 (Prop_lut5_I1_O)        0.045    -0.289 r  camera/sender/change_time[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.289    camera/sender/change_time[7]_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  camera/sender/change_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X0Y141         FDRE                                         r  camera/sender/change_time_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X0Y141         FDRE (Hold_fdre_C_D)         0.092    -0.462    camera/sender/change_time_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/data_out_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.988%)  route 0.268ns (62.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.647    -0.517    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  camera/init/count_reg_rep[10]/Q
                         net (fo=3, routed)           0.268    -0.085    camera/init/count_reg_rep[10]
    RAMB36_X0Y33         RAMB36E1                                     r  camera/init/data_out_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.960    -0.713    camera/init/clk_out3
    RAMB36_X0Y33         RAMB36E1                                     r  camera/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.271    -0.442    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    -0.259    camera/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 camera/sender/data_temp_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.647    -0.517    camera/sender/clk_out3
    SLICE_X8Y165         FDSE                                         r  camera/sender/data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y165         FDSE (Prop_fdse_C_Q)         0.164    -0.353 r  camera/sender/data_temp_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.271    camera/sender/data_temp_reg_n_0_[12]
    SLICE_X9Y165         LUT4 (Prop_lut4_I3_O)        0.045    -0.226 r  camera/sender/data_temp[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    camera/sender/data_temp[13]_i_1_n_0
    SLICE_X9Y165         FDSE                                         r  camera/sender/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.920    -0.753    camera/sender/clk_out3
    SLICE_X9Y165         FDSE                                         r  camera/sender/data_temp_reg[13]/C
                         clock pessimism              0.249    -0.504    
    SLICE_X9Y165         FDSE (Hold_fdse_C_D)         0.091    -0.413    camera/sender/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 camera/sender/now_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/next_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.635%)  route 0.133ns (41.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.596    -0.568    camera/sender/clk_out3
    SLICE_X5Y141         FDRE                                         r  camera/sender/now_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  camera/sender/now_state_reg[2]/Q
                         net (fo=17, routed)          0.133    -0.294    camera/sender/now_state_reg_n_0_[2]
    SLICE_X4Y141         LUT3 (Prop_lut3_I1_O)        0.048    -0.246 r  camera/sender/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    camera/sender/next_state[2]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  camera/sender/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.866    -0.806    camera/sender/clk_out3
    SLICE_X4Y141         FDRE                                         r  camera/sender/next_state_reg[2]/C
                         clock pessimism              0.251    -0.555    
    SLICE_X4Y141         FDRE (Hold_fdre_C_D)         0.107    -0.448    camera/sender/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/count_reg_rep[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.299%)  route 0.149ns (41.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.647    -0.517    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y164        FDRE (Prop_fdre_C_Q)         0.164    -0.353 r  camera/init/count_reg_rep[0]/Q
                         net (fo=9, routed)           0.149    -0.203    camera/init/count_reg_rep[0]
    SLICE_X8Y163         LUT6 (Prop_lut6_I2_O)        0.045    -0.158 r  camera/init/count_rep[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    camera/init/count_rep[5]_i_1_n_0
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.921    -0.752    camera/init/clk_out3
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[5]/C
                         clock pessimism              0.271    -0.481    
    SLICE_X8Y163         FDRE (Hold_fdre_C_D)         0.120    -0.361    camera/init/count_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 camera/sender/data_temp_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/data_temp_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.647    -0.517    camera/sender/clk_out3
    SLICE_X9Y165         FDSE                                         r  camera/sender/data_temp_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y165         FDSE (Prop_fdse_C_Q)         0.128    -0.389 r  camera/sender/data_temp_reg[27]/Q
                         net (fo=1, routed)           0.086    -0.303    camera/sender/data_temp_reg_n_0_[27]
    SLICE_X9Y165         LUT3 (Prop_lut3_I0_O)        0.104    -0.199 r  camera/sender/data_temp[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    camera/sender/data_temp[28]_i_1_n_0
    SLICE_X9Y165         FDSE                                         r  camera/sender/data_temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.920    -0.753    camera/sender/clk_out3
    SLICE_X9Y165         FDSE                                         r  camera/sender/data_temp_reg[28]/C
                         clock pessimism              0.236    -0.517    
    SLICE_X9Y165         FDSE (Hold_fdse_C_D)         0.107    -0.410    camera/sender/data_temp_reg[28]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 camera/init/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/init/data_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.128ns (32.472%)  route 0.266ns (67.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.647    -0.517    camera/init/clk_out3
    SLICE_X9Y163         FDRE                                         r  camera/init/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y163         FDRE (Prop_fdre_C_Q)         0.128    -0.389 r  camera/init/count_reg_rep[4]/Q
                         net (fo=8, routed)           0.266    -0.123    camera/init/count_reg_rep[4]
    RAMB36_X0Y33         RAMB36E1                                     r  camera/init/data_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.960    -0.713    camera/init/clk_out3
    RAMB36_X0Y33         RAMB36E1                                     r  camera/init/data_out_reg/CLKARDCLK
                         clock pessimism              0.250    -0.463    
    RAMB36_X0Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.129    -0.334    camera/init/data_out_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 camera/sender/change_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera/sender/change_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.883%)  route 0.143ns (43.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X0Y141         FDRE                                         r  camera/sender/change_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/change_time_reg[1]/Q
                         net (fo=8, routed)           0.143    -0.283    camera/sender/change_time[1]
    SLICE_X1Y141         LUT3 (Prop_lut3_I2_O)        0.048    -0.235 r  camera/sender/change_time[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.235    camera/sender/change_time[2]_i_1_n_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[2]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X1Y141         FDRE (Hold_fdre_C_D)         0.107    -0.447    camera/sender/change_time_reg[2]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y33     camera/init/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y164    camera/init/count_reg_rep[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y164    camera/init/count_reg_rep[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y164    camera/init/count_reg_rep[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y164    camera/init/count_reg_rep[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y164    camera/init/count_reg_rep[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y163     camera/init/count_reg_rep[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y163     camera/init/count_reg_rep[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y164    camera/init/count_reg_rep[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.854ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.765ns  (logic 0.605ns (6.902%)  route 8.160ns (93.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          2.079     7.851    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X14Y43         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y43         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.377     8.705    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.851    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.606ns  (logic 0.605ns (7.030%)  route 8.001ns (92.970%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          1.920     7.691    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X15Y43         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X15Y43         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X15Y43         FDRE (Setup_fdre_C_CE)      -0.413     8.669    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.605ns (7.138%)  route 7.871ns (92.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          1.789     7.561    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X15Y45         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X15Y45         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.413     8.669    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.476ns  (logic 0.605ns (7.138%)  route 7.871ns (92.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          1.789     7.561    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X15Y45         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X15Y45         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X15Y45         FDRE (Setup_fdre_C_CE)      -0.413     8.669    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.605ns (7.277%)  route 7.709ns (92.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          1.628     7.400    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X14Y46         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y46         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.377     8.705    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_18_psbram/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.314ns  (logic 0.605ns (7.277%)  route 7.709ns (92.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.149     5.772 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_339/O
                         net (fo=10, routed)          1.628     7.400    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224_alias
    SLICE_X14Y46         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_18_psbram/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y46         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_18_psbram/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X14Y46         FDRE (Setup_fdre_C_CE)      -0.377     8.705    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_18_psbram
  -------------------------------------------------------------------
                         required time                          8.705    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 0.580ns (6.946%)  route 7.770ns (93.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.080     5.621    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_329/O
                         net (fo=10, routed)          1.690     7.436    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_219_alias
    SLICE_X14Y44         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y44         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169     8.913    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.477ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_psbram_2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 0.580ns (6.946%)  route 7.770ns (93.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.080     5.621    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.745 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_329/O
                         net (fo=10, routed)          1.690     7.436    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_219_alias
    SLICE_X14Y44         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_psbram_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.692     8.671    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X14Y44         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_psbram_2/C
                         clock pessimism              0.487     9.159    
                         clock uncertainty           -0.077     9.082    
    SLICE_X14Y44         FDRE (Setup_fdre_C_CE)      -0.169     8.913    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_17_psbram_2
  -------------------------------------------------------------------
                         required time                          8.913    
                         arrival time                          -7.436    
  -------------------------------------------------------------------
                         slack                                  1.477    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 0.580ns (7.009%)  route 7.695ns (92.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.747 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_331/O
                         net (fo=10, routed)          1.613     7.360    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_220_alias
    SLICE_X13Y47         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.693     8.672    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X13Y47         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_3/C
                         clock pessimism              0.487     9.160    
                         clock uncertainty           -0.077     9.083    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.878    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_17_psbram_3
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.518    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 0.580ns (7.009%)  route 7.695ns (92.991%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.625    -0.915    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X61Y85         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.459 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/Q
                         net (fo=93, routed)          6.081     5.623    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/pwropt_3
    SLICE_X28Y54         LUT4 (Prop_lut4_I0_O)        0.124     5.747 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_331/O
                         net (fo=10, routed)          1.613     7.360    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_220_alias
    SLICE_X13Y47         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.693     8.672    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X13Y47         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3/C
                         clock pessimism              0.487     9.160    
                         clock uncertainty           -0.077     9.083    
    SLICE_X13Y47         FDRE (Setup_fdre_C_CE)      -0.205     8.878    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_17_psbram_3
  -------------------------------------------------------------------
                         required time                          8.878    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  1.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.141ns (24.680%)  route 0.430ns (75.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.569    -0.595    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X32Y89         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.430    -0.024    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X36Y107        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.834    -0.839    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y107        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X36Y107        FDRE (Hold_fdre_C_D)         0.066    -0.264    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.788%)  route 0.202ns (55.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.565    -0.599    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y87         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/Q
                         net (fo=16, routed)          0.202    -0.233    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[5]
    SLICE_X62Y87         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.835    -0.838    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X62Y87         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.059    -0.540    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.186ns (24.413%)  route 0.576ns (75.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.596    -0.568    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    SLICE_X72Y52         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/Q
                         net (fo=3, routed)           0.173    -0.254    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.209 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_299_LOPT_REMAP/O
                         net (fo=1, routed)           0.403     0.194    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_203
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.951    -0.722    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.504    -0.218    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.122    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.122    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.141ns (20.933%)  route 0.533ns (79.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.570    -0.594    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X32Y90         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.533     0.079    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.831    -0.842    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.509    -0.333    
    SLICE_X37Y112        FDRE (Hold_fdre_C_D)         0.070    -0.263    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.141ns (19.543%)  route 0.581ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.562    -0.602    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X59Y84         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=93, routed)          0.581     0.119    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[4]
    SLICE_X42Y90         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.837    -0.836    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y90         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism              0.504    -0.332    
    SLICE_X42Y90         FDRE (Hold_fdre_C_D)         0.090    -0.242    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.835ns  (logic 0.186ns (22.265%)  route 0.649ns (77.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.596    -0.568    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    SLICE_X72Y52         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/Q
                         net (fo=3, routed)           0.184    -0.244    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_200
    SLICE_X72Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.199 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_295_LOPT_REMAP/O
                         net (fo=1, routed)           0.466     0.267    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_201
    RAMB36_X2Y6          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.963    -0.710    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.504    -0.206    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.110    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.183ns (35.021%)  route 0.340ns (64.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.596    -0.568    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    SLICE_X72Y52         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.427 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_294_cooolDelFlop/Q
                         net (fo=3, routed)           0.184    -0.244    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt
    SLICE_X72Y52         LUT5 (Prop_lut5_I4_O)        0.042    -0.202 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_297_LOPT_REMAP/O
                         net (fo=1, routed)           0.156    -0.046    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_202
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.910    -0.763    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.253    -0.510    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.034    -0.476    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.209ns (33.938%)  route 0.407ns (66.062%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.590    -0.574    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    SLICE_X78Y72         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y72         FDCE (Prop_fdce_C_Q)         0.164    -0.410 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_301_cooolDelFlop/Q
                         net (fo=3, routed)           0.175    -0.235    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_204
    SLICE_X78Y72         LUT5 (Prop_lut5_I4_O)        0.045    -0.190 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_302_LOPT_REMAP/O
                         net (fo=1, routed)           0.232     0.042    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_205
    RAMB36_X3Y14         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.904    -0.769    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.494    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.398    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.533%)  route 0.766ns (80.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    SLICE_X68Y58         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/Q
                         net (fo=3, routed)           0.184    -0.273    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_208
    SLICE_X68Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.228 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_309_LOPT_REMAP/O
                         net (fo=1, routed)           0.583     0.355    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_209
    RAMB36_X2Y8          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.971    -0.702    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.504    -0.198    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.102    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.328%)  route 0.448ns (70.672%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    SLICE_X68Y58         FDCE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.456 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_308_cooolDelFlop/Q
                         net (fo=3, routed)           0.173    -0.283    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/pwropt
    SLICE_X68Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.238 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_313_LOPT_REMAP/O
                         net (fo=1, routed)           0.275     0.037    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_211
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.275    -0.517    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096    -0.421    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.458    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y10     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y11     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y62     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y62     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y47     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y47     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y62     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y62     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y64     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_2_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y47     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y47     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y48     buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_17_psbram_2/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y20   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uart_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.343ns  (logic 2.375ns (25.420%)  route 6.968ns (74.580%))
  Logic Levels:           11  (LUT3=1 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.623    -0.917    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y107        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y107        FDRE (Prop_fdre_C_Q)         0.456    -0.461 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=171, routed)         2.163     1.702    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X42Y135        LUT6 (Prop_lut6_I4_O)        0.124     1.826 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_32/O
                         net (fo=1, routed)           0.000     1.826    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_32_n_0
    SLICE_X42Y135        MUXF7 (Prop_muxf7_I1_O)      0.247     2.073 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     2.073    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_15_n_0
    SLICE_X42Y135        MUXF8 (Prop_muxf8_I0_O)      0.098     2.171 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6/O
                         net (fo=1, routed)           1.856     4.028    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_6_n_0
    SLICE_X39Y93         LUT6 (Prop_lut6_I5_O)        0.319     4.347 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.347    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0_i_1_n_0
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I0_O)      0.212     4.559 f  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0/O
                         net (fo=7, routed)           0.388     4.947    uart/uartOut/doutb[11]
    SLICE_X38Y93         LUT3 (Prop_lut3_I1_O)        0.299     5.246 r  uart/uartOut/uart_tx_i_32/O
                         net (fo=4, routed)           0.745     5.991    uart/uartOut/uart_tx_i_32_n_0
    SLICE_X41Y90         LUT6 (Prop_lut6_I5_O)        0.124     6.115 r  uart/uartOut/uart_tx_i_21/O
                         net (fo=3, routed)           0.663     6.778    bluetooth/uart_tx_i_16_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I1_O)        0.124     6.902 f  bluetooth/uart_tx_i_26/O
                         net (fo=1, routed)           0.151     7.053    bluetooth/uart_tx_i_26_n_0
    SLICE_X41Y89         LUT6 (Prop_lut6_I0_O)        0.124     7.177 f  bluetooth/uart_tx_i_16/O
                         net (fo=1, routed)           0.718     7.895    uart/uartOut/uart_tx_reg_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I1_O)        0.124     8.019 r  uart/uartOut/uart_tx_i_7/O
                         net (fo=1, routed)           0.283     8.302    uart/uartOut/uart_tx_i_7_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I2_O)        0.124     8.426 r  uart/uartOut/uart_tx_i_2/O
                         net (fo=1, routed)           0.000     8.426    uart/uartOut/uart_tx1_out
    SLICE_X45Y88         FDPE                                         r  uart/uartOut/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512     8.492    uart/uartOut/clk_out2
    SLICE_X45Y88         FDPE                                         r  uart/uartOut/uart_tx_reg/C
                         clock pessimism              0.395     8.887    
                         clock uncertainty           -0.197     8.690    
    SLICE_X45Y88         FDPE (Setup_fdpe_C_D)        0.031     8.721    uart/uartOut/uart_tx_reg
  -------------------------------------------------------------------
                         required time                          8.721    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/uart_tx_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.429ns (37.067%)  route 0.728ns (62.933%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.567    -0.597    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y92         FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=12, routed)          0.236    -0.220    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X42Y89         MUXF7 (Prop_muxf7_S_O)       0.090    -0.130 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=11, routed)          0.284     0.154    uart/uartOut/doutb[9]
    SLICE_X43Y89         LUT6 (Prop_lut6_I3_O)        0.108     0.262 r  uart/uartOut/uart_tx_i_13/O
                         net (fo=1, routed)           0.126     0.388    uart/uartOut/uart_tx_i_13_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.433 r  uart/uartOut/uart_tx_i_6/O
                         net (fo=1, routed)           0.082     0.515    uart/uartOut/uart_tx_i_6_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.560 r  uart/uartOut/uart_tx_i_2/O
                         net (fo=1, routed)           0.000     0.560    uart/uartOut/uart_tx1_out
    SLICE_X45Y88         FDPE                                         r  uart/uartOut/uart_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X45Y88         FDPE                                         r  uart/uartOut/uart_tx_reg/C
                         clock pessimism              0.557    -0.281    
                         clock uncertainty            0.197    -0.083    
    SLICE_X45Y88         FDPE (Hold_fdpe_C_D)         0.092     0.009    uart/uartOut/uart_tx_reg
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.560    
  -------------------------------------------------------------------
                         slack                                  0.551    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 0.580ns (12.869%)  route 3.927ns (87.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          3.927     3.476    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.600 r  uart/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     3.600    display7/oData_reg[0]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.520     8.500    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[0]/C
                         clock pessimism              0.395     8.895    
                         clock uncertainty           -0.197     8.698    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.077     8.775    display7/oData_reg[0]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -3.600    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             5.181ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.504ns  (logic 0.580ns (12.877%)  route 3.924ns (87.123%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          3.924     3.473    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I0_O)        0.124     3.597 r  uart/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     3.597    display7/oData_reg[1]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.520     8.500    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[1]/C
                         clock pessimism              0.395     8.895    
                         clock uncertainty           -0.197     8.698    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.081     8.779    display7/oData_reg[1]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -3.597    
  -------------------------------------------------------------------
                         slack                                  5.181    

Slack (MET) :             5.189ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 0.606ns (13.368%)  route 3.927ns (86.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          3.927     3.476    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.150     3.626 r  uart/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     3.626    display7/oData_reg[5]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.520     8.500    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[5]/C
                         clock pessimism              0.395     8.895    
                         clock uncertainty           -0.197     8.698    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.118     8.816    display7/oData_reg[5]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -3.626    
  -------------------------------------------------------------------
                         slack                                  5.189    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 0.606ns (13.377%)  route 3.924ns (86.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          3.924     3.473    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I0_O)        0.150     3.623 r  uart/oData[4]_i_1/O
                         net (fo=1, routed)           0.000     3.623    display7/oData_reg[4]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.520     8.500    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[4]/C
                         clock pessimism              0.395     8.895    
                         clock uncertainty           -0.197     8.698    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.118     8.816    display7/oData_reg[4]
  -------------------------------------------------------------------
                         required time                          8.816    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.519ns  (required time - arrival time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 0.580ns (13.919%)  route 3.587ns (86.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          3.587     3.136    uart/image_state[1]
    SLICE_X12Y97         LUT3 (Prop_lut3_I0_O)        0.124     3.260 r  uart/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     3.260    display7/oData_reg[3]_0
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.525     8.505    display7/clk_out4
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[3]/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.197     8.703    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.077     8.780    display7/oData_reg[3]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  5.519    

Slack (MET) :             5.534ns  (required time - arrival time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 0.606ns (14.453%)  route 3.587ns (85.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          3.587     3.136    uart/image_state[1]
    SLICE_X12Y97         LUT3 (Prop_lut3_I0_O)        0.150     3.286 r  uart/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     3.286    display7/oData_reg[6]_0
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.525     8.505    display7/clk_out4
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[6]/C
                         clock pessimism              0.395     8.900    
                         clock uncertainty           -0.197     8.703    
    SLICE_X12Y97         FDRE (Setup_fdre_C_D)        0.118     8.821    display7/oData_reg[6]
  -------------------------------------------------------------------
                         required time                          8.821    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  5.534    

Slack (MET) :             6.701ns  (required time - arrival time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out4_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.580ns (19.727%)  route 2.360ns (80.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.456    -0.451 f  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          0.718     0.267    uart/image_state[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.124     0.391 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           1.642     2.033    display7/oData_reg[2]_0
    SLICE_X6Y100         FDRE                                         r  display7/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.588     8.567    display7/clk_out4
    SLICE_X6Y100         FDRE                                         r  display7/oData_reg[2]/C
                         clock pessimism              0.395     8.962    
                         clock uncertainty           -0.197     8.765    
    SLICE_X6Y100         FDRE (Setup_fdre_C_D)       -0.031     8.734    display7/oData_reg[2]
  -------------------------------------------------------------------
                         required time                          8.734    
                         arrival time                          -2.033    
  -------------------------------------------------------------------
                         slack                                  6.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.186ns (17.183%)  route 0.896ns (82.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          0.190    -0.268    uart/image_state[1]
    SLICE_X49Y92         LUT3 (Prop_lut3_I1_O)        0.045    -0.223 r  uart/oData[2]_i_1/O
                         net (fo=2, routed)           0.706     0.483    display7/oData_reg[2]_0
    SLICE_X6Y100         FDRE                                         r  display7/oData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.868    -0.804    display7/clk_out4
    SLICE_X6Y100         FDRE                                         r  display7/oData_reg[2]/C
                         clock pessimism              0.557    -0.248    
                         clock uncertainty            0.197    -0.050    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.059     0.009    display7/oData_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.483    
  -------------------------------------------------------------------
                         slack                                  0.474    

Slack (MET) :             0.913ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.571ns  (logic 0.187ns (11.902%)  route 1.384ns (88.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.384     0.926    uart/image_state[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.046     0.972 r  uart/oData[6]_i_1/O
                         net (fo=1, routed)           0.000     0.972    display7/oData_reg[6]_0
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.847    -0.826    display7/clk_out4
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[6]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.197    -0.072    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.131     0.059    display7/oData_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.913    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.186ns (11.846%)  route 1.384ns (88.154%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.384     0.926    uart/image_state[0]
    SLICE_X12Y97         LUT3 (Prop_lut3_I1_O)        0.045     0.971 r  uart/oData[3]_i_1/O
                         net (fo=1, routed)           0.000     0.971    display7/oData_reg[3]_0
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.847    -0.826    display7/clk_out4
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[3]/C
                         clock pessimism              0.557    -0.270    
                         clock uncertainty            0.197    -0.072    
    SLICE_X12Y97         FDRE (Hold_fdre_C_D)         0.120     0.048    display7/oData_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.188ns (10.532%)  route 1.597ns (89.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.597     1.139    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I0_O)        0.047     1.186 r  uart/oData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.186    display7/oData_reg[4]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.842    -0.831    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[4]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.197    -0.077    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.131     0.054    display7/oData_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.187ns (10.476%)  route 1.598ns (89.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.598     1.140    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I1_O)        0.046     1.186 r  uart/oData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.186    display7/oData_reg[5]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.842    -0.831    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[5]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.197    -0.077    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.131     0.054    display7/oData_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.783ns  (logic 0.186ns (10.431%)  route 1.597ns (89.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.597     1.139    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I0_O)        0.045     1.184 r  uart/oData[1]_i_1/O
                         net (fo=1, routed)           0.000     1.184    display7/oData_reg[1]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.842    -0.831    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[1]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.197    -0.077    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.121     0.044    display7/oData_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 uart/image_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display7/oData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 0.186ns (10.425%)  route 1.598ns (89.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[0]/Q
                         net (fo=57, routed)          1.598     1.140    uart/image_state[0]
    SLICE_X12Y87         LUT3 (Prop_lut3_I2_O)        0.045     1.185 r  uart/oData[0]_i_1/O
                         net (fo=1, routed)           0.000     1.185    display7/oData_reg[0]_0
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.842    -0.831    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[0]/C
                         clock pessimism              0.557    -0.275    
                         clock uncertainty            0.197    -0.077    
    SLICE_X12Y87         FDRE (Hold_fdre_C_D)         0.120     0.043    display7/oData_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  1.142    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.017%)  route 1.714ns (78.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.714     1.263    uart/uartOut/AR[0]
    SLICE_X61Y94         FDCE                                         f  uart/uartOut/cnt_clk_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y94         FDCE                                         r  uart/uartOut/cnt_clk_reg[28]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[28]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.017%)  route 1.714ns (78.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.714     1.263    uart/uartOut/AR[0]
    SLICE_X61Y94         FDCE                                         f  uart/uartOut/cnt_clk_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y94         FDCE                                         r  uart/uartOut/cnt_clk_reg[29]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[29]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.017%)  route 1.714ns (78.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.714     1.263    uart/uartOut/AR[0]
    SLICE_X61Y94         FDCE                                         f  uart/uartOut/cnt_clk_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y94         FDCE                                         r  uart/uartOut/cnt_clk_reg[30]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[30]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.231ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.456ns (21.017%)  route 1.714ns (78.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.714     1.263    uart/uartOut/AR[0]
    SLICE_X61Y94         FDCE                                         f  uart/uartOut/cnt_clk_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y94         FDCE                                         r  uart/uartOut/cnt_clk_reg[31]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y94         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[31]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.263    
  -------------------------------------------------------------------
                         slack                                  7.231    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.449%)  route 1.575ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.575     1.125    uart/uartOut/AR[0]
    SLICE_X61Y93         FDCE                                         f  uart/uartOut/cnt_clk_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y93         FDCE                                         r  uart/uartOut/cnt_clk_reg[24]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[24]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.449%)  route 1.575ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.575     1.125    uart/uartOut/AR[0]
    SLICE_X61Y93         FDCE                                         f  uart/uartOut/cnt_clk_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y93         FDCE                                         r  uart/uartOut/cnt_clk_reg[25]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[25]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.449%)  route 1.575ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.575     1.125    uart/uartOut/AR[0]
    SLICE_X61Y93         FDCE                                         f  uart/uartOut/cnt_clk_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y93         FDCE                                         r  uart/uartOut/cnt_clk_reg[26]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[26]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.369ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.449%)  route 1.575ns (77.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.511ns = ( 8.489 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.575     1.125    uart/uartOut/AR[0]
    SLICE_X61Y93         FDCE                                         f  uart/uartOut/cnt_clk_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.509     8.489    uart/uartOut/clk_out2
    SLICE_X61Y93         FDCE                                         r  uart/uartOut/cnt_clk_reg[27]/C
                         clock pessimism              0.487     8.976    
                         clock uncertainty           -0.077     8.899    
    SLICE_X61Y93         FDCE (Recov_fdce_C_CLR)     -0.405     8.494    uart/uartOut/cnt_clk_reg[27]
  -------------------------------------------------------------------
                         required time                          8.494    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                  7.369    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.456ns (22.587%)  route 1.563ns (77.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.563     1.112    uart/uartOut/AR[0]
    SLICE_X61Y87         FDCE                                         f  uart/uartOut/cnt_clk_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.505     8.485    uart/uartOut/clk_out2
    SLICE_X61Y87         FDCE                                         r  uart/uartOut/cnt_clk_reg[0]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.077     8.895    
    SLICE_X61Y87         FDCE (Recov_fdce_C_CLR)     -0.405     8.490    uart/uartOut/cnt_clk_reg[0]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  7.378    

Slack (MET) :             7.378ns  (required time - arrival time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.456ns (22.587%)  route 1.563ns (77.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 8.485 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.633    -0.907    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.456    -0.451 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.563     1.112    uart/uartOut/AR[0]
    SLICE_X61Y87         FDCE                                         f  uart/uartOut/cnt_clk_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     5.249 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     6.888    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.505     8.485    uart/uartOut/clk_out2
    SLICE_X61Y87         FDCE                                         r  uart/uartOut/cnt_clk_reg[1]/C
                         clock pessimism              0.487     8.972    
                         clock uncertainty           -0.077     8.895    
    SLICE_X61Y87         FDCE (Recov_fdce_C_CLR)     -0.405     8.490    uart/uartOut/cnt_clk_reg[1]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -1.112    
  -------------------------------------------------------------------
                         slack                                  7.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_bit_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.060%)  route 0.299ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.299    -0.159    uart/uartOut/AR[0]
    SLICE_X52Y90         FDCE                                         f  uart/uartOut/cnt_bit_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.833    -0.840    uart/uartOut/clk_out2
    SLICE_X52Y90         FDCE                                         r  uart/uartOut/cnt_bit_reg[1]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    uart/uartOut/cnt_bit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_bit_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.060%)  route 0.299ns (67.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.299    -0.159    uart/uartOut/AR[0]
    SLICE_X52Y90         FDCE                                         f  uart/uartOut/cnt_bit_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.833    -0.840    uart/uartOut/clk_out2
    SLICE_X52Y90         FDCE                                         r  uart/uartOut/cnt_bit_reg[3]/C
                         clock pessimism              0.504    -0.336    
    SLICE_X52Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.428    uart/uartOut/cnt_bit_reg[3]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_bit_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.875%)  route 0.347ns (71.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.347    -0.111    uart/uartOut/AR[0]
    SLICE_X53Y89         FDCE                                         f  uart/uartOut/cnt_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X53Y89         FDCE                                         r  uart/uartOut/cnt_bit_reg[0]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X53Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    uart/uartOut/cnt_bit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_bit_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.875%)  route 0.347ns (71.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.347    -0.111    uart/uartOut/AR[0]
    SLICE_X53Y89         FDCE                                         f  uart/uartOut/cnt_bit_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.832    -0.841    uart/uartOut/clk_out2
    SLICE_X53Y89         FDCE                                         r  uart/uartOut/cnt_bit_reg[2]/C
                         clock pessimism              0.504    -0.337    
    SLICE_X53Y89         FDCE (Remov_fdce_C_CLR)     -0.092    -0.429    uart/uartOut/cnt_bit_reg[2]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/img_end_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.048%)  route 0.211ns (59.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.211    -0.247    uart/uartOut/AR[0]
    SLICE_X48Y91         FDCE                                         f  uart/uartOut/img_end_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X48Y91         FDCE                                         r  uart/uartOut/img_end_reg/C
                         clock pessimism              0.251    -0.586    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    uart/uartOut/img_end_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/img_start_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.048%)  route 0.211ns (59.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.211    -0.247    uart/uartOut/AR[0]
    SLICE_X48Y91         FDCE                                         f  uart/uartOut/img_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X48Y91         FDCE                                         r  uart/uartOut/img_start_reg/C
                         clock pessimism              0.251    -0.586    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092    -0.678    uart/uartOut/img_start_reg
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[12]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.987%)  route 0.472ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.472     0.014    uart/uartOut/AR[0]
    SLICE_X61Y90         FDCE                                         f  uart/uartOut/cnt_clk_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X61Y90         FDCE                                         r  uart/uartOut/cnt_clk_reg[12]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X61Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    uart/uartOut/cnt_clk_reg[12]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.987%)  route 0.472ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.472     0.014    uart/uartOut/AR[0]
    SLICE_X61Y90         FDCE                                         f  uart/uartOut/cnt_clk_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X61Y90         FDCE                                         r  uart/uartOut/cnt_clk_reg[13]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X61Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    uart/uartOut/cnt_clk_reg[13]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.987%)  route 0.472ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.472     0.014    uart/uartOut/AR[0]
    SLICE_X61Y90         FDCE                                         f  uart/uartOut/cnt_clk_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X61Y90         FDCE                                         r  uart/uartOut/cnt_clk_reg[14]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X61Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    uart/uartOut/cnt_clk_reg[14]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/cnt_clk_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.141ns (22.987%)  route 0.472ns (77.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          0.472     0.014    uart/uartOut/AR[0]
    SLICE_X61Y90         FDCE                                         f  uart/uartOut/cnt_clk_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/uartOut/clk_out2
    SLICE_X61Y90         FDCE                                         r  uart/uartOut/cnt_clk_reg[15]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X61Y90         FDCE (Remov_fdce_C_CLR)     -0.092    -0.425    uart/uartOut/cnt_clk_reg[15]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                  0.439    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           228 Endpoints
Min Delay           228 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 4.641ns (56.960%)  route 3.507ns (43.040%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[18])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[18]
                         net (fo=2, routed)           1.614     7.136    uart/uartOut/getdata/uart_addr[18]
    SLICE_X12Y125        LUT5 (Prop_lut5_I0_O)        0.150     7.286 r  uart/uartOut/getdata/ram_addr_reg[18]_i_1/O
                         net (fo=1, routed)           0.862     8.148    vgaShow/D[18]
    SLICE_X30Y125        LDCE                                         r  vgaShow/ram_addr_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.615ns (56.889%)  route 3.497ns (43.111%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[16])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[16]
                         net (fo=2, routed)           1.662     7.184    uart/uartOut/getdata/uart_addr[16]
    SLICE_X12Y122        LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  uart/uartOut/getdata/ram_addr_reg[16]_i_1/O
                         net (fo=1, routed)           0.805     8.112    vgaShow/D[16]
    SLICE_X30Y122        LDCE                                         r  vgaShow/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.930ns  (logic 4.615ns (58.198%)  route 3.315ns (41.802%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[2])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[2]
                         net (fo=2, routed)           1.651     7.172    uart/uartOut/getdata/uart_addr[2]
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.296 r  uart/uartOut/getdata/ram_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.633     7.930    vgaShow/D[2]
    SLICE_X28Y127        LDCE                                         r  vgaShow/ram_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.842ns  (logic 4.615ns (58.848%)  route 3.227ns (41.152%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[5])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[5]
                         net (fo=2, routed)           1.560     7.082    uart/uartOut/getdata/uart_addr[5]
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.206 r  uart/uartOut/getdata/ram_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.636     7.842    vgaShow/D[5]
    SLICE_X28Y127        LDCE                                         r  vgaShow/ram_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.827ns  (logic 4.615ns (58.964%)  route 3.212ns (41.036%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[17])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[17]
                         net (fo=2, routed)           1.683     7.205    uart/uartOut/getdata/uart_addr[17]
    SLICE_X12Y120        LUT5 (Prop_lut5_I0_O)        0.124     7.329 r  uart/uartOut/getdata/ram_addr_reg[17]_i_1/O
                         net (fo=1, routed)           0.498     7.827    vgaShow/D[17]
    SLICE_X30Y120        LDCE                                         r  vgaShow/ram_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.615ns (59.170%)  route 3.185ns (40.830%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[9])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[9]
                         net (fo=2, routed)           1.316     6.838    uart/uartOut/getdata/uart_addr[9]
    SLICE_X12Y129        LUT5 (Prop_lut5_I0_O)        0.124     6.962 r  uart/uartOut/getdata/ram_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.838     7.800    vgaShow/D[9]
    SLICE_X28Y129        LDCE                                         r  vgaShow/ram_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.615ns (59.320%)  route 3.165ns (40.680%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[12])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[12]
                         net (fo=2, routed)           1.428     6.950    uart/uartOut/getdata/uart_addr[12]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.074 r  uart/uartOut/getdata/ram_addr_reg[12]_i_1/O
                         net (fo=1, routed)           0.706     7.780    vgaShow/D[12]
    SLICE_X32Y127        LDCE                                         r  vgaShow/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.778ns  (logic 4.615ns (59.331%)  route 3.163ns (40.669%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[1])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[1]
                         net (fo=2, routed)           1.413     6.934    uart/uartOut/getdata/uart_addr[1]
    SLICE_X12Y125        LUT5 (Prop_lut5_I0_O)        0.124     7.058 r  uart/uartOut/getdata/ram_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.720     7.778    vgaShow/D[1]
    SLICE_X28Y125        LDCE                                         r  vgaShow/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.743ns  (logic 4.615ns (59.606%)  route 3.128ns (40.394%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[8])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[8]
                         net (fo=2, routed)           1.431     6.953    uart/uartOut/getdata/uart_addr[8]
    SLICE_X12Y127        LUT5 (Prop_lut5_I0_O)        0.124     7.077 r  uart/uartOut/getdata/ram_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.666     7.743    vgaShow/D[8]
    SLICE_X29Y127        LDCE                                         r  vgaShow/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vgaShow/ram_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.736ns  (logic 4.615ns (59.656%)  route 3.121ns (40.344%))
  Logic Levels:           3  (DSP48E1=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[10])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[10]
                         net (fo=2, routed)           1.376     6.898    uart/uartOut/getdata/uart_addr[10]
    SLICE_X12Y129        LUT5 (Prop_lut5_I0_O)        0.124     7.022 r  uart/uartOut/getdata/ram_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.714     7.736    vgaShow/D[10]
    SLICE_X28Y129        LDCE                                         r  vgaShow/ram_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/rgb_565_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.350%)  route 0.112ns (46.650%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[12]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/rgb_565_reg[12]/Q
                         net (fo=1, routed)           0.112     0.240    getImage/rgb_565[12]
    SLICE_X63Y94         FDRE                                         r  getImage/data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[3]/C
    SLICE_X69Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/rgb_565_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    getImage/rgb_565[3]
    SLICE_X69Y91         FDRE                                         r  getImage/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[14]/C
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/rgb_565_reg[14]/Q
                         net (fo=1, routed)           0.118     0.259    getImage/rgb_565[14]
    SLICE_X73Y95         FDRE                                         r  getImage/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/rgb_565_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y95         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[5]/C
    SLICE_X72Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/rgb_565_reg[5]/Q
                         net (fo=1, routed)           0.125     0.266    getImage/rgb_565[5]
    SLICE_X72Y95         FDRE                                         r  getImage/rgb_565_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y93         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[15]/C
    SLICE_X70Y93         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/rgb_565_reg[15]/Q
                         net (fo=1, routed)           0.116     0.280    getImage/rgb_565[15]
    SLICE_X70Y93         FDRE                                         r  getImage/data_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.164ns (57.976%)  route 0.119ns (42.024%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE                         0.000     0.000 r  getImage/next_addr_reg[15]/C
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[15]/Q
                         net (fo=3, routed)           0.119     0.283    getImage/next_addr_reg[15]
    SLICE_X63Y93         FDRE                                         r  getImage/now_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE                         0.000     0.000 r  getImage/next_addr_reg[14]/C
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[14]/Q
                         net (fo=3, routed)           0.121     0.285    getImage/next_addr_reg[14]
    SLICE_X63Y93         FDRE                                         r  getImage/now_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/next_addr_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/now_addr_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.381%)  route 0.132ns (44.619%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE                         0.000     0.000 r  getImage/next_addr_reg[13]/C
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  getImage/next_addr_reg[13]/Q
                         net (fo=3, routed)           0.132     0.296    getImage/next_addr_reg[13]
    SLICE_X63Y93         FDRE                                         r  getImage/now_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.431%)  route 0.174ns (57.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[4]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/rgb_565_reg[4]/Q
                         net (fo=2, routed)           0.174     0.302    getImage/rgb_565[4]
    SLICE_X63Y94         FDRE                                         r  getImage/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 getImage/rgb_565_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            getImage/rgb_565_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.128ns (42.431%)  route 0.174ns (57.569%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/rgb_565_reg[4]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  getImage/rgb_565_reg[4]/Q
                         net (fo=2, routed)           0.174     0.302    getImage/rgb_565[4]
    SLICE_X63Y94         FDRE                                         r  getImage/rgb_565_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.990ns  (logic 5.983ns (24.940%)  route 18.007ns (75.060%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.596    14.867    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124    14.991 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.526    19.517    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    23.064 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.064    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.864ns  (logic 5.971ns (25.021%)  route 17.893ns (74.979%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.474    14.745    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124    14.869 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.534    19.403    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    22.938 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.938    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.805ns  (logic 5.981ns (25.123%)  route 17.824ns (74.876%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.579    14.850    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124    14.974 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.360    19.334    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    22.879 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.879    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.688ns  (logic 5.987ns (25.275%)  route 17.701ns (74.725%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.604    14.875    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124    14.999 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.212    19.211    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    22.762 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.762    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.669ns  (logic 5.959ns (25.178%)  route 17.710ns (74.822%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.531    14.802    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    14.926 r  uart/uartIn/blue_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.294    19.220    blue_vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    22.743 r  blue_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.743    blue_vga[2]
    D7                                                                r  blue_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.636ns  (logic 5.982ns (25.311%)  route 17.654ns (74.689%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.275    14.546    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    14.670 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.493    19.164    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    22.710 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.710    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.616ns  (logic 5.984ns (25.340%)  route 17.631ns (74.660%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.593    14.864    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124    14.988 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.153    19.141    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    22.690 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.690    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            blue_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.606ns  (logic 5.988ns (25.364%)  route 17.618ns (74.635%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.529    14.800    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.124    14.924 r  uart/uartIn/blue_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.204    19.128    blue_vga_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    22.680 r  blue_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.680    blue_vga[3]
    D8                                                                r  blue_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.591ns  (logic 5.982ns (25.358%)  route 17.609ns (74.641%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 f  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.326    14.597    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124    14.721 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.397    19.119    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    22.665 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.665    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/vgaPos/row_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            red_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.341ns  (logic 5.988ns (25.652%)  route 17.354ns (74.348%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          1.614    -0.926    vgaShow/vgaPos/clk_out1
    SLICE_X33Y118        FDRE                                         r  vgaShow/vgaPos/row_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.470 f  vgaShow/vgaPos/row_pos_reg[4]/Q
                         net (fo=6, routed)           1.632     1.162    vgaShow/vgaPos/row_pos__0[4]
    SLICE_X34Y107        LUT1 (Prop_lut1_I0_O)        0.124     1.286 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925/O
                         net (fo=1, routed)           0.000     1.286    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_925_n_0
    SLICE_X34Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     1.662 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514/CO[3]
                         net (fo=1, routed)           0.000     1.662    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_514_n_0
    SLICE_X34Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.779 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174/CO[3]
                         net (fo=1, routed)           0.000     1.779    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_174_n_0
    SLICE_X34Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.896 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_44/CO[3]
                         net (fo=496, routed)         6.969     8.866    vgaShow/vgaPos/CO[0]
    SLICE_X31Y95         LUT2 (Prop_lut2_I0_O)        0.124     8.990 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_1306/O
                         net (fo=1, routed)           0.000     8.990    uart/uartIn/red_vga_OBUF[3]_inst_i_386_0[0]
    SLICE_X31Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.388 r  uart/uartIn/red_vga_OBUF[3]_inst_i_782/CO[3]
                         net (fo=1, routed)           0.000     9.388    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148_0[0]
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386/CO[3]
                         net (fo=1, routed)           0.000     9.502    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_386_n_0
    SLICE_X31Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_148/CO[3]
                         net (fo=1, routed)           1.460    11.075    uart/uartIn/red_vga_OBUF[3]_inst_i_9_2[0]
    SLICE_X31Y103        LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  uart/uartIn/red_vga_OBUF[3]_inst_i_34/O
                         net (fo=1, routed)           0.693    11.893    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_3
    SLICE_X33Y105        LUT4 (Prop_lut4_I1_O)        0.124    12.017 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130    13.147    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124    13.271 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.476    14.747    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124    14.871 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.992    18.864    red_vga_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    22.415 r  red_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.415    red_vga[3]
    A4                                                                r  red_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.532ns (53.733%)  route 0.458ns (46.267%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[17]
                         net (fo=1, routed)           0.272     0.246    uart/uartOut/getdata/P[17]
    SLICE_X12Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  uart/uartOut/getdata/ram_addr_reg[17]_i_1/O
                         net (fo=1, routed)           0.186     0.477    vgaShow/D[17]
    SLICE_X30Y120        LDCE                                         r  vgaShow/ram_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.120ns  (logic 0.532ns (47.482%)  route 0.588ns (52.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[4]
                         net (fo=1, routed)           0.387     0.361    uart/uartOut/getdata/P[4]
    SLICE_X12Y128        LUT5 (Prop_lut5_I4_O)        0.045     0.406 r  uart/uartOut/getdata/ram_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.201     0.608    vgaShow/D[4]
    SLICE_X28Y128        LDCE                                         r  vgaShow/ram_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.532ns (45.950%)  route 0.626ns (54.050%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[14]
                         net (fo=1, routed)           0.444     0.419    uart/uartOut/getdata/P[14]
    SLICE_X12Y127        LUT5 (Prop_lut5_I4_O)        0.045     0.464 r  uart/uartOut/getdata/ram_addr_reg[14]_i_1/O
                         net (fo=1, routed)           0.181     0.645    vgaShow/D[14]
    SLICE_X32Y127        LDCE                                         r  vgaShow/ram_addr_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.167ns  (logic 0.532ns (45.588%)  route 0.635ns (54.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[8]
                         net (fo=1, routed)           0.404     0.379    uart/uartOut/getdata/P[8]
    SLICE_X12Y127        LUT5 (Prop_lut5_I4_O)        0.045     0.424 r  uart/uartOut/getdata/ram_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.231     0.654    vgaShow/D[8]
    SLICE_X29Y127        LDCE                                         r  vgaShow/ram_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.167ns  (logic 0.532ns (45.572%)  route 0.635ns (54.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[1]
                         net (fo=1, routed)           0.374     0.349    uart/uartOut/getdata/P[1]
    SLICE_X12Y125        LUT5 (Prop_lut5_I4_O)        0.045     0.394 r  uart/uartOut/getdata/ram_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.261     0.655    vgaShow/D[1]
    SLICE_X28Y125        LDCE                                         r  vgaShow/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.174ns  (logic 0.532ns (45.302%)  route 0.642ns (54.698%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[0]
                         net (fo=1, routed)           0.441     0.415    uart/uartOut/getdata/P[0]
    SLICE_X12Y129        LUT5 (Prop_lut5_I4_O)        0.045     0.460 r  uart/uartOut/getdata/ram_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.201     0.662    vgaShow/D[0]
    SLICE_X28Y129        LDCE                                         r  vgaShow/ram_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.188ns  (logic 0.532ns (44.790%)  route 0.656ns (55.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[15]
                         net (fo=1, routed)           0.349     0.323    uart/uartOut/getdata/P[15]
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.045     0.368 r  uart/uartOut/getdata/ram_addr_reg[15]_i_1/O
                         net (fo=1, routed)           0.307     0.675    vgaShow/D[15]
    SLICE_X30Y122        LDCE                                         r  vgaShow/ram_addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.215ns  (logic 0.532ns (43.787%)  route 0.683ns (56.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[11]
                         net (fo=1, routed)           0.455     0.430    uart/uartOut/getdata/P[11]
    SLICE_X13Y127        LUT5 (Prop_lut5_I4_O)        0.045     0.475 r  uart/uartOut/getdata/ram_addr_reg[11]_i_1/O
                         net (fo=1, routed)           0.228     0.702    vgaShow/D[11]
    SLICE_X28Y127        LDCE                                         r  vgaShow/ram_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.532ns (43.063%)  route 0.703ns (56.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[13]
                         net (fo=1, routed)           0.379     0.353    uart/uartOut/getdata/P[13]
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.045     0.398 r  uart/uartOut/getdata/ram_addr_reg[13]_i_1/O
                         net (fo=1, routed)           0.325     0.723    vgaShow/D[13]
    SLICE_X32Y124        LDCE                                         r  vgaShow/ram_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgaShow/ram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vgaShow/ram_addr_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.256ns  (logic 0.532ns (42.365%)  route 0.724ns (57.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=26, routed)          0.651    -0.513    vgaShow/clk_out1
    DSP48_X0Y47          DSP48E1                                      r  vgaShow/ram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.487    -0.026 r  vgaShow/ram_addr0/P[16]
                         net (fo=1, routed)           0.417     0.392    uart/uartOut/getdata/P[16]
    SLICE_X12Y122        LUT5 (Prop_lut5_I4_O)        0.045     0.437 r  uart/uartOut/getdata/ram_addr_reg[16]_i_1/O
                         net (fo=1, routed)           0.307     0.743    vgaShow/D[16]
    SLICE_X30Y122        LDCE                                         r  vgaShow/ram_addr_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay            94 Endpoints
Min Delay            94 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.793ns  (logic 6.746ns (35.897%)  route 12.047ns (64.103%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.596     9.682    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.806 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.526    14.332    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    17.879 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.879    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.667ns  (logic 6.734ns (36.075%)  route 11.933ns (63.925%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.474     9.560    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.684 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.534    14.218    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    17.753 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.753    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.608ns  (logic 6.744ns (36.241%)  route 11.864ns (63.759%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.579     9.665    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.789 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.360    14.149    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    17.694 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.694    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.491ns  (logic 6.750ns (36.506%)  route 11.741ns (63.494%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.604     9.690    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.814 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.212    14.026    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.577 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.577    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.472ns  (logic 6.722ns (36.392%)  route 11.750ns (63.608%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.531     9.617    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.741 r  uart/uartIn/blue_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.294    14.035    blue_vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    17.558 r  blue_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.558    blue_vga[2]
    D7                                                                r  blue_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.439ns  (logic 6.745ns (36.582%)  route 11.694ns (63.418%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.275     9.361    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.485 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.493    13.979    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    17.525 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.525    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.419ns  (logic 6.747ns (36.633%)  route 11.671ns (63.367%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.593     9.679    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y91         LUT5 (Prop_lut5_I1_O)        0.124     9.803 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.153    13.956    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    17.504 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.504    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.409ns  (logic 6.751ns (36.670%)  route 11.658ns (63.330%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.529     9.615    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.739 r  uart/uartIn/blue_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.204    13.943    blue_vga_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    17.495 r  blue_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.495    blue_vga[3]
    D8                                                                r  blue_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.394ns  (logic 6.745ns (36.672%)  route 11.649ns (63.328%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 r  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.326     9.412    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.536 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.397    13.933    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    17.480 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.480    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uartIn/image_res_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.144ns  (logic 6.751ns (37.205%)  route 11.394ns (62.795%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=3 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.626    -0.914    uart/uartIn/clk_out2
    SLICE_X30Y102        FDRE                                         r  uart/uartIn/image_res_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.518    -0.396 f  uart/uartIn/image_res_reg[229]/Q
                         net (fo=4, routed)           1.368     0.972    uart/uartIn/image_res[229]
    SLICE_X28Y111        LUT1 (Prop_lut1_I0_O)        0.124     1.096 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2363/O
                         net (fo=1, routed)           0.000     1.096    uart/uartIn/red_vga_OBUF[3]_inst_i_2363_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.646 r  uart/uartIn/red_vga_OBUF[3]_inst_i_2218/CO[3]
                         net (fo=1, routed)           0.000     1.646    uart/uartIn/red_vga_OBUF[3]_inst_i_2218_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.760 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1784/CO[3]
                         net (fo=1, routed)           0.000     1.760    uart/uartIn/red_vga_OBUF[3]_inst_i_1784_n_0
    SLICE_X28Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.094 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1267/O[1]
                         net (fo=2, routed)           0.979     3.072    uart_n_438
    SLICE_X31Y113        LUT4 (Prop_lut4_I0_O)        0.303     3.375 r  red_vga_OBUF[3]_inst_i_1266/O
                         net (fo=1, routed)           0.000     3.375    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_1[0]
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.907 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750/CO[3]
                         net (fo=1, routed)           0.000     3.907    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_750_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.021 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357/CO[3]
                         net (fo=1, routed)           0.000     4.021    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_357_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.135 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_143/CO[3]
                         net (fo=1, routed)           1.376     5.512    vgaShow/vgaPos/res_num522_in
    SLICE_X31Y103        LUT4 (Prop_lut4_I2_O)        0.124     5.636 f  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33/O
                         net (fo=1, routed)           1.072     6.708    vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_33_n_0
    SLICE_X33Y105        LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  vgaShow/vgaPos/red_vga_OBUF[3]_inst_i_9/O
                         net (fo=1, routed)           1.130     7.962    uart/uartIn/green_vga_OBUF[0]_inst_i_1_1
    SLICE_X47Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.086 f  uart/uartIn/red_vga_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.476     9.562    uart/uartIn/red_vga_OBUF[3]_inst_i_3_n_0
    SLICE_X55Y92         LUT5 (Prop_lut5_I1_O)        0.124     9.686 r  uart/uartIn/red_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.992    13.679    red_vga_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    17.230 r  red_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.230    red_vga[3]
    A4                                                                r  red_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getImage/image_pause_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.009ns  (logic 0.467ns (46.274%)  route 0.542ns (53.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.367    -1.141 f  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          0.542    -0.599    uart/image_state[1]
    SLICE_X50Y92         LUT6 (Prop_lut6_I1_O)        0.100    -0.499 r  uart/image_pause_i_1/O
                         net (fo=1, routed)           0.000    -0.499    getImage/image_pause_reg_0
    SLICE_X50Y92         FDRE                                         r  getImage/image_pause_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/image_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            getImage/get_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.011ns  (logic 0.467ns (46.182%)  route 0.544ns (53.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  uart/image_state_reg[1]/Q
                         net (fo=41, routed)          0.544    -0.597    uart/image_state[1]
    SLICE_X50Y92         LUT6 (Prop_lut6_I3_O)        0.100    -0.497 r  uart/get_ready_i_1/O
                         net (fo=1, routed)           0.000    -0.497    getImage/get_ready_reg_0
    SLICE_X50Y92         FDRE                                         r  getImage/get_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/image_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaShow/ram_addr_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.196ns  (logic 0.186ns (15.553%)  route 1.010ns (84.447%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  uart/image_state_reg[2]/Q
                         net (fo=58, routed)          0.824     0.366    uart/uartOut/getdata/row_pos_reg[0]_0
    SLICE_X12Y120        LUT5 (Prop_lut5_I3_O)        0.045     0.411 r  uart/uartOut/getdata/ram_addr_reg[17]_i_1/O
                         net (fo=1, routed)           0.186     0.597    vgaShow/D[17]
    SLICE_X30Y120        LDCE                                         r  vgaShow/ram_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/col_pos_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.232ns  (logic 0.141ns (11.447%)  route 1.091ns (88.553%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.091     0.632    uart/uartOut/getdata/AR[0]
    SLICE_X12Y135        FDCE                                         f  uart/uartOut/getdata/col_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/uart_out_rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/uartOut/getdata/row_pos_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.270ns  (logic 0.141ns (11.099%)  route 1.129ns (88.901%))
  Logic Levels:           0  
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.565    -0.599    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDPE (Prop_fdpe_C_Q)         0.141    -0.458 f  uart/uart_out_rst_reg/Q
                         net (fo=65, routed)          1.129     0.671    uart/uartOut/getdata/AR[0]
    SLICE_X15Y136        FDCE                                         f  uart/uartOut/getdata/row_pos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.336ns  (logic 3.618ns (43.401%)  route 4.718ns (56.599%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    15.645 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    17.364    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 f  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          2.999    20.459    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    23.981 f  xclk_OBUF_inst/O
                         net (fo=0)                   0.000    23.981    xclk
    F16                                                               f  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/data_temp_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.658ns  (logic 4.118ns (53.774%)  route 3.540ns (46.226%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.809    -0.731    camera/sender/clk_out3
    SLICE_X9Y164         FDSE                                         r  camera/sender/data_temp_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y164         FDSE (Prop_fdse_C_Q)         0.419    -0.312 r  camera/sender/data_temp_reg[31]/Q
                         net (fo=1, routed)           3.540     3.228    sio_d_OBUF
    H14                  OBUFT (Prop_obuft_I_O)       3.699     6.927 r  sio_d_OBUFT_inst/O
                         net (fo=0)                   0.000     6.927    sio_d
    H14                                                               r  sio_d (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 3.982ns (64.882%)  route 2.155ns (35.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.708    -0.832    camera/sender/clk_out3
    SLICE_X3Y141         FDRE                                         r  camera/sender/sio_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.456    -0.376 r  camera/sender/sio_c_reg/Q
                         net (fo=1, routed)           2.155     1.779    sio_c_OBUF
    H16                  OBUF (Prop_obuf_I_O)         3.526     5.305 r  sio_c_OBUF_inst/O
                         net (fo=0)                   0.000     5.305    sio_c
    H16                                                               r  sio_c (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.490ns  (logic 1.249ns (50.152%)  route 1.241ns (49.848%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.742    -0.421    xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     0.802 r  xclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.802    xclk
    F16                                                               r  xclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_d_send_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 0.965ns (51.492%)  route 0.909ns (48.508%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X0Y141         FDRE                                         r  camera/sender/sio_d_send_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/sio_d_send_reg/Q
                         net (fo=2, routed)           0.909     0.483    sio_d_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.307 r  sio_d_OBUFT_inst/O
                         net (fo=0)                   0.000     1.307    sio_d
    H14                                                               r  sio_d (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 camera/sender/sio_c_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sio_c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.368ns (71.351%)  route 0.549ns (28.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.597    -0.567    camera/sender/clk_out3
    SLICE_X3Y141         FDRE                                         r  camera/sender/sio_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  camera/sender/sio_c_reg/Q
                         net (fo=1, routed)           0.549     0.123    sio_c_OBUF
    H16                  OBUF (Prop_obuf_I_O)         1.227     1.350 r  sio_c_OBUF_inst/O
                         net (fo=0)                   0.000     1.350    sio_c
    H16                                                               r  sio_c (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out4_clk_wiz_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.334ns  (logic 6.271ns (32.435%)  route 13.063ns (67.565%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.562     7.066    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.318     7.384 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.730     8.113    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.328     8.441 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     9.112    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.236 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.982    10.217    uart/uartIn/red_vga[0]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124    10.341 r  uart/uartIn/blue_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.526    14.867    blue_vga_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    18.414 r  blue_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.414    blue_vga[0]
    B7                                                                r  blue_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.926ns  (logic 5.952ns (31.451%)  route 12.973ns (68.549%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.223     9.010    bluetooth/green_vga_OBUF[1]_inst_i_1_1
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.134 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           1.046    10.180    uart/uartIn/red_vga[1]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124    10.304 r  uart/uartIn/red_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.153    14.457    red_vga_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    18.005 r  red_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.005    red_vga[1]
    B4                                                                r  red_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.861ns  (logic 6.262ns (33.202%)  route 12.599ns (66.798%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.562     7.066    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.318     7.384 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.730     8.113    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.328     8.441 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     9.112    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.236 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.633     9.868    uart/uartIn/red_vga[0]
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.992 r  uart/uartIn/green_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.410    14.403    green_vga_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    17.941 r  green_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.941    green_vga[0]
    C6                                                                r  green_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.452ns  (logic 6.278ns (34.022%)  route 12.174ns (65.978%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.562     7.066    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.318     7.384 r  red_vga_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.730     8.113    red_vga_OBUF[1]_inst_i_3_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I0_O)        0.328     8.441 r  red_vga_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.670     9.112    bluetooth/green_vga_OBUF[0]_inst_i_1
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.236 f  bluetooth/red_vga_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.656     9.892    uart/uartIn/red_vga[0]
    SLICE_X56Y92         LUT5 (Prop_lut5_I4_O)        0.124    10.016 r  uart/uartIn/red_vga_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.963    13.978    red_vga_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    17.532 r  red_vga_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.532    red_vga[0]
    A3                                                                r  red_vga[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.411ns  (logic 5.949ns (32.310%)  route 12.463ns (67.690%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.223     9.010    bluetooth/green_vga_OBUF[1]_inst_i_1_1
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.134 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.329     9.463    uart/uartIn/red_vga[1]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.587 r  uart/uartIn/green_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.360    13.947    green_vga_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    17.491 r  green_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.491    green_vga[1]
    A5                                                                r  green_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.271ns  (logic 5.955ns (32.594%)  route 12.316ns (67.406%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           1.223     9.010    bluetooth/green_vga_OBUF[1]_inst_i_1_1
    SLICE_X55Y91         LUT6 (Prop_lut6_I2_O)        0.124     9.134 f  bluetooth/red_vga_OBUF[1]_inst_i_2/O
                         net (fo=3, routed)           0.330     9.464    uart/uartIn/red_vga[1]
    SLICE_X56Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.588 r  uart/uartIn/blue_vga_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.212    13.799    blue_vga_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    17.351 r  blue_vga_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.351    blue_vga[1]
    C7                                                                r  blue_vga[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.601ns  (logic 5.826ns (33.102%)  route 11.775ns (66.898%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.827     8.614    uart/uartIn/red_vga[2]
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.124     8.738 r  uart/uartIn/green_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.397    13.135    green_vga_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    16.681 r  green_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.681    green_vga[2]
    B6                                                                r  green_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blue_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.497ns  (logic 5.803ns (33.168%)  route 11.694ns (66.832%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.850     8.636    uart/uartIn/red_vga[2]
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.124     8.760 r  uart/uartIn/blue_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.294    13.054    blue_vga_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    16.577 r  blue_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.577    blue_vga[2]
    D7                                                                r  blue_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_vga[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.349ns  (logic 5.815ns (33.518%)  route 11.534ns (66.482%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.957     7.461    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I5_O)        0.326     7.787 f  red_vga_OBUF[2]_inst_i_2/O
                         net (fo=6, routed)           0.450     8.236    uart/uartIn/red_vga[2]
    SLICE_X55Y92         LUT5 (Prop_lut5_I4_O)        0.124     8.360 r  uart/uartIn/red_vga_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.534    12.894    red_vga_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    16.429 r  red_vga_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.429    red_vga[2]
    C5                                                                r  red_vga[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            green_vga[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.348ns  (logic 5.826ns (33.586%)  route 11.521ns (66.414%))
  Logic Levels:           10  (LUT3=1 LUT5=3 LUT6=2 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.070    -4.355 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.719    -2.636    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.620    -0.920    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X37Y112        FDRE                                         r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=171, routed)         2.427     1.963    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X30Y73         LUT6 (Prop_lut6_I2_O)        0.124     2.087 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     2.087    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_22_n_0
    SLICE_X30Y73         MUXF7 (Prop_muxf7_I1_O)      0.214     2.301 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     2.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_10_n_0
    SLICE_X30Y73         MUXF8 (Prop_muxf8_I1_O)      0.088     2.389 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.340     3.729    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_3_n_0
    SLICE_X40Y89         LUT6 (Prop_lut6_I0_O)        0.319     4.048 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.048    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X40Y89         MUXF7 (Prop_muxf7_I0_O)      0.212     4.260 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=4, routed)           0.505     4.764    uart/uartOut/doutb[6]
    SLICE_X41Y89         LUT3 (Prop_lut3_I2_O)        0.299     5.063 r  uart/uartOut/red_vga_OBUF[3]_inst_i_41/O
                         net (fo=7, routed)           1.322     6.386    uart_n_611
    SLICE_X52Y90         LUT5 (Prop_lut5_I0_O)        0.118     6.504 r  red_vga_OBUF[3]_inst_i_12/O
                         net (fo=3, routed)           0.562     7.066    red_vga_OBUF[3]_inst_i_12_n_0
    SLICE_X54Y91         LUT5 (Prop_lut5_I4_O)        0.326     7.392 f  red_vga_OBUF[3]_inst_i_4/O
                         net (fo=5, routed)           0.872     8.264    uart/uartIn/red_vga[3]_0
    SLICE_X54Y92         LUT5 (Prop_lut5_I4_O)        0.124     8.388 r  uart/uartIn/green_vga_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.493    12.881    green_vga_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    16.428 r  green_vga_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.428    green_vga[3]
    A6                                                                r  green_vga[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.664ns  (logic 1.377ns (82.801%)  route 0.286ns (17.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.598    -0.566    display7/clk_out4
    SLICE_X0Y103         FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  display7/dis_pos_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.286    -0.139    lopt
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.097 r  dis_pos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.097    dis_pos[1]
    J18                                                               r  dis_pos[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.392ns (82.947%)  route 0.286ns (17.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.599    -0.565    display7/clk_out4
    SLICE_X0Y83          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  display7/dis_pos_reg[7]_lopt_replica_4/Q
                         net (fo=1, routed)           0.286    -0.138    lopt_3
    P14                  OBUF (Prop_obuf_I_O)         1.251     1.113 r  dis_pos_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.113    dis_pos[4]
    P14                                                               r  dis_pos[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.358ns (80.534%)  route 0.328ns (19.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.598    -0.566    display7/clk_out4
    SLICE_X6Y100         FDRE                                         r  display7/oData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.164    -0.402 r  display7/oData_reg[2]/Q
                         net (fo=1, routed)           0.328    -0.074    display_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.120 r  display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.120    display[2]
    K16                                                               r  display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.681ns  (logic 1.395ns (82.981%)  route 0.286ns (17.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.604    -0.560    display7/clk_out4
    SLICE_X0Y53          FDRE                                         r  display7/dis_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display7/dis_pos_reg[7]/Q
                         net (fo=1, routed)           0.286    -0.133    dis_pos_OBUF[1]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.121 r  dis_pos_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.121    dis_pos[7]
    U13                                                               r  dis_pos[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.393ns (81.181%)  route 0.323ns (18.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.594    -0.570    display7/clk_out4
    SLICE_X0Y71          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  display7/dis_pos_reg[7]_lopt_replica_5/Q
                         net (fo=1, routed)           0.323    -0.106    lopt_4
    T14                  OBUF (Prop_obuf_I_O)         1.252     1.146 r  dis_pos_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.146    dis_pos[5]
    T14                                                               r  dis_pos[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.717ns  (logic 1.394ns (81.186%)  route 0.323ns (18.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.596    -0.568    display7/clk_out4
    SLICE_X0Y111         FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  display7/dis_pos_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           0.323    -0.104    lopt_2
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.149 r  dis_pos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.149    dis_pos[3]
    J14                                                               r  dis_pos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.416ns (80.448%)  route 0.344ns (19.552%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.604    -0.560    display7/clk_out4
    SLICE_X0Y53          FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  display7/dis_pos_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           0.344    -0.075    lopt_1
    T9                   OBUF (Prop_obuf_I_O)         1.275     1.200 r  dis_pos_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.200    dis_pos[2]
    T9                                                                r  dis_pos[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.439ns (70.529%)  route 0.601ns (29.471%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.576    -0.588    display7/clk_out4
    SLICE_X12Y97         FDRE                                         r  display7/oData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.440 r  display7/oData_reg[6]/Q
                         net (fo=1, routed)           0.601     0.161    display_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     1.452 r  display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.452    display[6]
    L18                                                               r  display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/dis_pos_reg[7]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dis_pos[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.383ns (66.050%)  route 0.711ns (33.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.562    -0.602    display7/clk_out4
    SLICE_X70Y103        FDRE                                         r  display7/dis_pos_reg[7]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.438 r  display7/dis_pos_reg[7]_lopt_replica_6/Q
                         net (fo=1, routed)           0.711     0.272    lopt_5
    K2                   OBUF (Prop_obuf_I_O)         1.219     1.491 r  dis_pos_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.491    dis_pos[6]
    K2                                                                r  dis_pos[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display7/oData_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.436ns (64.805%)  route 0.780ns (35.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.379    -1.689 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.499    -1.190    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.572    -0.592    display7/clk_out4
    SLICE_X12Y87         FDRE                                         r  display7/oData_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y87         FDRE (Prop_fdre_C_Q)         0.148    -0.444 r  display7/oData_reg[4]/Q
                         net (fo=1, routed)           0.780     0.336    display_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.288     1.624 r  display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.624    display[4]
    P15                                                               r  display[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.175ns  (logic 4.987ns (44.627%)  route 6.188ns (55.373%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[6]
                         net (fo=2, routed)           1.363     6.885    uart/uartOut/getdata/uart_addr[6]
    SLICE_X12Y131        LUT4 (Prop_lut4_I3_O)        0.124     7.009 f  uart/uartOut/getdata/image_state[2]_i_9/O
                         net (fo=1, routed)           0.452     7.461    uart/uartOut/getdata/image_state[2]_i_9_n_0
    SLICE_X12Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.585 f  uart/uartOut/getdata/image_state[2]_i_7/O
                         net (fo=1, routed)           0.950     8.535    uart/uartOut/getdata/image_state[2]_i_7_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124     8.659 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.392    11.051    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.175 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.175    uart/image_state[0]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.053ns  (logic 4.987ns (45.117%)  route 6.066ns (54.883%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[6]
                         net (fo=2, routed)           1.363     6.885    uart/uartOut/getdata/uart_addr[6]
    SLICE_X12Y131        LUT4 (Prop_lut4_I3_O)        0.124     7.009 f  uart/uartOut/getdata/image_state[2]_i_9/O
                         net (fo=1, routed)           0.452     7.461    uart/uartOut/getdata/image_state[2]_i_9_n_0
    SLICE_X12Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.585 f  uart/uartOut/getdata/image_state[2]_i_7/O
                         net (fo=1, routed)           0.950     8.535    uart/uartOut/getdata/image_state[2]_i_7_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124     8.659 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.271    10.929    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.053 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.053    uart/image_state[2]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/C

Slack:                    inf
  Source:                 uart/uartOut/getdata/row_pos_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.048ns  (logic 4.987ns (45.137%)  route 6.061ns (54.863%))
  Logic Levels:           6  (DSP48E1=1 FDCE=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDCE                         0.000     0.000 r  uart/uartOut/getdata/row_pos_reg[4]/C
    SLICE_X12Y136        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  uart/uartOut/getdata/row_pos_reg[4]/Q
                         net (fo=3, routed)           1.031     1.509    uart/uartOut/getdata/row_pos__0[4]
    DSP48_X0Y54          DSP48E1 (Prop_dsp48e1_A[4]_P[6])
                                                      4.013     5.522 r  uart/uartOut/getdata/ram_addr0/P[6]
                         net (fo=2, routed)           1.363     6.885    uart/uartOut/getdata/uart_addr[6]
    SLICE_X12Y131        LUT4 (Prop_lut4_I3_O)        0.124     7.009 f  uart/uartOut/getdata/image_state[2]_i_9/O
                         net (fo=1, routed)           0.452     7.461    uart/uartOut/getdata/image_state[2]_i_9_n_0
    SLICE_X12Y131        LUT5 (Prop_lut5_I4_O)        0.124     7.585 f  uart/uartOut/getdata/image_state[2]_i_7/O
                         net (fo=1, routed)           0.950     8.535    uart/uartOut/getdata/image_state[2]_i_7_n_0
    SLICE_X12Y127        LUT6 (Prop_lut6_I4_O)        0.124     8.659 r  uart/uartOut/getdata/image_state[2]_i_5/O
                         net (fo=3, routed)           2.266    10.924    uart/uartOut_n_35
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124    11.048 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.048    uart/image_state[1]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.512    -1.508    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/begin_bps_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.069ns  (logic 1.602ns (22.656%)  route 5.468ns (77.344%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=117, routed)         5.468     6.945    bluetooth/rst_IBUF
    SLICE_X70Y87         LUT6 (Prop_lut6_I5_O)        0.124     7.069 r  bluetooth/begin_bps_cnt_i_1/O
                         net (fo=1, routed)           0.000     7.069    bluetooth/begin_bps_cnt_i_1_n_0
    SLICE_X70Y87         FDRE                                         r  bluetooth/begin_bps_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X70Y87         FDRE                                         r  bluetooth/begin_bps_cnt_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/first_two_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.602ns (22.688%)  route 5.458ns (77.312%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.458     6.935    bluetooth/rst_IBUF
    SLICE_X70Y87         LUT2 (Prop_lut2_I1_O)        0.124     7.059 r  bluetooth/first_two[1]_i_1/O
                         net (fo=1, routed)           0.000     7.059    bluetooth/first_two[1]_i_1_n_0
    SLICE_X70Y87         FDRE                                         r  bluetooth/first_two_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X70Y87         FDRE                                         r  bluetooth/first_two_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.478ns (22.837%)  route 4.993ns (77.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.993     6.470    bluetooth/rst_IBUF
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.478ns (22.837%)  route 4.993ns (77.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.993     6.470    bluetooth/rst_IBUF
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.478ns (22.837%)  route 4.993ns (77.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.993     6.470    bluetooth/rst_IBUF
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.470ns  (logic 1.478ns (22.837%)  route 4.993ns (77.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.993     6.470    bluetooth/rst_IBUF
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X67Y87         FDRE                                         r  bluetooth/cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bluetooth/bps_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.330ns  (logic 1.478ns (23.344%)  route 4.852ns (76.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.512ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         4.852     6.330    bluetooth/rst_IBUF
    SLICE_X68Y87         FDRE                                         r  bluetooth/bps_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         1.508    -1.512    bluetooth/clk_out2
    SLICE_X68Y87         FDRE                                         r  bluetooth/bps_cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.323ns (48.788%)  route 0.339ns (51.212%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.258     0.425    uart/image_pause
    SLICE_X49Y92         LUT5 (Prop_lut5_I3_O)        0.044     0.469 r  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.081     0.550    uart/image_state[2]_i_6_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.112     0.662 r  uart/image_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.662    uart/image_state[0]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[0]/C

Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.323ns (43.179%)  route 0.425ns (56.821%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.167     0.167 f  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.258     0.425    uart/image_pause
    SLICE_X49Y92         LUT5 (Prop_lut5_I3_O)        0.044     0.469 f  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.167     0.636    uart/image_state[2]_i_6_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.112     0.748 r  uart/image_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.748    uart/image_state[1]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[1]/C

Slack:                    inf
  Source:                 getImage/image_pause_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/image_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.323ns (43.179%)  route 0.425ns (56.821%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE                         0.000     0.000 r  getImage/image_pause_reg/C
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.167     0.167 r  getImage/image_pause_reg/Q
                         net (fo=2, routed)           0.258     0.425    uart/image_pause
    SLICE_X49Y92         LUT5 (Prop_lut5_I3_O)        0.044     0.469 r  uart/image_state[2]_i_6/O
                         net (fo=3, routed)           0.167     0.636    uart/image_state[2]_i_6_n_0
    SLICE_X49Y92         LUT6 (Prop_lut6_I4_O)        0.112     0.748 r  uart/image_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.748    uart/image_state[2]_i_1_n_0
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X49Y92         FDCE                                         r  uart/image_state_reg[2]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.252ns  (logic 0.255ns (20.381%)  route 0.997ns (79.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           0.997     1.252    bluetooth/D[0]
    SLICE_X70Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X70Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[1]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/first_two_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.255ns (19.463%)  route 1.056ns (80.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.056     1.311    bluetooth/D[0]
    SLICE_X70Y88         FDSE                                         r  bluetooth/first_two_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.838    -0.835    bluetooth/clk_out2
    SLICE_X70Y88         FDSE                                         r  bluetooth/first_two_reg[0]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.313ns  (logic 0.255ns (19.434%)  route 1.058ns (80.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.058     1.313    bluetooth/D[0]
    SLICE_X66Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X66Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[0]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.364ns  (logic 0.255ns (18.707%)  route 1.109ns (81.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.109     1.364    bluetooth/D[0]
    SLICE_X67Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X67Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[3]/C

Slack:                    inf
  Source:                 bluetooth_in
                            (input port)
  Destination:            bluetooth/bluetooth_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.255ns (18.600%)  route 1.116ns (81.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G6                                                0.000     0.000 r  bluetooth_in (IN)
                         net (fo=0)                   0.000     0.000    bluetooth_in
    G6                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  bluetooth_in_IBUF_inst/O
                         net (fo=5, routed)           1.116     1.372    bluetooth/D[0]
    SLICE_X68Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.839    -0.834    bluetooth/clk_out2
    SLICE_X68Y90         FDRE                                         r  bluetooth/bluetooth_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart/uart_in_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.472ns  (logic 0.245ns (16.672%)  route 1.227ns (83.328%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.227     1.472    uart/rst_IBUF
    SLICE_X47Y93         FDPE                                         f  uart/uart_in_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.837    -0.836    uart/clk_out2
    SLICE_X47Y93         FDPE                                         r  uart/uart_in_rst_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart/uart_out_rst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.625ns  (logic 0.245ns (15.101%)  route 1.380ns (84.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.380     1.625    uart/rst_IBUF
    SLICE_X49Y91         FDPE                                         f  uart/uart_out_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=504, routed)         0.836    -0.837    uart/clk_out2
    SLICE_X49Y91         FDPE                                         r  uart/uart_out_rst_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/sio_d_send_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.726ns (25.026%)  route 5.170ns (74.974%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  rst_IBUF_inst/O
                         net (fo=117, routed)         4.204     5.682    camera/sender/rst_IBUF
    SLICE_X4Y142         LUT5 (Prop_lut5_I1_O)        0.124     5.806 r  camera/sender/sio_d_send_i_4/O
                         net (fo=1, routed)           0.965     6.771    camera/sender/sio_d_send2_out
    SLICE_X0Y141         LUT5 (Prop_lut5_I3_O)        0.124     6.895 r  camera/sender/sio_d_send_i_2/O
                         net (fo=1, routed)           0.000     6.895    camera/sender/sio_d_send_i_1_n_0
    SLICE_X0Y141         FDRE                                         r  camera/sender/sio_d_send_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.588    -1.433    camera/sender/clk_out3
    SLICE_X0Y141         FDRE                                         r  camera/sender/sio_d_send_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.478ns (22.244%)  route 5.165ns (77.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.165     6.643    camera/init/rst_IBUF
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.681    -1.339    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.478ns (22.244%)  route 5.165ns (77.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.165     6.643    camera/init/rst_IBUF
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.681    -1.339    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.478ns (22.244%)  route 5.165ns (77.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.165     6.643    camera/init/rst_IBUF
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.681    -1.339    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.478ns (22.244%)  route 5.165ns (77.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.165     6.643    camera/init/rst_IBUF
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.681    -1.339    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.478ns (22.244%)  route 5.165ns (77.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.165     6.643    camera/init/rst_IBUF
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.681    -1.339    camera/init/clk_out3
    SLICE_X10Y164        FDRE                                         r  camera/init/count_reg_rep[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 1.478ns (22.781%)  route 5.008ns (77.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.008     6.486    camera/init/rst_IBUF
    SLICE_X9Y163         FDRE                                         r  camera/init/count_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.680    -1.340    camera/init/clk_out3
    SLICE_X9Y163         FDRE                                         r  camera/init/count_reg_rep[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 1.478ns (22.781%)  route 5.008ns (77.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.008     6.486    camera/init/rst_IBUF
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.680    -1.340    camera/init/clk_out3
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 1.478ns (22.781%)  route 5.008ns (77.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.008     6.486    camera/init/rst_IBUF
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.680    -1.340    camera/init/clk_out3
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/init/count_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.486ns  (logic 1.478ns (22.781%)  route 5.008ns (77.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  rst_IBUF_inst/O
                         net (fo=117, routed)         5.008     6.486    camera/init/rst_IBUF
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          1.680    -1.340    camera/init/clk_out3
    SLICE_X8Y163         FDRE                                         r  camera/init/count_reg_rep[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/now_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.245ns (15.697%)  route 1.318ns (84.303%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=117, routed)         1.318     1.564    camera/sender/rst_IBUF
    SLICE_X5Y142         FDRE                                         r  camera/sender/now_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.866    -0.806    camera/sender/clk_out3
    SLICE_X5Y142         FDRE                                         r  camera/sender/now_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/wait_time_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=117, routed)         1.322     1.568    camera/sender/rst_IBUF
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.867    -0.805    camera/sender/clk_out3
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/wait_time_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=117, routed)         1.322     1.568    camera/sender/rst_IBUF
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.867    -0.805    camera/sender/clk_out3
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/wait_time_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=117, routed)         1.322     1.568    camera/sender/rst_IBUF
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.867    -0.805    camera/sender/clk_out3
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/wait_time_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.245ns (15.655%)  route 1.322ns (84.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rst_IBUF_inst/O
                         net (fo=117, routed)         1.322     1.568    camera/sender/rst_IBUF
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.867    -0.805    camera/sender/clk_out3
    SLICE_X4Y143         FDRE                                         r  camera/sender/wait_time_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.290ns (18.080%)  route 1.316ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.185     1.430    camera/sender/rst_IBUF
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.475 r  camera/sender/change_time[8]_i_2/O
                         net (fo=9, routed)           0.131     1.606    camera/sender/change_time_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.290ns (18.080%)  route 1.316ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.185     1.430    camera/sender/rst_IBUF
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.475 r  camera/sender/change_time[8]_i_2/O
                         net (fo=9, routed)           0.131     1.606    camera/sender/change_time_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.290ns (18.080%)  route 1.316ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.185     1.430    camera/sender/rst_IBUF
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.475 r  camera/sender/change_time[8]_i_2/O
                         net (fo=9, routed)           0.131     1.606    camera/sender/change_time_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.290ns (18.080%)  route 1.316ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.185     1.430    camera/sender/rst_IBUF
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.475 r  camera/sender/change_time[8]_i_2/O
                         net (fo=9, routed)           0.131     1.606    camera/sender/change_time_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            camera/sender/change_time_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.290ns (18.080%)  route 1.316ns (81.920%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rst_IBUF_inst/O
                         net (fo=117, routed)         1.185     1.430    camera/sender/rst_IBUF
    SLICE_X1Y142         LUT4 (Prop_lut4_I3_O)        0.045     1.475 r  camera/sender/change_time[8]_i_2/O
                         net (fo=9, routed)           0.131     1.606    camera/sender/change_time_0
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout3_buf/O
                         net (fo=80, routed)          0.870    -0.803    camera/sender/clk_out3
    SLICE_X1Y141         FDRE                                         r  camera/sender/change_time_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out4_clk_wiz_0

Max Delay          3756 Endpoints
Min Delay          3756 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/write_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.041ns  (logic 0.478ns (2.805%)  route 16.563ns (97.195%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  getImage/write_ready_reg/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  getImage/write_ready_reg/Q
                         net (fo=209, routed)        16.563    17.041    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.726    -1.294    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/write_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        17.034ns  (logic 0.478ns (2.806%)  route 16.556ns (97.194%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  getImage/write_ready_reg/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  getImage/write_ready_reg/Q
                         net (fo=209, routed)        16.556    17.034    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.723    -1.297    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/write_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.683ns  (logic 0.478ns (2.865%)  route 16.205ns (97.135%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  getImage/write_ready_reg/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  getImage/write_ready_reg/Q
                         net (fo=209, routed)        16.205    16.683    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.717    -1.303    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vgaShow/ram_addr_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.513ns  (logic 0.873ns (5.287%)  route 15.640ns (94.713%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        LDCE                         0.000     0.000 r  vgaShow/ram_addr_reg[18]/G
    SLICE_X30Y125        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vgaShow/ram_addr_reg[18]/Q
                         net (fo=86, routed)          9.132     9.757    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X62Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.881 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          4.407    14.289    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X32Y42         LUT4 (Prop_lut4_I0_O)        0.124    14.413 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           2.100    16.513    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.734    -1.286    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[81].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vgaShow/ram_addr_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.487ns  (logic 0.899ns (5.453%)  route 15.588ns (94.547%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        LDCE                         0.000     0.000 r  vgaShow/ram_addr_reg[18]/G
    SLICE_X30Y125        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vgaShow/ram_addr_reg[18]/Q
                         net (fo=86, routed)          9.132     9.757    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X62Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.881 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          5.006    14.887    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.150    15.037 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__32/O
                         net (fo=1, routed)           1.449    16.487    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.731    -1.289    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 getImage/write_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.464ns  (logic 0.478ns (2.903%)  route 15.986ns (97.097%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  getImage/write_ready_reg/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  getImage/write_ready_reg/Q
                         net (fo=209, routed)        15.986    16.464    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y4          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.711    -1.309    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[86].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 vgaShow/ram_addr_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.267ns  (logic 0.873ns (5.367%)  route 15.394ns (94.633%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        LDCE                         0.000     0.000 r  vgaShow/ram_addr_reg[18]/G
    SLICE_X30Y125        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vgaShow/ram_addr_reg[18]/Q
                         net (fo=86, routed)          9.132     9.757    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X62Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.881 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          4.866    14.747    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X32Y24         LUT4 (Prop_lut4_I0_O)        0.124    14.871 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__17/O
                         net (fo=1, routed)           1.395    16.267    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.727    -1.293    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[83].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vgaShow/ram_addr_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.199ns  (logic 0.899ns (5.550%)  route 15.300ns (94.450%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        LDCE                         0.000     0.000 r  vgaShow/ram_addr_reg[18]/G
    SLICE_X30Y125        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vgaShow/ram_addr_reg[18]/Q
                         net (fo=86, routed)          9.132     9.757    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X62Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.881 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          4.866    14.747    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.150    14.897 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__36/O
                         net (fo=1, routed)           1.301    16.199    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/enb_array[67]
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.724    -1.296    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[84].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 vgaShow/ram_addr_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.138ns  (logic 0.873ns (5.410%)  route 15.265ns (94.590%))
  Logic Levels:           3  (LDCE=1 LUT4=2)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y125        LDCE                         0.000     0.000 r  vgaShow/ram_addr_reg[18]/G
    SLICE_X30Y125        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  vgaShow/ram_addr_reg[18]/Q
                         net (fo=86, routed)          9.132     9.757    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X62Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.881 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__38/O
                         net (fo=11, routed)          5.006    14.887    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    SLICE_X32Y23         LUT4 (Prop_lut4_I3_O)        0.124    15.011 r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__33/O
                         net (fo=1, routed)           1.126    16.138    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/enb_array[70]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.719    -1.301    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 getImage/write_ready_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.740ns  (logic 0.478ns (3.037%)  route 15.262ns (96.963%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE                         0.000     0.000 r  getImage/write_ready_reg/C
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  getImage/write_ready_reg/Q
                         net (fo=209, routed)        15.262    15.740    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.324    -4.751 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.639    -3.112    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         1.717    -1.303    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[87].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 getImage/data_out_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.576%)  route 0.122ns (46.424%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE                         0.000     0.000 r  getImage/data_out_reg[9]/C
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[9]/Q
                         net (fo=75, routed)          0.122     0.263    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.910    -0.763    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.910%)  route 0.136ns (49.090%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/data_out_reg[7]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[7]/Q
                         net (fo=75, routed)          0.136     0.277    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.882    -0.791    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.652%)  route 0.137ns (49.348%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE                         0.000     0.000 r  getImage/data_out_reg[6]/C
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[6]/Q
                         net (fo=75, routed)          0.137     0.278    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y17         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.907    -0.766    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.066%)  route 0.172ns (54.934%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE                         0.000     0.000 r  getImage/data_out_reg[10]/C
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[10]/Q
                         net (fo=75, routed)          0.172     0.313    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.909    -0.764    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.066%)  route 0.172ns (54.934%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/data_out_reg[8]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[8]/Q
                         net (fo=75, routed)          0.172     0.313    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.596%)  route 0.198ns (58.404%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y95         FDRE                         0.000     0.000 r  getImage/data_out_reg[5]/C
    SLICE_X73Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[5]/Q
                         net (fo=75, routed)          0.198     0.339    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.910    -0.763    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[11]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[11]/Q
                         net (fo=104, routed)         0.220     0.361    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.835%)  route 0.222ns (61.165%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE                         0.000     0.000 r  getImage/data_out_reg[3]/C
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/data_out_reg[3]/Q
                         net (fo=75, routed)          0.222     0.363    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.882    -0.791    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.617%)  route 0.224ns (61.383%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[3]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[3]/Q
                         net (fo=104, routed)         0.224     0.365    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK

Slack:                    inf
  Source:                 getImage/now_addr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.617%)  route 0.224ns (61.383%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE                         0.000     0.000 r  getImage/now_addr_reg[5]/C
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  getImage/now_addr_reg[5]/Q
                         net (fo=104, routed)         0.224     0.365    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.163    -2.245 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.544    -1.702    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=910, routed)         0.881    -0.792    buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y18         RAMB36E1                                     r  buffer_mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK





