// Seed: 2943110902
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wor  id_2
);
  always
    case (1)
      default:
      if (1) begin : LABEL_0
        id_1 = 1;
      end
    endcase
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    input  wire  id_4,
    input  tri   id_5,
    output tri0  id_6,
    output tri   id_7,
    output tri   id_8,
    input  tri   id_9,
    input  wire  id_10,
    output uwire id_11
);
  module_0 modCall_1 (
      id_10,
      id_11,
      id_9
  );
endmodule
