Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  1 23:06:01 2025
| Host         : DESKTOP-9K3T8HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                Violations  
---------  --------  ---------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints  4           
TIMING-18  Warning   Missing input or output delay                              67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (22)
6. checking no_output_delay (41)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (41)
--------------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.944        0.000                      0                  891        0.140        0.000                      0                  891        3.750        0.000                       0                   329  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.944        0.000                      0                  891        0.140        0.000                      0                  891        3.750        0.000                       0                   329  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 player_mode/driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/read_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.074ns  (logic 2.304ns (32.569%)  route 4.770ns (67.431%))
  Logic Levels:           9  (LUT3=3 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.616     5.200    player_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  player_mode/driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.478     5.678 r  player_mode/driver/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.959     6.637    player_mode/driver/D_ctr_q[3]
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.321     6.958 f  player_mode/driver/D_ctr_q[6]_i_3/O
                         net (fo=2, routed)           0.407     7.365    player_mode/driver/D_ctr_q[6]_i_3_n_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348     7.713 f  player_mode/driver/D_bit_ctr_q[4]_i_3/O
                         net (fo=7, routed)           0.439     8.152    player_mode/driver/D_bit_ctr_q[4]_i_3_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.276 r  player_mode/driver/mem_reg_0_127_0_0_i_32/O
                         net (fo=9, routed)           0.494     8.770    player_mode/driver/M_driver_next_pixel
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.894 r  player_mode/driver/mem_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.170     9.064    player_mode/driver/in9[4]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.188 r  player_mode/driver/mem_reg_0_127_0_0_i_40/O
                         net (fo=4, routed)           0.306     9.494    player_mode/driver/mem_reg_0_127_0_0_i_40_n_0
    SLICE_X61Y63         LUT3 (Prop_lut3_I2_O)        0.124     9.618 r  player_mode/driver/mem_reg_0_127_0_0_i_16/O
                         net (fo=8, routed)           1.309    10.928    player_mode/ram/ram/mem_reg_128_255_1_1/DPRA0
    SLICE_X60Y63         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    11.052 r  player_mode/ram/ram/mem_reg_128_255_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    11.052    player_mode/ram/ram/mem_reg_128_255_1_1/DPO1
    SLICE_X60Y63         MUXF7 (Prop_muxf7_I1_O)      0.214    11.266 r  player_mode/ram/ram/mem_reg_128_255_1_1/F7.DP/O
                         net (fo=1, routed)           0.685    11.951    player_mode/ram/ram/mem_reg_128_255_1_1_n_0
    SLICE_X61Y64         LUT3 (Prop_lut3_I0_O)        0.323    12.274 r  player_mode/ram/ram/read_data[1]_i_1/O
                         net (fo=1, routed)           0.000    12.274    player_mode/ram/ram/read_data0[1]
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/ram/read_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/ram/read_data_reg[1]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.075    15.219    player_mode/ram/ram/read_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.152ns  (required time - arrival time)
  Source:                 player_mode/driver/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/read_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 2.278ns (33.397%)  route 4.543ns (66.603%))
  Logic Levels:           9  (LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.616     5.200    player_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  player_mode/driver/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.478     5.678 r  player_mode/driver/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.959     6.637    player_mode/driver/D_ctr_q[3]
    SLICE_X60Y67         LUT5 (Prop_lut5_I3_O)        0.321     6.958 f  player_mode/driver/D_ctr_q[6]_i_3/O
                         net (fo=2, routed)           0.407     7.365    player_mode/driver/D_ctr_q[6]_i_3_n_0
    SLICE_X61Y67         LUT3 (Prop_lut3_I2_O)        0.348     7.713 f  player_mode/driver/D_bit_ctr_q[4]_i_3/O
                         net (fo=7, routed)           0.439     8.152    player_mode/driver/D_bit_ctr_q[4]_i_3_n_0
    SLICE_X59Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.276 r  player_mode/driver/mem_reg_0_127_0_0_i_32/O
                         net (fo=9, routed)           0.494     8.770    player_mode/driver/M_driver_next_pixel
    SLICE_X58Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.894 r  player_mode/driver/mem_reg_0_127_0_0_i_37/O
                         net (fo=2, routed)           0.170     9.064    player_mode/driver/in9[4]
    SLICE_X58Y63         LUT6 (Prop_lut6_I0_O)        0.124     9.188 r  player_mode/driver/mem_reg_0_127_0_0_i_40/O
                         net (fo=4, routed)           0.513     9.701    player_mode/driver/mem_reg_0_127_0_0_i_40_n_0
    SLICE_X59Y63         LUT5 (Prop_lut5_I4_O)        0.124     9.825 r  player_mode/driver/mem_reg_0_127_0_0_i_14/O
                         net (fo=8, routed)           0.843    10.668    player_mode/ram/ram/mem_reg_128_255_0_0/DPRA2
    SLICE_X60Y62         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124    10.792 r  player_mode/ram/ram/mem_reg_128_255_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000    10.792    player_mode/ram/ram/mem_reg_128_255_0_0/DPO1
    SLICE_X60Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    11.006 r  player_mode/ram/ram/mem_reg_128_255_0_0/F7.DP/O
                         net (fo=1, routed)           0.718    11.724    player_mode/ram/ram/mem_reg_128_255_0_0_n_0
    SLICE_X61Y64         LUT3 (Prop_lut3_I0_O)        0.297    12.021 r  player_mode/ram/ram/read_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.021    player_mode/ram/ram/read_data0[0]
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/ram/read_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/ram/read_data_reg[0]/C
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.029    15.173    player_mode/ram/ram/read_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.346ns (24.308%)  route 4.191ns (75.692%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.622     9.913    player_mode/ram/ram/waddr[7]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.150    10.063 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_2/O
                         net (fo=8, routed)           0.679    10.742    player_mode/ram/ram/mem_reg_0_127_1_1/WE
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/mem_reg_0_127_1_1/WCLK
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.409    player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_127_1_1/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.346ns (24.308%)  route 4.191ns (75.692%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.622     9.913    player_mode/ram/ram/waddr[7]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.150    10.063 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_2/O
                         net (fo=8, routed)           0.679    10.742    player_mode/ram/ram/mem_reg_0_127_1_1/WE
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/mem_reg_0_127_1_1/WCLK
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/DP.LOW/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.409    player_mode/ram/ram/mem_reg_0_127_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_127_1_1/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.346ns (24.308%)  route 4.191ns (75.692%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.622     9.913    player_mode/ram/ram/waddr[7]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.150    10.063 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_2/O
                         net (fo=8, routed)           0.679    10.742    player_mode/ram/ram/mem_reg_0_127_1_1/WE
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/mem_reg_0_127_1_1/WCLK
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/SP.HIGH/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.409    player_mode/ram/ram/mem_reg_0_127_1_1/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_0_127_1_1/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 1.346ns (24.308%)  route 4.191ns (75.692%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 f  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.622     9.913    player_mode/ram/ram/waddr[7]
    SLICE_X61Y61         LUT5 (Prop_lut5_I4_O)        0.150    10.063 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_2/O
                         net (fo=8, routed)           0.679    10.742    player_mode/ram/ram/mem_reg_0_127_1_1/WE
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.503    14.907    player_mode/ram/ram/mem_reg_0_127_1_1/WCLK
    SLICE_X60Y64         RAMD64E                                      r  player_mode/ram/ram/mem_reg_0_127_1_1/SP.LOW/CLK
                         clock pessimism              0.272    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X60Y64         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.735    14.409    player_mode/ram/ram/mem_reg_0_127_1_1/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_128_255_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.315ns (24.239%)  route 4.110ns (75.761%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.633     9.923    player_mode/ram/ram/waddr[7]
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.119    10.042 r  player_mode/ram/ram/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.588    10.630    player_mode/ram/ram/mem_reg_128_255_0_0/WE
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.504    14.908    player_mode/ram/ram/mem_reg_128_255_0_0/WCLK
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/DP.HIGH/CLK
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X60Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.404    player_mode/ram/ram/mem_reg_128_255_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_128_255_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.315ns (24.239%)  route 4.110ns (75.761%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.633     9.923    player_mode/ram/ram/waddr[7]
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.119    10.042 r  player_mode/ram/ram/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.588    10.630    player_mode/ram/ram/mem_reg_128_255_0_0/WE
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.504    14.908    player_mode/ram/ram/mem_reg_128_255_0_0/WCLK
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/DP.LOW/CLK
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X60Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.404    player_mode/ram/ram/mem_reg_128_255_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_128_255_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.315ns (24.239%)  route 4.110ns (75.761%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.633     9.923    player_mode/ram/ram/waddr[7]
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.119    10.042 r  player_mode/ram/ram/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.588    10.630    player_mode/ram/ram/mem_reg_128_255_0_0/WE
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.504    14.908    player_mode/ram/ram/mem_reg_128_255_0_0/WCLK
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/SP.HIGH/CLK
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X60Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.404    player_mode/ram/ram/mem_reg_128_255_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 player_mode/ram/D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/ram/mem_reg_128_255_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 1.315ns (24.239%)  route 4.110ns (75.761%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.621     5.205    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  player_mode/ram/D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.419     5.624 r  player_mode/ram/D_fsm_q_reg[3]/Q
                         net (fo=38, routed)          1.511     7.135    player_mode/ram/ram/D_update_ram_flag_q_reg[3]
    SLICE_X61Y59         LUT4 (Prop_lut4_I2_O)        0.327     7.462 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_49/O
                         net (fo=4, routed)           0.954     8.416    player_mode/ram/ram/mem_reg_0_127_0_0_i_49_n_0
    SLICE_X62Y61         LUT6 (Prop_lut6_I1_O)        0.326     8.742 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_45/O
                         net (fo=1, routed)           0.425     9.167    player_mode/ram/ram/mem_reg_0_127_0_0_i_45_n_0
    SLICE_X61Y60         LUT4 (Prop_lut4_I0_O)        0.124     9.291 r  player_mode/ram/ram/mem_reg_0_127_0_0_i_19/O
                         net (fo=2, routed)           0.633     9.923    player_mode/ram/ram/waddr[7]
    SLICE_X61Y62         LUT5 (Prop_lut5_I4_O)        0.119    10.042 r  player_mode/ram/ram/mem_reg_128_255_0_0_i_1/O
                         net (fo=8, routed)           0.588    10.630    player_mode/ram/ram/mem_reg_128_255_0_0/WE
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.504    14.908    player_mode/ram/ram/mem_reg_128_255_0_0/WCLK
    SLICE_X60Y62         RAMD64E                                      r  player_mode/ram/ram/mem_reg_128_255_0_0/SP.LOW/CLK
                         clock pessimism              0.272    15.180    
                         clock uncertainty           -0.035    15.145    
    SLICE_X60Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    14.404    player_mode/ram/ram/mem_reg_128_255_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  3.773    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 player_mode/ram/D_bullet_last_addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.591     1.535    player_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  player_mode/ram/D_bullet_last_addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  player_mode/ram/D_bullet_last_addr_q_reg[2]/Q
                         net (fo=1, routed)           0.087     1.763    player_mode/ram/D_bullet_last_addr_q[2]
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.808 r  player_mode/ram/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    player_mode/ram/p_1_in[2]
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.860     2.050    player_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.120     1.668    player_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 player_mode/driver/D_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/driver/D_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.293%)  route 0.114ns (37.707%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.585     1.529    player_mode/driver/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  player_mode/driver/D_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  player_mode/driver/D_bit_ctr_q_reg[3]/Q
                         net (fo=5, routed)           0.114     1.784    player_mode/driver/D_bit_ctr_q[3]
    SLICE_X60Y68         LUT5 (Prop_lut5_I1_O)        0.048     1.832 r  player_mode/driver/D_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    player_mode/driver/D_bit_ctr_q[4]_i_2_n_0
    SLICE_X60Y68         FDRE                                         r  player_mode/driver/D_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.853     2.042    player_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  player_mode/driver/D_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.131     1.673    player_mode/driver/D_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 player_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_bullet_last_addr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.579%)  route 0.127ns (47.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.592     1.536    player_mode/ram/clk_IBUF_BUFG
    SLICE_X63Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  player_mode/ram/D_bullet_writer_pointer_q_reg[5]/Q
                         net (fo=2, routed)           0.127     1.804    player_mode/ram/D_bullet_writer_pointer_q[5]
    SLICE_X61Y59         FDRE                                         r  player_mode/ram/D_bullet_last_addr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.860     2.050    player_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  player_mode/ram/D_bullet_last_addr_q_reg[5]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X61Y59         FDRE (Hold_fdre_C_D)         0.072     1.643    player_mode/ram/D_bullet_last_addr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 player_mode/D_bullet_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.591     1.535    player_mode/clk_IBUF_BUFG
    SLICE_X59Y59         FDRE                                         r  player_mode/D_bullet_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  player_mode/D_bullet_x_q_reg[3]/Q
                         net (fo=1, routed)           0.136     1.812    player_mode/ram/D_bullet_writer_pointer_q_reg[3]_0[3]
    SLICE_X60Y59         LUT4 (Prop_lut4_I3_O)        0.045     1.857 r  player_mode/ram/D_bullet_writer_pointer_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    player_mode/ram/p_1_in[3]
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.860     2.050    player_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121     1.672    player_mode/ram/D_bullet_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 player_mode/ram/D_bullet_last_addr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_bullet_writer_pointer_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.591     1.535    player_mode/ram/clk_IBUF_BUFG
    SLICE_X61Y59         FDRE                                         r  player_mode/ram/D_bullet_last_addr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  player_mode/ram/D_bullet_last_addr_q_reg[4]/Q
                         net (fo=1, routed)           0.138     1.814    player_mode/ram/D_bullet_last_addr_q[4]
    SLICE_X60Y59         LUT4 (Prop_lut4_I0_O)        0.045     1.859 r  player_mode/ram/D_bullet_writer_pointer_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.859    player_mode/ram/p_1_in[4]
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.860     2.050    player_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[4]/C
                         clock pessimism             -0.503     1.548    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121     1.669    player_mode/ram/D_bullet_writer_pointer_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 player_mode/forLoop_idx_0_850780918[1].movement_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/D_player_y_pos_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.438%)  route 0.138ns (42.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.590     1.534    player_mode/forLoop_idx_0_850780918[1].movement_button_edge/clk_IBUF_BUFG
    SLICE_X61Y60         FDRE                                         r  player_mode/forLoop_idx_0_850780918[1].movement_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  player_mode/forLoop_idx_0_850780918[1].movement_button_edge/D_last_q_reg/Q
                         net (fo=5, routed)           0.138     1.813    player_mode/forLoop_idx_0_534974027[1].movement_button/D_last_q
    SLICE_X62Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.858 r  player_mode/forLoop_idx_0_534974027[1].movement_button/D_player_y_pos_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.858    player_mode/forLoop_idx_0_534974027[1].movement_button_n_2
    SLICE_X62Y60         FDSE                                         r  player_mode/D_player_y_pos_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.861     2.051    player_mode/clk_IBUF_BUFG
    SLICE_X62Y60         FDSE                                         r  player_mode/D_player_y_pos_q_reg[1]/C
                         clock pessimism             -0.480     1.572    
    SLICE_X62Y60         FDSE (Hold_fdse_C_D)         0.092     1.664    player_mode/D_player_y_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 player_mode/D_update_ram_flag_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_update_flag_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.588     1.532    player_mode/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  player_mode/D_update_ram_flag_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  player_mode/D_update_ram_flag_q_reg/Q
                         net (fo=3, routed)           0.120     1.793    player_mode/ram/D_update_ram_flag_q
    SLICE_X58Y65         LUT6 (Prop_lut6_I1_O)        0.045     1.838 r  player_mode/ram/D_update_flag_q_i_1/O
                         net (fo=1, routed)           0.000     1.838    player_mode/ram/D_update_flag_q_i_1_n_0
    SLICE_X58Y65         FDRE                                         r  player_mode/ram/D_update_flag_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.855     2.045    player_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  player_mode/ram/D_update_flag_q_reg/C
                         clock pessimism             -0.501     1.545    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.091     1.636    player_mode/ram/D_update_flag_q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 player_mode/ram/D_bullet_written_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/ram/D_bullet_writer_pointer_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.922%)  route 0.165ns (47.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.590     1.534    player_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y60         FDRE                                         r  player_mode/ram/D_bullet_written_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  player_mode/ram/D_bullet_written_q_reg/Q
                         net (fo=12, routed)          0.165     1.840    player_mode/ram/D_bullet_written_q
    SLICE_X60Y59         LUT4 (Prop_lut4_I1_O)        0.045     1.885 r  player_mode/ram/D_bullet_writer_pointer_q[7]_i_2/O
                         net (fo=1, routed)           0.000     1.885    player_mode/ram/p_1_in[7]
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.860     2.050    player_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  player_mode/ram/D_bullet_writer_pointer_q_reg[7]/C
                         clock pessimism             -0.500     1.551    
    SLICE_X60Y59         FDRE (Hold_fdre_C_D)         0.121     1.672    player_mode/ram/D_bullet_writer_pointer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 player_mode/forLoop_idx_0_850780918[3].movement_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/D_player_x_pos_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.994%)  route 0.165ns (47.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.592     1.536    player_mode/forLoop_idx_0_850780918[3].movement_button_edge/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  player_mode/forLoop_idx_0_850780918[3].movement_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  player_mode/forLoop_idx_0_850780918[3].movement_button_edge/D_last_q_reg/Q
                         net (fo=5, routed)           0.165     1.842    player_mode/forLoop_idx_0_850780918[3].movement_button_edge/D_last_q
    SLICE_X64Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  player_mode/forLoop_idx_0_850780918[3].movement_button_edge/D_player_x_pos_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    player_mode/forLoop_idx_0_850780918[3].movement_button_edge_n_2
    SLICE_X64Y59         FDSE                                         r  player_mode/D_player_x_pos_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.862     2.052    player_mode/clk_IBUF_BUFG
    SLICE_X64Y59         FDSE                                         r  player_mode/D_player_x_pos_q_reg[1]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X64Y59         FDSE (Hold_fdse_C_D)         0.121     1.673    player_mode/D_player_x_pos_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 player_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            player_mode/driver/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.187ns (51.766%)  route 0.174ns (48.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.586     1.530    player_mode/driver/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  player_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  player_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.174     1.845    player_mode/driver/D_ctr_q[0]
    SLICE_X60Y67         LUT5 (Prop_lut5_I4_O)        0.046     1.891 r  player_mode/driver/D_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.891    player_mode/driver/D_ctr_q[3]_i_1_n_0
    SLICE_X60Y67         FDRE                                         r  player_mode/driver/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.854     2.043    player_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y67         FDRE                                         r  player_mode/driver/D_ctr_q_reg[3]/C
                         clock pessimism             -0.501     1.543    
    SLICE_X60Y67         FDRE (Hold_fdre_C_D)         0.131     1.674    player_mode/driver/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X54Y70   alu_manual/D_a_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X56Y69   alu_manual/D_a_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y70   alu_manual/D_a_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y70   alu_manual/D_a_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y70   alu_manual/D_a_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X52Y70   alu_manual/D_a_q_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X53Y69   alu_manual/D_a_q_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   alu_manual/D_a_q_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X55Y69   alu_manual/D_a_q_reg[17]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y64   player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y64   player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y61   player_mode/ram/ram/mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y64   player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y64   player_mode/ram/ram/mem_reg_0_127_1_1/DP.HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.766ns  (logic 7.770ns (25.256%)  route 22.996ns (74.744%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.696    19.152    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.276 r  alu_manual/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.099    20.375    alu_manual/seg/ctr/M_alu_z
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.499 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.107    21.606    alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.730 r  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.468    27.198    io_segment_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    30.766 r  io_segment_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.766    io_segment[0]
    T5                                                                r  io_segment[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.636ns  (logic 7.781ns (25.399%)  route 22.854ns (74.601%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.696    19.152    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.276 r  alu_manual/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.099    20.375    alu_manual/seg/ctr/M_alu_z
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.499 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.107    21.606    alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I2_O)        0.124    21.730 r  alu_manual/seg/ctr/io_segment_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.327    27.057    io_segment_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.579    30.636 r  io_segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.636    io_segment[3]
    R6                                                                r  io_segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.118ns  (logic 7.781ns (25.835%)  route 22.337ns (74.165%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.696    19.152    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.276 r  alu_manual/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.099    20.375    alu_manual/seg/ctr/M_alu_z
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.499 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.102    21.601    alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    21.725 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.814    26.539    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    30.118 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.118    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.766ns  (logic 7.773ns (26.114%)  route 21.993ns (73.886%))
  Logic Levels:           22  (IBUF=1 LUT4=2 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.696    19.152    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.276 r  alu_manual/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           1.099    20.375    alu_manual/seg/ctr/M_alu_z
    SLICE_X55Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.499 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2/O
                         net (fo=2, routed)           1.102    21.601    alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_2_n_0
    SLICE_X58Y68         LUT6 (Prop_lut6_I0_O)        0.124    21.725 r  alu_manual/seg/ctr/io_segment_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           4.471    26.196    io_segment_OBUF[4]
    T7                   OBUF (Prop_obuf_I_O)         3.571    29.766 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.766    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.869ns  (logic 7.839ns (28.129%)  route 20.029ns (71.871%))
  Logic Levels:           23  (IBUF=1 LUT4=2 LUT5=4 LUT6=15 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 r  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.696    19.152    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    19.276 r  alu_manual/io_segment_OBUF[5]_inst_i_4/O
                         net (fo=2, routed)           0.698    19.974    alu_manual/alu/abs/M_alu_z
    SLICE_X55Y65         LUT6 (Prop_lut6_I3_O)        0.124    20.098 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.154    20.252    alu_manual/alu/abs/M_alu_out[0]
    SLICE_X55Y65         LUT5 (Prop_lut5_I0_O)        0.124    20.376 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.663    21.039    alu_manual/alu/abs/led_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y62         LUT5 (Prop_lut5_I4_O)        0.124    21.163 r  alu_manual/alu/abs/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.193    24.356    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    27.869 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.869    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.696ns  (logic 7.734ns (28.969%)  route 18.962ns (71.031%))
  Logic Levels:           22  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 f  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.152    17.395 r  alu_manual/io_segment_OBUF[5]_inst_i_6/O
                         net (fo=3, routed)           0.729    18.124    alu_manual/io_segment_OBUF[5]_inst_i_6_n_0
    SLICE_X55Y65         LUT4 (Prop_lut4_I0_O)        0.332    18.456 f  alu_manual/io_led[2][7]_INST_0_i_18/O
                         net (fo=2, routed)           0.814    19.271    alu_manual/io_led[2][7]_INST_0_i_18_n_0
    SLICE_X54Y68         LUT3 (Prop_lut3_I0_O)        0.124    19.395 f  alu_manual/io_led[2][7]_INST_0_i_11/O
                         net (fo=1, routed)           0.310    19.705    alu_manual/alu/abs/io_led[2][7]_INST_0_i_1_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.124    19.829 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.869    20.698    alu_manual/alu/abs/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I3_O)        0.124    20.822 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.343    23.165    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    26.696 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    26.696    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.099ns  (logic 7.371ns (28.243%)  route 18.728ns (71.757%))
  Logic Levels:           21  (IBUF=1 LUT4=1 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 f  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 f  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 f  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 f  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 f  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 f  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 f  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 f  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 f  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 f  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 f  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 f  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 f  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 f  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.666    16.452    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I0_O)        0.124    16.576 r  alu_manual/io_segment_OBUF[5]_inst_i_9/O
                         net (fo=2, routed)           0.667    17.243    alu_manual/io_segment_OBUF[5]_inst_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.124    17.367 f  alu_manual/io_led[2][6]_INST_0_i_5/O
                         net (fo=2, routed)           0.824    18.191    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I0_O)        0.124    18.315 f  alu_manual/alu/abs/io_led[2][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.981    19.296    alu_manual/alu/abs/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    19.420 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.689    20.109    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.124    20.233 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.337    22.570    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    26.099 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    26.099    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.259ns  (logic 7.608ns (30.120%)  route 17.651ns (69.880%))
  Logic Levels:           21  (IBUF=1 LUT4=1 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.671    16.457    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.153    16.610 r  alu_manual/io_segment_OBUF[5]_inst_i_8/O
                         net (fo=2, routed)           0.416    17.026    alu_manual/alu/abs/io_led[2][4]_INST_0_i_6_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I5_O)        0.327    17.353 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_7/O
                         net (fo=1, routed)           0.959    18.311    alu_manual/alu/abs/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.124    18.435 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.452    18.887    alu_manual/alu/abs/M_alu_out[28]
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124    19.011 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_5/O
                         net (fo=1, routed)           0.537    19.549    player_mode/driver/io_led[2][4]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    19.673 r  player_mode/driver/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.052    21.725    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    25.259 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    25.259    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.284ns  (logic 7.247ns (29.842%)  route 17.038ns (70.158%))
  Logic Levels:           20  (IBUF=1 LUT5=2 LUT6=16 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.460    15.662    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.786 r  alu_manual/io_led[2][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.164    15.950    alu_manual/io_led[2][5]_INST_0_i_9_n_0
    SLICE_X55Y68         LUT6 (Prop_lut6_I2_O)        0.124    16.074 r  alu_manual/io_led[2][5]_INST_0_i_5/O
                         net (fo=2, routed)           0.954    17.028    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_0
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.124    17.152 f  alu_manual/alu/abs/io_led[2][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.731    17.883    alu_manual/alu/abs/io_led[2][5]_INST_0_i_3_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    18.007 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    18.459    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.583 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.172    20.756    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    24.284 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    24.284    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.001ns  (logic 7.116ns (29.647%)  route 16.886ns (70.353%))
  Logic Levels:           19  (IBUF=1 LUT4=1 LUT5=2 LUT6=14 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         4.214     5.700    alu_manual/io_segment[0]_1
    SLICE_X53Y57         LUT5 (Prop_lut5_I1_O)        0.124     5.824 r  alu_manual/led_OBUF[5]_inst_i_23/O
                         net (fo=3, routed)           0.807     6.631    alu_manual/led_OBUF[5]_inst_i_23_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     6.755 r  alu_manual/led_OBUF[5]_inst_i_16/O
                         net (fo=3, routed)           0.194     6.948    alu_manual/led_OBUF[5]_inst_i_16_n_0
    SLICE_X50Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  alu_manual/led_OBUF[6]_inst_i_7/O
                         net (fo=3, routed)           0.695     7.767    alu_manual/led_OBUF[6]_inst_i_7_n_0
    SLICE_X49Y59         LUT6 (Prop_lut6_I0_O)        0.124     7.891 r  alu_manual/io_led[0][5]_INST_0_i_15/O
                         net (fo=3, routed)           0.373     8.264    alu_manual/io_led[0][5]_INST_0_i_15_n_0
    SLICE_X48Y59         LUT6 (Prop_lut6_I0_O)        0.124     8.388 r  alu_manual/io_led[0][5]_INST_0_i_9/O
                         net (fo=3, routed)           0.589     8.977    alu_manual/io_led[0][5]_INST_0_i_9_n_0
    SLICE_X50Y61         LUT6 (Prop_lut6_I0_O)        0.124     9.101 r  alu_manual/io_led[0][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.832     9.932    alu_manual/io_led[0][5]_INST_0_i_6_n_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I0_O)        0.124    10.056 r  alu_manual/io_led[0][7]_INST_0_i_15/O
                         net (fo=3, routed)           0.422    10.478    alu_manual/io_led[0][7]_INST_0_i_15_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  alu_manual/io_led[1][1]_INST_0_i_9/O
                         net (fo=3, routed)           1.100    11.703    alu_manual/io_led[1][1]_INST_0_i_9_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I0_O)        0.124    11.827 r  alu_manual/io_led[1][5]_INST_0_i_11/O
                         net (fo=3, routed)           1.216    13.043    alu_manual/io_led[1][5]_INST_0_i_11_n_0
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.124    13.167 r  alu_manual/io_led[1][5]_INST_0_i_6/O
                         net (fo=3, routed)           0.592    13.759    alu_manual/io_led[1][5]_INST_0_i_6_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    13.883 r  alu_manual/io_led[1][7]_INST_0_i_6/O
                         net (fo=3, routed)           0.594    14.477    alu_manual/io_led[1][7]_INST_0_i_6_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.601 r  alu_manual/io_led[2][1]_INST_0_i_11/O
                         net (fo=3, routed)           0.477    15.078    alu_manual/io_led[2][1]_INST_0_i_11_n_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    15.202 r  alu_manual/io_led[2][3]_INST_0_i_9/O
                         net (fo=3, routed)           0.692    15.894    alu_manual/io_led[2][3]_INST_0_i_9_n_0
    SLICE_X52Y68         LUT4 (Prop_lut4_I0_O)        0.124    16.018 r  alu_manual/io_led[2][2]_INST_0_i_5/O
                         net (fo=2, routed)           0.299    16.317    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_0
    SLICE_X52Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.441 f  alu_manual/alu/abs/io_led[2][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.805    17.245    alu_manual/alu/abs/io_led[2][2]_INST_0_i_3_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    17.369 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.816    18.185    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124    18.309 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.171    20.480    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    24.001 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    24.001    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.534ns (60.458%)  route 1.003ns (39.542%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         0.510     0.764    player_mode/driver/io_led[2][0]_1
    SLICE_X60Y65         LUT5 (Prop_lut5_I3_O)        0.045     0.809 r  player_mode/driver/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.493     1.302    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.537 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     2.537    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.525ns (57.288%)  route 1.137ns (42.712%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         0.810     1.064    player_mode/driver/io_led[2][0]_1
    SLICE_X58Y66         LUT5 (Prop_lut5_I3_O)        0.045     1.109 r  player_mode/driver/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.327     1.436    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.662 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.662    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.129ns  (logic 1.566ns (50.058%)  route 1.563ns (49.942%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=124, routed)         0.837     1.081    player_mode/driver/io_led[2][0]
    SLICE_X56Y67         LUT4 (Prop_lut4_I2_O)        0.045     1.126 r  player_mode/driver/io_led[2][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.054     1.180    alu_manual/alu/abs/io_led[2][7]
    SLICE_X56Y67         LUT6 (Prop_lut6_I0_O)        0.045     1.225 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.672     1.897    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.129 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.129    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][5]
                            (input port)
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.172ns  (logic 1.604ns (50.571%)  route 1.568ns (49.429%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[2][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][5]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  led_OBUF[4]_inst_i_5/O
                         net (fo=61, routed)          0.669     0.909    alu_manual/led_OBUF[1]_inst_i_4
    SLICE_X56Y62         LUT6 (Prop_lut6_I2_O)        0.045     0.954 r  alu_manual/io_led[2][5]_INST_0_i_4/O
                         net (fo=1, routed)           0.170     1.124    alu_manual/alu/abs/io_led[2][5]_INST_0_i_1_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I4_O)        0.045     1.169 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.142     1.312    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I4_O)        0.045     1.357 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.586     1.943    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.172 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000     3.172    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.197ns  (logic 1.593ns (49.836%)  route 1.604ns (50.164%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=124, routed)         0.570     0.814    alu_manual/alu/abs/data_OBUF_inst_i_1
    SLICE_X56Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.859 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.286     1.145    alu_manual/alu/abs/io_led[1][3]_INST_0_i_2_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.045     1.190 r  alu_manual/alu/abs/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.748     1.938    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.197 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.197    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.209ns  (logic 1.574ns (49.049%)  route 1.635ns (50.951%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         0.627     0.881    alu_manual/io_segment[0]_1
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.926 r  alu_manual/led_OBUF[5]_inst_i_5/O
                         net (fo=32, routed)          0.349     1.275    alu_manual/alu/abs/led[0]
    SLICE_X56Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.320 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     1.979    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.209 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.209    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.216ns  (logic 1.626ns (50.548%)  route 1.590ns (49.452%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_led[2][4]_INST_0_i_2/O
                         net (fo=124, routed)         0.867     1.111    alu_manual/alu/abs/data_OBUF_inst_i_1
    SLICE_X55Y67         LUT3 (Prop_lut3_I0_O)        0.048     1.159 r  alu_manual/alu/abs/led_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          0.235     1.395    alu_manual/alu/abs/io_dip[2][1]
    SLICE_X57Y65         LUT5 (Prop_lut5_I1_O)        0.107     1.502 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.488     1.989    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.216 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.216    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.238ns  (logic 1.567ns (48.406%)  route 1.670ns (51.594%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         0.627     0.881    alu_manual/io_segment[0]_1
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.926 r  alu_manual/led_OBUF[5]_inst_i_5/O
                         net (fo=32, routed)          0.439     1.366    alu_manual/alu/abs/led[0]
    SLICE_X57Y66         LUT5 (Prop_lut5_I2_O)        0.045     1.411 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.604     2.015    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.238 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.238    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.251ns  (logic 1.566ns (48.177%)  route 1.685ns (51.823%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 f  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  io_led[2][4]_INST_0_i_4/O
                         net (fo=170, routed)         0.627     0.881    alu_manual/io_segment[0]_1
    SLICE_X58Y68         LUT6 (Prop_lut6_I1_O)        0.045     0.926 r  alu_manual/led_OBUF[5]_inst_i_5/O
                         net (fo=32, routed)          0.499     1.425    alu_manual/alu/abs/led[0]
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.045     1.470 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.559     2.029    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.251 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.251    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.161ns  (logic 9.741ns (19.041%)  route 41.419ns (80.959%))
  Logic Levels:           38  (LUT4=7 LUT5=1 LUT6=29 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.352    42.073 r  alu_manual/io_led[2][3]_INST_0_i_10/O
                         net (fo=6, routed)           0.846    42.919    alu_manual/multiplier/p_119_in
    SLICE_X55Y70         LUT4 (Prop_lut4_I3_O)        0.348    43.267 r  alu_manual/io_led[2][5]_INST_0_i_21/O
                         net (fo=5, routed)           0.973    44.240    alu_manual/multiplier/p_117_in
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.124    44.364 r  alu_manual/io_led[2][5]_INST_0_i_16/O
                         net (fo=3, routed)           1.023    45.387    alu_manual/io_led[2][5]_INST_0_i_16_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124    45.511 r  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.902    46.413    alu_manual/multiplier/p_35_in
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124    46.537 r  alu_manual/io_led[2][7]_INST_0_i_21/O
                         net (fo=2, routed)           1.025    47.562    alu_manual/io_led[2][7]_INST_0_i_21_n_0
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.148    47.710 r  alu_manual/io_led[2][7]_INST_0_i_17/O
                         net (fo=2, routed)           0.484    48.194    alu_manual/io_led[2][7]_INST_0_i_17_n_0
    SLICE_X56Y68         LUT6 (Prop_lut6_I5_O)        0.328    48.522 r  alu_manual/io_led[2][7]_INST_0_i_10/O
                         net (fo=1, routed)           0.844    49.366    alu_manual/alu/abs/M_fa_s_494
    SLICE_X56Y68         LUT6 (Prop_lut6_I4_O)        0.124    49.490 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_5/O
                         net (fo=1, routed)           0.869    50.359    alu_manual/alu/abs/io_led[2][7]_INST_0_i_5_n_0
    SLICE_X56Y67         LUT6 (Prop_lut6_I3_O)        0.124    50.483 r  alu_manual/alu/abs/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.343    52.825    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         3.531    56.357 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000    56.357    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.806ns  (logic 9.739ns (19.169%)  route 41.067ns (80.831%))
  Logic Levels:           38  (LUT4=7 LUT5=2 LUT6=28 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.352    42.073 r  alu_manual/io_led[2][3]_INST_0_i_10/O
                         net (fo=6, routed)           0.846    42.919    alu_manual/multiplier/p_119_in
    SLICE_X55Y70         LUT4 (Prop_lut4_I3_O)        0.348    43.267 r  alu_manual/io_led[2][5]_INST_0_i_21/O
                         net (fo=5, routed)           0.973    44.240    alu_manual/multiplier/p_117_in
    SLICE_X56Y71         LUT5 (Prop_lut5_I1_O)        0.124    44.364 r  alu_manual/io_led[2][5]_INST_0_i_16/O
                         net (fo=3, routed)           1.023    45.387    alu_manual/io_led[2][5]_INST_0_i_16_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I1_O)        0.124    45.511 r  alu_manual/io_led[2][7]_INST_0_i_33/O
                         net (fo=2, routed)           0.902    46.413    alu_manual/multiplier/p_35_in
    SLICE_X58Y70         LUT6 (Prop_lut6_I4_O)        0.124    46.537 r  alu_manual/io_led[2][7]_INST_0_i_21/O
                         net (fo=2, routed)           1.025    47.562    alu_manual/io_led[2][7]_INST_0_i_21_n_0
    SLICE_X56Y68         LUT4 (Prop_lut4_I0_O)        0.148    47.710 r  alu_manual/io_led[2][7]_INST_0_i_17/O
                         net (fo=2, routed)           0.180    47.890    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_1
    SLICE_X56Y68         LUT6 (Prop_lut6_I1_O)        0.328    48.218 f  alu_manual/alu/abs/io_led[2][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.981    49.199    alu_manual/alu/abs/io_led[2][6]_INST_0_i_3_n_0
    SLICE_X56Y66         LUT6 (Prop_lut6_I2_O)        0.124    49.323 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.689    50.012    alu_manual/alu/abs/io_led[2][6]_INST_0_i_2_n_0
    SLICE_X56Y66         LUT5 (Prop_lut5_I4_O)        0.124    50.136 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           2.337    52.473    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         3.529    56.002 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000    56.002    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.830ns  (logic 9.392ns (19.233%)  route 39.438ns (80.767%))
  Logic Levels:           37  (LUT4=5 LUT5=1 LUT6=30 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.352    42.073 r  alu_manual/io_led[2][3]_INST_0_i_10/O
                         net (fo=6, routed)           0.707    42.780    alu_manual/multiplier/p_119_in
    SLICE_X54Y70         LUT6 (Prop_lut6_I2_O)        0.348    43.128 r  alu_manual/io_led[2][5]_INST_0_i_24/O
                         net (fo=4, routed)           0.849    43.977    alu_manual/multiplier/p_86_in
    SLICE_X56Y70         LUT6 (Prop_lut6_I4_O)        0.124    44.101 r  alu_manual/io_led[2][5]_INST_0_i_19/O
                         net (fo=2, routed)           0.741    44.843    alu_manual/multiplier/p_50_in
    SLICE_X55Y69         LUT6 (Prop_lut6_I5_O)        0.124    44.967 r  alu_manual/io_led[2][4]_INST_0_i_9/O
                         net (fo=1, routed)           1.030    45.996    alu_manual/alu/abs/M_multiplier_mul[7]
    SLICE_X55Y68         LUT6 (Prop_lut6_I4_O)        0.124    46.120 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_7/O
                         net (fo=1, routed)           0.959    47.079    alu_manual/alu/abs/io_led[2][4]_INST_0_i_7_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I0_O)        0.124    47.203 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_6/O
                         net (fo=1, routed)           0.452    47.655    alu_manual/alu/abs/M_alu_out[28]
    SLICE_X56Y65         LUT6 (Prop_lut6_I1_O)        0.124    47.779 r  alu_manual/alu/abs/io_led[2][4]_INST_0_i_5/O
                         net (fo=1, routed)           0.537    48.316    player_mode/driver/io_led[2][4]
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.124    48.440 r  player_mode/driver/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.052    50.493    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    54.026 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    54.026    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.823ns  (logic 9.617ns (19.697%)  route 39.206ns (80.303%))
  Logic Levels:           37  (LUT2=1 LUT4=5 LUT5=2 LUT6=28 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.352    42.073 r  alu_manual/io_led[2][3]_INST_0_i_10/O
                         net (fo=6, routed)           0.846    42.919    alu_manual/multiplier/p_119_in
    SLICE_X55Y70         LUT5 (Prop_lut5_I1_O)        0.376    43.295 r  alu_manual/io_led[2][5]_INST_0_i_29/O
                         net (fo=3, routed)           0.974    44.269    alu_manual/io_led[2][5]_INST_0_i_29_n_0
    SLICE_X56Y70         LUT6 (Prop_lut6_I3_O)        0.326    44.595 r  alu_manual/io_led[2][5]_INST_0_i_17/O
                         net (fo=2, routed)           0.667    45.262    alu_manual/multiplier/p_58_in
    SLICE_X57Y70         LUT6 (Prop_lut6_I4_O)        0.124    45.386 r  alu_manual/io_led[2][5]_INST_0_i_10/O
                         net (fo=2, routed)           0.593    45.980    alu_manual/io_led[2][5]_INST_0_i_10_n_0
    SLICE_X56Y69         LUT2 (Prop_lut2_I0_O)        0.124    46.104 r  alu_manual/io_led[2][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.658    46.762    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_1
    SLICE_X56Y69         LUT6 (Prop_lut6_I1_O)        0.124    46.886 f  alu_manual/alu/abs/io_led[2][5]_INST_0_i_3/O
                         net (fo=1, routed)           0.731    47.617    alu_manual/alu/abs/io_led[2][5]_INST_0_i_3_n_0
    SLICE_X56Y65         LUT6 (Prop_lut6_I2_O)        0.124    47.741 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.452    48.193    alu_manual/alu/abs/io_led[2][5]_INST_0_i_2_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I4_O)        0.124    48.317 r  alu_manual/alu/abs/io_led[2][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.172    50.490    io_led[2]_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         3.529    54.019 r  io_led[2][5]_INST_0/O
                         net (fo=0)                   0.000    54.019    io_led[2][5]
    J1                                                                r  io_led[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.274ns  (logic 9.008ns (19.467%)  route 37.266ns (80.533%))
  Logic Levels:           34  (LUT4=5 LUT5=1 LUT6=27 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I3_O)        0.352    42.073 r  alu_manual/io_led[2][3]_INST_0_i_10/O
                         net (fo=6, routed)           0.851    42.924    alu_manual/multiplier/p_119_in
    SLICE_X54Y70         LUT6 (Prop_lut6_I2_O)        0.348    43.272 r  alu_manual/io_led[2][3]_INST_0_i_6/O
                         net (fo=1, routed)           1.019    44.291    alu_manual/alu/abs/p_52_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I1_O)        0.124    44.415 f  alu_manual/alu/abs/io_led[2][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.596    45.011    alu_manual/alu/abs/io_led[2][3]_INST_0_i_3_n_0
    SLICE_X54Y66         LUT6 (Prop_lut6_I2_O)        0.124    45.135 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.505    45.640    alu_manual/alu/abs/io_led[2][3]_INST_0_i_2_n_0
    SLICE_X57Y66         LUT5 (Prop_lut5_I4_O)        0.124    45.764 r  alu_manual/alu/abs/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.184    47.948    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    51.470 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    51.470    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.488ns  (logic 8.633ns (18.980%)  route 36.854ns (81.020%))
  Logic Levels:           33  (LUT4=5 LUT5=1 LUT6=26 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.150    40.839 r  alu_manual/io_led[2][2]_INST_0_i_10/O
                         net (fo=3, routed)           0.882    41.721    alu_manual/multiplier/p_121_in
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.326    42.047 r  alu_manual/io_led[2][2]_INST_0_i_6/O
                         net (fo=1, routed)           0.953    42.999    alu_manual/alu/abs/p_78_in
    SLICE_X52Y68         LUT6 (Prop_lut6_I1_O)        0.124    43.123 f  alu_manual/alu/abs/io_led[2][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.805    43.928    alu_manual/alu/abs/io_led[2][2]_INST_0_i_3_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    44.052 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.816    44.868    alu_manual/alu/abs/io_led[2][2]_INST_0_i_2_n_0
    SLICE_X56Y65         LUT5 (Prop_lut5_I4_O)        0.124    44.992 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.171    47.162    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         3.521    50.684 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000    50.684    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.855ns  (logic 8.286ns (18.893%)  route 35.569ns (81.107%))
  Logic Levels:           32  (LUT2=1 LUT4=3 LUT5=1 LUT6=26 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.963    37.663    alu_manual/multiplier/p_279_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.787 r  alu_manual/io_led[2][1]_INST_0_i_26/O
                         net (fo=4, routed)           0.681    38.468    alu_manual/multiplier/p_248_in
    SLICE_X52Y72         LUT6 (Prop_lut6_I5_O)        0.124    38.592 r  alu_manual/io_led[2][1]_INST_0_i_16/O
                         net (fo=4, routed)           1.114    39.706    alu_manual/multiplier/p_246_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I1_O)        0.124    39.830 r  alu_manual/io_led[2][1]_INST_0_i_12/O
                         net (fo=2, routed)           0.859    40.689    alu_manual/multiplier/p_143_in
    SLICE_X53Y69         LUT2 (Prop_lut2_I0_O)        0.124    40.813 r  alu_manual/io_led[2][1]_INST_0_i_6/O
                         net (fo=1, routed)           0.264    41.077    alu_manual/alu/abs/p_109_in
    SLICE_X53Y69         LUT6 (Prop_lut6_I1_O)        0.124    41.201 f  alu_manual/alu/abs/io_led[2][1]_INST_0_i_3/O
                         net (fo=1, routed)           1.324    42.525    alu_manual/alu/abs/io_led[2][1]_INST_0_i_3_n_0
    SLICE_X54Y65         LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_2/O
                         net (fo=1, routed)           0.804    43.454    alu_manual/alu/abs/io_led[2][1]_INST_0_i_2_n_0
    SLICE_X57Y65         LUT5 (Prop_lut5_I4_O)        0.124    43.578 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.948    45.525    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         3.526    49.051 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    49.051    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.738ns  (logic 8.749ns (20.471%)  route 33.990ns (79.529%))
  Logic Levels:           32  (LUT4=7 LUT5=1 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.369    17.510    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.124    17.634 r  alu_manual/io_led[0][3]_INST_0_i_34/O
                         net (fo=9, routed)           0.991    18.626    alu_manual/multiplier/p_1642_in
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.750 r  alu_manual/io_led[0][3]_INST_0_i_32/O
                         net (fo=3, routed)           1.097    19.846    alu_manual/multiplier/p_1329_in
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.970 r  alu_manual/io_led[0][3]_INST_0_i_17/O
                         net (fo=2, routed)           0.819    20.789    alu_manual/multiplier/p_1327_in
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    20.913 r  alu_manual/io_led[0][4]_INST_0_i_12/O
                         net (fo=3, routed)           0.667    21.580    alu_manual/multiplier/p_1325_in
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.704 r  alu_manual/io_led[0][5]_INST_0_i_16/O
                         net (fo=3, routed)           0.815    22.519    alu_manual/multiplier/p_1323_in
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=6, routed)           0.906    23.549    alu_manual/multiplier/p_1064_in
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.150    23.699 r  alu_manual/io_led[0][6]_INST_0_i_14/O
                         net (fo=5, routed)           0.858    24.557    alu_manual/multiplier/p_1104_in
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.332    24.889 r  alu_manual/io_led[1][0]_INST_0_i_19/O
                         net (fo=5, routed)           0.979    25.868    alu_manual/multiplier/p_1001_in
    SLICE_X46Y64         LUT6 (Prop_lut6_I2_O)        0.124    25.992 r  alu_manual/io_led[1][0]_INST_0_i_14/O
                         net (fo=4, routed)           0.836    26.828    alu_manual/multiplier/p_903_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    26.952 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=2, routed)           0.959    27.911    alu_manual/multiplier/p_692_in
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.152    28.063 r  alu_manual/io_led[1][1]_INST_0_i_11/O
                         net (fo=3, routed)           1.039    29.102    alu_manual/multiplier/p_643_in
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.354    29.456 r  alu_manual/io_led[1][2]_INST_0_i_11/O
                         net (fo=6, routed)           0.659    30.115    alu_manual/multiplier/p_641_in
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.326    30.441 r  alu_manual/io_led[1][5]_INST_0_i_39/O
                         net (fo=6, routed)           1.371    31.812    alu_manual/multiplier/p_639_in
    SLICE_X47Y71         LUT6 (Prop_lut6_I5_O)        0.124    31.936 r  alu_manual/io_led[1][5]_INST_0_i_30/O
                         net (fo=3, routed)           0.955    32.891    alu_manual/multiplier/p_635_in
    SLICE_X46Y73         LUT6 (Prop_lut6_I5_O)        0.124    33.015 r  alu_manual/io_led[1][7]_INST_0_i_32/O
                         net (fo=4, routed)           0.809    33.824    alu_manual/multiplier/p_633_in
    SLICE_X45Y73         LUT4 (Prop_lut4_I1_O)        0.124    33.948 r  alu_manual/io_led[1][7]_INST_0_i_24/O
                         net (fo=5, routed)           1.195    35.143    alu_manual/multiplier/p_527_in
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.124    35.267 r  alu_manual/io_led[2][1]_INST_0_i_43/O
                         net (fo=4, routed)           1.186    36.453    alu_manual/multiplier/p_484_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I4_O)        0.124    36.577 r  alu_manual/io_led[2][1]_INST_0_i_36/O
                         net (fo=2, routed)           0.673    37.250    alu_manual/multiplier/p_390_in
    SLICE_X50Y74         LUT6 (Prop_lut6_I3_O)        0.124    37.374 r  alu_manual/io_led[2][1]_INST_0_i_24/O
                         net (fo=8, routed)           1.137    38.511    alu_manual/multiplier/p_277_in
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.124    38.635 r  alu_manual/io_led[2][1]_INST_0_i_21/O
                         net (fo=2, routed)           0.631    39.266    alu_manual/multiplier/p_184_in
    SLICE_X53Y69         LUT6 (Prop_lut6_I5_O)        0.124    39.390 r  alu_manual/io_led[2][0]_INST_0_i_6/O
                         net (fo=1, routed)           0.984    40.374    alu_manual/alu/abs/M_multiplier_mul[6]
    SLICE_X53Y68         LUT6 (Prop_lut6_I4_O)        0.124    40.498 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_4/O
                         net (fo=1, routed)           0.865    41.364    alu_manual/alu/abs/io_led[2][0]_INST_0_i_4_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I0_O)        0.124    41.488 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.291    41.779    alu_manual/alu/abs/M_alu_out[24]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    41.903 r  alu_manual/alu/abs/io_led[2][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.703    42.606    player_mode/driver/io_led[2][0]_2
    SLICE_X58Y66         LUT5 (Prop_lut5_I4_O)        0.124    42.730 r  player_mode/driver/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.680    44.410    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         3.525    47.934 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    47.934    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.121ns  (logic 7.889ns (19.184%)  route 33.232ns (80.816%))
  Logic Levels:           29  (LUT4=3 LUT6=25 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.378    17.519    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I5_O)        0.124    17.643 r  alu_manual/io_led[0][3]_INST_0_i_44/O
                         net (fo=4, routed)           0.612    18.255    alu_manual/multiplier/p_1823_in
    SLICE_X44Y54         LUT6 (Prop_lut6_I5_O)        0.124    18.379 r  alu_manual/io_led[0][5]_INST_0_i_31/O
                         net (fo=4, routed)           1.137    19.516    alu_manual/multiplier/p_1819_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.640 r  alu_manual/io_led[1][0]_INST_0_i_68/O
                         net (fo=4, routed)           1.074    20.714    alu_manual/multiplier/p_1815_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.124    20.838 r  alu_manual/io_led[1][0]_INST_0_i_59/O
                         net (fo=4, routed)           0.879    21.717    alu_manual/multiplier/p_1630_in
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    21.841 r  alu_manual/io_led[1][0]_INST_0_i_55/O
                         net (fo=3, routed)           0.957    22.798    alu_manual/multiplier/p_1504_in
    SLICE_X42Y57         LUT6 (Prop_lut6_I0_O)        0.124    22.922 r  alu_manual/io_led[1][0]_INST_0_i_47/O
                         net (fo=4, routed)           0.761    23.683    alu_manual/multiplier/p_1385_in
    SLICE_X42Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.807 r  alu_manual/io_led[1][2]_INST_0_i_40/O
                         net (fo=2, routed)           0.818    24.624    alu_manual/multiplier/p_1431_in
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.124    24.748 r  alu_manual/io_led[1][2]_INST_0_i_32/O
                         net (fo=6, routed)           1.313    26.061    alu_manual/multiplier/p_1267_in
    SLICE_X44Y60         LUT4 (Prop_lut4_I0_O)        0.152    26.213 r  alu_manual/io_led[1][5]_INST_0_i_93/O
                         net (fo=2, routed)           0.978    27.192    alu_manual/multiplier/p_1158_in
    SLICE_X43Y63         LUT6 (Prop_lut6_I1_O)        0.326    27.518 r  alu_manual/io_led[1][5]_INST_0_i_79/O
                         net (fo=6, routed)           1.269    28.787    alu_manual/multiplier/p_1052_in
    SLICE_X43Y68         LUT6 (Prop_lut6_I1_O)        0.124    28.911 r  alu_manual/io_led[1][5]_INST_0_i_67/O
                         net (fo=3, routed)           0.618    29.529    alu_manual/multiplier/p_859_in
    SLICE_X44Y69         LUT6 (Prop_lut6_I0_O)        0.124    29.653 r  alu_manual/io_led[1][5]_INST_0_i_64/O
                         net (fo=4, routed)           1.059    30.712    alu_manual/multiplier/p_895_in
    SLICE_X42Y70         LUT6 (Prop_lut6_I4_O)        0.124    30.836 r  alu_manual/io_led[1][5]_INST_0_i_53/O
                         net (fo=4, routed)           0.971    31.807    alu_manual/multiplier/p_766_in
    SLICE_X46Y71         LUT6 (Prop_lut6_I0_O)        0.124    31.931 r  alu_manual/io_led[1][5]_INST_0_i_29/O
                         net (fo=6, routed)           1.116    33.047    alu_manual/multiplier/p_682_in
    SLICE_X45Y73         LUT6 (Prop_lut6_I3_O)        0.124    33.171 r  alu_manual/io_led[1][7]_INST_0_i_29/O
                         net (fo=2, routed)           0.811    33.982    alu_manual/io_led[1][7]_INST_0_i_29_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I0_O)        0.124    34.106 r  alu_manual/io_led[1][7]_INST_0_i_23/O
                         net (fo=3, routed)           1.064    35.170    alu_manual/multiplier/p_525_in
    SLICE_X46Y74         LUT6 (Prop_lut6_I0_O)        0.124    35.294 r  alu_manual/io_led[1][7]_INST_0_i_18/O
                         net (fo=6, routed)           1.282    36.576    alu_manual/multiplier/p_456_in
    SLICE_X50Y73         LUT6 (Prop_lut6_I2_O)        0.124    36.700 r  alu_manual/io_led[1][7]_INST_0_i_12/O
                         net (fo=6, routed)           0.970    37.670    alu_manual/multiplier/p_279_in
    SLICE_X51Y71         LUT6 (Prop_lut6_I3_O)        0.124    37.794 r  alu_manual/io_led[1][7]_INST_0_i_7/O
                         net (fo=1, routed)           0.716    38.510    alu_manual/alu/abs/p_186_in
    SLICE_X51Y68         LUT6 (Prop_lut6_I5_O)        0.124    38.634 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_4/O
                         net (fo=1, routed)           0.944    39.578    alu_manual/alu/abs/io_led[1][7]_INST_0_i_4_n_0
    SLICE_X53Y66         LUT6 (Prop_lut6_I2_O)        0.124    39.702 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_2/O
                         net (fo=1, routed)           0.433    40.135    alu_manual/alu/abs/M_alu_out[23]
    SLICE_X53Y66         LUT6 (Prop_lut6_I1_O)        0.124    40.259 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.557    42.816    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    46.317 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    46.317    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.309ns  (logic 8.231ns (20.939%)  route 31.078ns (79.061%))
  Logic Levels:           28  (LUT4=8 LUT5=1 LUT6=18 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.612     5.196    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  alu_manual/D_a_q_reg[3]/Q
                         net (fo=86, routed)          4.980    10.632    alu_manual/D_a_q_reg_n_0_[3]
    SLICE_X52Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  alu_manual/led_OBUF[5]_inst_i_29/O
                         net (fo=2, routed)           0.659    11.415    alu_manual/led_OBUF[5]_inst_i_29_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I0_O)        0.124    11.539 r  alu_manual/led_OBUF[5]_inst_i_24/O
                         net (fo=3, routed)           1.019    12.558    alu_manual/multiplier/p_2054_in
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.150    12.708 r  alu_manual/led_OBUF[5]_inst_i_19/O
                         net (fo=6, routed)           0.859    13.567    alu_manual/multiplier/p_2110_in
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.328    13.895 r  alu_manual/led_OBUF[7]_inst_i_28/O
                         net (fo=4, routed)           0.845    14.741    alu_manual/multiplier/p_2106_in
    SLICE_X49Y53         LUT4 (Prop_lut4_I1_O)        0.124    14.865 r  alu_manual/led_OBUF[7]_inst_i_24/O
                         net (fo=5, routed)           1.152    16.017    alu_manual/multiplier/p_1909_in
    SLICE_X51Y55         LUT6 (Prop_lut6_I3_O)        0.124    16.141 r  alu_manual/io_led[0][0]_INST_0_i_14/O
                         net (fo=6, routed)           1.369    17.510    alu_manual/multiplier/p_1827_in
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.124    17.634 r  alu_manual/io_led[0][3]_INST_0_i_34/O
                         net (fo=9, routed)           0.991    18.626    alu_manual/multiplier/p_1642_in
    SLICE_X49Y56         LUT6 (Prop_lut6_I3_O)        0.124    18.750 r  alu_manual/io_led[0][3]_INST_0_i_32/O
                         net (fo=3, routed)           1.097    19.846    alu_manual/multiplier/p_1329_in
    SLICE_X46Y56         LUT6 (Prop_lut6_I5_O)        0.124    19.970 r  alu_manual/io_led[0][3]_INST_0_i_17/O
                         net (fo=2, routed)           0.819    20.789    alu_manual/multiplier/p_1327_in
    SLICE_X46Y57         LUT6 (Prop_lut6_I5_O)        0.124    20.913 r  alu_manual/io_led[0][4]_INST_0_i_12/O
                         net (fo=3, routed)           0.667    21.580    alu_manual/multiplier/p_1325_in
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.704 r  alu_manual/io_led[0][5]_INST_0_i_16/O
                         net (fo=3, routed)           0.815    22.519    alu_manual/multiplier/p_1323_in
    SLICE_X46Y58         LUT6 (Prop_lut6_I2_O)        0.124    22.643 r  alu_manual/io_led[0][5]_INST_0_i_11/O
                         net (fo=6, routed)           0.906    23.549    alu_manual/multiplier/p_1064_in
    SLICE_X44Y63         LUT4 (Prop_lut4_I0_O)        0.150    23.699 r  alu_manual/io_led[0][6]_INST_0_i_14/O
                         net (fo=5, routed)           0.858    24.557    alu_manual/multiplier/p_1104_in
    SLICE_X45Y64         LUT6 (Prop_lut6_I2_O)        0.332    24.889 r  alu_manual/io_led[1][0]_INST_0_i_19/O
                         net (fo=5, routed)           0.979    25.868    alu_manual/multiplier/p_1001_in
    SLICE_X46Y64         LUT6 (Prop_lut6_I2_O)        0.124    25.992 r  alu_manual/io_led[1][0]_INST_0_i_14/O
                         net (fo=4, routed)           0.836    26.828    alu_manual/multiplier/p_903_in
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    26.952 r  alu_manual/io_led[1][0]_INST_0_i_9/O
                         net (fo=2, routed)           0.959    27.911    alu_manual/multiplier/p_692_in
    SLICE_X47Y66         LUT4 (Prop_lut4_I1_O)        0.152    28.063 r  alu_manual/io_led[1][1]_INST_0_i_11/O
                         net (fo=3, routed)           1.039    29.102    alu_manual/multiplier/p_643_in
    SLICE_X48Y67         LUT4 (Prop_lut4_I3_O)        0.354    29.456 r  alu_manual/io_led[1][2]_INST_0_i_11/O
                         net (fo=6, routed)           0.659    30.115    alu_manual/multiplier/p_641_in
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.326    30.441 r  alu_manual/io_led[1][5]_INST_0_i_39/O
                         net (fo=6, routed)           1.313    31.754    alu_manual/multiplier/p_639_in
    SLICE_X47Y71         LUT6 (Prop_lut6_I4_O)        0.124    31.878 r  alu_manual/io_led[1][5]_INST_0_i_25/O
                         net (fo=6, routed)           1.049    32.927    alu_manual/multiplier/p_531_in
    SLICE_X48Y70         LUT6 (Prop_lut6_I3_O)        0.124    33.051 r  alu_manual/io_led[1][5]_INST_0_i_14/O
                         net (fo=3, routed)           0.884    33.935    alu_manual/multiplier/p_398_in
    SLICE_X49Y70         LUT5 (Prop_lut5_I3_O)        0.124    34.059 r  alu_manual/io_led[1][6]_INST_0_i_19/O
                         net (fo=1, routed)           0.829    34.888    alu_manual/io_led[1][6]_INST_0_i_19_n_0
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124    35.012 r  alu_manual/io_led[1][6]_INST_0_i_11/O
                         net (fo=3, routed)           0.673    35.685    alu_manual/multiplier/p_303_in
    SLICE_X50Y71         LUT4 (Prop_lut4_I1_O)        0.124    35.809 r  alu_manual/io_led[1][6]_INST_0_i_6/O
                         net (fo=1, routed)           1.102    36.911    alu_manual/alu/abs/p_232_in
    SLICE_X50Y67         LUT6 (Prop_lut6_I5_O)        0.124    37.035 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_4/O
                         net (fo=1, routed)           0.552    37.588    alu_manual/alu/abs/io_led[1][6]_INST_0_i_4_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.124    37.712 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_2/O
                         net (fo=1, routed)           0.151    37.863    alu_manual/alu/abs/M_alu_out[22]
    SLICE_X53Y67         LUT6 (Prop_lut6_I1_O)        0.124    37.987 r  alu_manual/alu/abs/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           3.015    41.002    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.505 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    44.505    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 player_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.412ns (68.458%)  route 0.650ns (31.542%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.587     1.531    player_mode/driver/clk_IBUF_BUFG
    SLICE_X58Y66         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  player_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=14, routed)          0.324     1.995    player_mode/driver/D_pixel_address_ctr_q[0]
    SLICE_X58Y66         LUT5 (Prop_lut5_I0_O)        0.045     2.040 r  player_mode/driver/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.327     2.367    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.593 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.593    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_pixel_address_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.226ns  (logic 1.413ns (63.455%)  route 0.814ns (36.545%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.588     1.532    player_mode/driver/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  player_mode/driver/D_pixel_address_ctr_q_reg[1]/Q
                         net (fo=12, routed)          0.326     1.999    alu_manual/alu/abs/Q[0]
    SLICE_X57Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.044 r  alu_manual/alu/abs/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.488     2.531    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.758 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.758    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_pixel_address_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.444ns (64.513%)  route 0.794ns (35.487%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.588     1.532    player_mode/driver/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  player_mode/driver/D_pixel_address_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.301     1.997    player_mode/driver/D_pixel_address_ctr_q[4]
    SLICE_X60Y65         LUT5 (Prop_lut5_I0_O)        0.045     2.042 r  player_mode/driver/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.493     2.535    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.769 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     3.769    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.320ns  (logic 1.449ns (62.462%)  route 0.871ns (37.538%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.588     1.532    player_mode/driver/clk_IBUF_BUFG
    SLICE_X58Y64         FDRE                                         r  player_mode/driver/D_pixel_address_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  player_mode/driver/D_pixel_address_ctr_q_reg[2]/Q
                         net (fo=10, routed)          0.312     1.972    alu_manual/alu/abs/Q[1]
    SLICE_X56Y65         LUT5 (Prop_lut5_I0_O)        0.099     2.071 r  alu_manual/alu/abs/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.559     2.630    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.852 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.852    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 player_mode/ram/ram/read_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.387ns  (logic 1.505ns (63.052%)  route 0.882ns (36.948%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.588     1.532    player_mode/ram/ram/clk_IBUF_BUFG
    SLICE_X61Y64         FDRE                                         r  player_mode/ram/ram/read_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.128     1.660 r  player_mode/ram/ram/read_data_reg[1]/Q
                         net (fo=1, routed)           0.141     1.801    player_mode/driver/read_data[1]
    SLICE_X61Y65         LUT6 (Prop_lut6_I3_O)        0.099     1.900 r  player_mode/driver/data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.135     2.034    player_mode/driver/data_OBUF_inst_i_6_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  player_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.606     2.686    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         1.233     3.919 r  data_OBUF_inst/O
                         net (fo=0)                   0.000     3.919    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.436ns (59.096%)  route 0.994ns (40.904%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.556     1.500    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  alu_manual/D_a_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  alu_manual/D_a_q_reg[17]/Q
                         net (fo=58, routed)          0.343     1.983    alu_manual/alu/abs/diff1_carry__2_1[17]
    SLICE_X53Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.028 r  alu_manual/alu/abs/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.651     2.680    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.929 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.929    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.431ns (58.666%)  route 1.008ns (41.334%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.557     1.501    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  alu_manual/D_a_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_manual/D_a_q_reg[20]/Q
                         net (fo=46, routed)          0.223     1.865    alu_manual/alu/abs/diff1_carry__2_1[20]
    SLICE_X52Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.910 r  alu_manual/alu/abs/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.785     2.695    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.940 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.940    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_a_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.388ns (56.430%)  route 1.071ns (43.570%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.557     1.501    alu_manual/clk_IBUF_BUFG
    SLICE_X53Y68         FDRE                                         r  alu_manual/D_a_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_manual/D_a_q_reg[23]/Q
                         net (fo=38, routed)          0.304     1.945    alu_manual/alu/abs/diff1_carry__2_1[23]
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.990 r  alu_manual/alu/abs/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.768     2.758    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.960 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.960    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.416ns (56.840%)  route 1.075ns (43.160%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.557     1.501    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_manual/D_b_q_reg[30]/Q
                         net (fo=11, routed)          0.416     2.058    alu_manual/alu/abs/diff1_carry__2_0[30]
    SLICE_X56Y66         LUT5 (Prop_lut5_I3_O)        0.045     2.103 r  alu_manual/alu/abs/io_led[2][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     2.762    io_led[2]_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.992 r  io_led[2][6]_INST_0/O
                         net (fo=0)                   0.000     3.992    io_led[2][6]
    L3                                                                r  io_led[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_manual/D_b_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.440ns (57.329%)  route 1.072ns (42.671%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.557     1.501    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  alu_manual/D_b_q_reg[21]/Q
                         net (fo=38, routed)          0.298     1.940    alu_manual/alu/abs/diff1_carry__2_0[21]
    SLICE_X53Y67         LUT6 (Prop_lut6_I4_O)        0.045     1.985 r  alu_manual/alu/abs/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.774     2.759    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     4.013 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     4.013    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.494%)  route 5.321ns (76.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.933     6.443    reset_cond/rst_n_IBUF
    SLICE_X59Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.567 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     6.954    reset_cond/M_reset_cond_in
    SLICE_X59Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.494%)  route 5.321ns (76.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.933     6.443    reset_cond/rst_n_IBUF
    SLICE_X59Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.567 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     6.954    reset_cond/M_reset_cond_in
    SLICE_X59Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.494%)  route 5.321ns (76.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.933     6.443    reset_cond/rst_n_IBUF
    SLICE_X59Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.567 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     6.954    reset_cond/M_reset_cond_in
    SLICE_X59Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.954ns  (logic 1.634ns (23.494%)  route 5.321ns (76.506%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.933     6.443    reset_cond/rst_n_IBUF
    SLICE_X59Y66         LUT1 (Prop_lut1_I0_O)        0.124     6.567 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     6.954    reset_cond/M_reset_cond_in
    SLICE_X59Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.501     4.905    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.536ns (25.491%)  route 4.490ns (74.509%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.490     6.026    alu_manual/D[14]
    SLICE_X55Y69         FDRE                                         r  alu_manual/D_a_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.431     4.835    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y69         FDRE                                         r  alu_manual/D_a_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.868ns  (logic 1.534ns (26.147%)  route 4.334ns (73.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.334     5.868    alu_manual/D[15]
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.432     4.836    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.866ns  (logic 1.534ns (26.156%)  route 4.332ns (73.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.332     5.866    alu_manual/D[15]
    SLICE_X54Y69         FDRE                                         r  alu_manual/D_a_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.431     4.835    alu_manual/clk_IBUF_BUFG
    SLICE_X54Y69         FDRE                                         r  alu_manual/D_a_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.862ns  (logic 1.536ns (26.203%)  route 4.326ns (73.797%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.326     5.862    alu_manual/D[14]
    SLICE_X52Y70         FDRE                                         r  alu_manual/D_a_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.431     4.835    alu_manual/clk_IBUF_BUFG
    SLICE_X52Y70         FDRE                                         r  alu_manual/D_a_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.536ns (26.423%)  route 4.277ns (73.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_a_q_reg[30]_i_1/O
                         net (fo=4, routed)           4.277     5.813    alu_manual/D[14]
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.432     4.836    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.566ns  (logic 1.534ns (27.567%)  route 4.032ns (72.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_a_q_reg[31]_i_2/O
                         net (fo=4, routed)           4.032     5.566    alu_manual/D[15]
    SLICE_X52Y69         FDRE                                         r  alu_manual/D_b_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         1.431     4.835    alu_manual/clk_IBUF_BUFG
    SLICE_X52Y69         FDRE                                         r  alu_manual/D_b_q_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.254ns (37.017%)  route 0.432ns (62.983%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_a_q_reg[19]_i_1/O
                         net (fo=4, routed)           0.432     0.686    alu_manual/D[3]
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.850     2.040    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.728ns  (logic 0.253ns (34.783%)  route 0.475ns (65.217%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_a_q_reg[18]_i_1/O
                         net (fo=4, routed)           0.475     0.728    alu_manual/D[2]
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.850     2.040    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y70         FDRE                                         r  alu_manual/D_a_q_reg[2]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            alu_manual/D_a_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.230ns (28.508%)  route 0.577ns (71.492%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_a_q_reg[21]_i_1/O
                         net (fo=4, routed)           0.577     0.807    alu_manual/D[5]
    SLICE_X56Y69         FDRE                                         r  alu_manual/D_a_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.824     2.014    alu_manual/clk_IBUF_BUFG
    SLICE_X56Y69         FDRE                                         r  alu_manual/D_a_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.817ns  (logic 0.260ns (31.804%)  route 0.557ns (68.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  D_a_q_reg[24]_i_1/O
                         net (fo=4, routed)           0.557     0.817    alu_manual/D[8]
    SLICE_X56Y73         FDRE                                         r  alu_manual/D_b_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.819     2.009    alu_manual/clk_IBUF_BUFG
    SLICE_X56Y73         FDRE                                         r  alu_manual/D_b_q_reg[24]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.262ns (31.441%)  route 0.571ns (68.559%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_a_q_reg[28]_i_1/O
                         net (fo=4, routed)           0.571     0.833    alu_manual/D[12]
    SLICE_X58Y69         FDRE                                         r  alu_manual/D_b_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.851     2.041    alu_manual/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  alu_manual/D_b_q_reg[28]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_1654209421[0].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.839ns  (logic 0.260ns (30.973%)  route 0.579ns (69.027%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.579     0.839    alu_manual/forLoop_idx_0_1654209421[0].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X63Y73         FDRE                                         r  alu_manual/forLoop_idx_0_1654209421[0].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.848     2.038    alu_manual/forLoop_idx_0_1654209421[0].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y73         FDRE                                         r  alu_manual/forLoop_idx_0_1654209421[0].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.861ns  (logic 0.236ns (27.408%)  route 0.625ns (72.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.625     0.861    alu_manual/D[4]
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.825     2.015    alu_manual/clk_IBUF_BUFG
    SLICE_X55Y68         FDRE                                         r  alu_manual/D_b_q_reg[20]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            alu_manual/forLoop_idx_0_1654209421[1].io_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.874ns  (logic 0.257ns (29.349%)  route 0.618ns (70.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.618     0.874    alu_manual/forLoop_idx_0_1654209421[1].io_button_cond/sync/io_button_IBUF[0]
    SLICE_X62Y73         FDRE                                         r  alu_manual/forLoop_idx_0_1654209421[1].io_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.848     2.038    alu_manual/forLoop_idx_0_1654209421[1].io_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y73         FDRE                                         r  alu_manual/forLoop_idx_0_1654209421[1].io_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.264ns (29.435%)  route 0.632ns (70.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_a_q_reg[25]_i_1/O
                         net (fo=4, routed)           0.632     0.895    alu_manual/D[9]
    SLICE_X56Y70         FDRE                                         r  alu_manual/D_b_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.823     2.013    alu_manual/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  alu_manual/D_b_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            alu_manual/D_b_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.236ns (26.290%)  route 0.661ns (73.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_a_q_reg[20]_i_1/O
                         net (fo=4, routed)           0.661     0.897    alu_manual/D[4]
    SLICE_X54Y68         FDRE                                         r  alu_manual/D_b_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=328, routed)         0.825     2.015    alu_manual/clk_IBUF_BUFG
    SLICE_X54Y68         FDRE                                         r  alu_manual/D_b_q_reg[4]/C





