
Termo_RX_001.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d6c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001278  08009e80  08009e80  00019e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0f8  0800b0f8  0002025c  2**0
                  CONTENTS
  4 .ARM          00000000  0800b0f8  0800b0f8  0002025c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b0f8  0800b0f8  0002025c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0f8  0800b0f8  0001b0f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0fc  0800b0fc  0001b0fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000025c  20000000  0800b100  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000634  2000025c  0800b35c  0002025c  2**2
                  ALLOC
 10 ._user_heap_stack 00001a00  20000890  0800b35c  00020890  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002025c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ad64  00000000  00000000  00020285  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003ccb  00000000  00000000  0003afe9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000011a0  00000000  00000000  0003ecb8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fb8  00000000  00000000  0003fe58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001c2c6  00000000  00000000  00040e10  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000144bb  00000000  00000000  0005d0d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008f58f  00000000  00000000  00071591  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00100b20  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005390  00000000  00000000  00100b9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000025c 	.word	0x2000025c
 800012c:	00000000 	.word	0x00000000
 8000130:	08009e64 	.word	0x08009e64

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000260 	.word	0x20000260
 800014c:	08009e64 	.word	0x08009e64

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c24:	f1a2 0201 	sub.w	r2, r2, #1
 8000c28:	d1ed      	bne.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__aeabi_f2iz>:
 8001024:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001028:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800102c:	d30f      	bcc.n	800104e <__aeabi_f2iz+0x2a>
 800102e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001032:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001036:	d90d      	bls.n	8001054 <__aeabi_f2iz+0x30>
 8001038:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800103c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001040:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001044:	fa23 f002 	lsr.w	r0, r3, r2
 8001048:	bf18      	it	ne
 800104a:	4240      	negne	r0, r0
 800104c:	4770      	bx	lr
 800104e:	f04f 0000 	mov.w	r0, #0
 8001052:	4770      	bx	lr
 8001054:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001058:	d101      	bne.n	800105e <__aeabi_f2iz+0x3a>
 800105a:	0242      	lsls	r2, r0, #9
 800105c:	d105      	bne.n	800106a <__aeabi_f2iz+0x46>
 800105e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001062:	bf08      	it	eq
 8001064:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001068:	4770      	bx	lr
 800106a:	f04f 0000 	mov.w	r0, #0
 800106e:	4770      	bx	lr

08001070 <DelayMicro>:
extern uint8_t Dev_ID[8][8];
extern uint8_t Dev_Cnt;

//--------------------------------------------------
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8001070:	b480      	push	{r7}
 8001072:	b083      	sub	sp, #12
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 8001078:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <DelayMicro+0x34>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	4a0a      	ldr	r2, [pc, #40]	; (80010a8 <DelayMicro+0x38>)
 800107e:	fba2 2303 	umull	r2, r3, r2, r3
 8001082:	0ddb      	lsrs	r3, r3, #23
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	fb02 f303 	mul.w	r3, r2, r3
 800108a:	607b      	str	r3, [r7, #4]
/* Wait till done */
while (micros--) ;
 800108c:	bf00      	nop
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	1e5a      	subs	r2, r3, #1
 8001092:	607a      	str	r2, [r7, #4]
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1fa      	bne.n	800108e <DelayMicro+0x1e>
}
 8001098:	bf00      	nop
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	bc80      	pop	{r7}
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000000 	.word	0x20000000
 80010a8:	ee9bfab5 	.word	0xee9bfab5

080010ac <port_init>:
//--------------------------------------------------
void port_init(void)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80010b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010b4:	480b      	ldr	r0, [pc, #44]	; (80010e4 <port_init+0x38>)
 80010b6:	f002 f843 	bl	8003140 <HAL_GPIO_DeInit>
  GPIOB->CRH |= GPIO_CRH_MODE11;
 80010ba:	4b0a      	ldr	r3, [pc, #40]	; (80010e4 <port_init+0x38>)
 80010bc:	685b      	ldr	r3, [r3, #4]
 80010be:	4a09      	ldr	r2, [pc, #36]	; (80010e4 <port_init+0x38>)
 80010c0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80010c4:	6053      	str	r3, [r2, #4]
  GPIOB->CRH |= GPIO_CRH_CNF11_0;
 80010c6:	4b07      	ldr	r3, [pc, #28]	; (80010e4 <port_init+0x38>)
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	4a06      	ldr	r2, [pc, #24]	; (80010e4 <port_init+0x38>)
 80010cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010d0:	6053      	str	r3, [r2, #4]
  GPIOB->CRH &= ~GPIO_CRH_CNF11_1;
 80010d2:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <port_init+0x38>)
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	4a03      	ldr	r2, [pc, #12]	; (80010e4 <port_init+0x38>)
 80010d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80010dc:	6053      	str	r3, [r2, #4]
}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40010c00 	.word	0x40010c00

080010e8 <ds18b20_Reset>:
//--------------------------------------------------
uint8_t ds18b20_Reset(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
  uint16_t status;
	GPIOB->ODR &= ~GPIO_ODR_ODR11;// 
 80010ee:	4b13      	ldr	r3, [pc, #76]	; (800113c <ds18b20_Reset+0x54>)
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	4a12      	ldr	r2, [pc, #72]	; (800113c <ds18b20_Reset+0x54>)
 80010f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80010f8:	60d3      	str	r3, [r2, #12]
  DelayMicro(485);//    480 
 80010fa:	f240 10e5 	movw	r0, #485	; 0x1e5
 80010fe:	f7ff ffb7 	bl	8001070 <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;// 
 8001102:	4b0e      	ldr	r3, [pc, #56]	; (800113c <ds18b20_Reset+0x54>)
 8001104:	68db      	ldr	r3, [r3, #12]
 8001106:	4a0d      	ldr	r2, [pc, #52]	; (800113c <ds18b20_Reset+0x54>)
 8001108:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800110c:	60d3      	str	r3, [r2, #12]
  DelayMicro(65);//    60 
 800110e:	2041      	movs	r0, #65	; 0x41
 8001110:	f7ff ffae 	bl	8001070 <DelayMicro>
  status = GPIOB->IDR & GPIO_IDR_IDR11;// 
 8001114:	4b09      	ldr	r3, [pc, #36]	; (800113c <ds18b20_Reset+0x54>)
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	b29b      	uxth	r3, r3
 800111a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800111e:	80fb      	strh	r3, [r7, #6]
  DelayMicro(500);//    480 
 8001120:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001124:	f7ff ffa4 	bl	8001070 <DelayMicro>
  //(    ,       )
  return (status ? 1 : 0);// 
 8001128:	88fb      	ldrh	r3, [r7, #6]
 800112a:	2b00      	cmp	r3, #0
 800112c:	bf14      	ite	ne
 800112e:	2301      	movne	r3, #1
 8001130:	2300      	moveq	r3, #0
 8001132:	b2db      	uxtb	r3, r3
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40010c00 	.word	0x40010c00

08001140 <ds18b20_ReadBit>:
//----------------------------------------------------------
uint8_t ds18b20_ReadBit(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
  uint8_t bit = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;// 
 800114a:	4b12      	ldr	r3, [pc, #72]	; (8001194 <ds18b20_ReadBit+0x54>)
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	4a11      	ldr	r2, [pc, #68]	; (8001194 <ds18b20_ReadBit+0x54>)
 8001150:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001154:	60d3      	str	r3, [r2, #12]
  DelayMicro(2);
 8001156:	2002      	movs	r0, #2
 8001158:	f7ff ff8a 	bl	8001070 <DelayMicro>
	GPIOB->ODR |= GPIO_ODR_ODR11;// 
 800115c:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <ds18b20_ReadBit+0x54>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	4a0c      	ldr	r2, [pc, #48]	; (8001194 <ds18b20_ReadBit+0x54>)
 8001162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001166:	60d3      	str	r3, [r2, #12]
	DelayMicro(13);
 8001168:	200d      	movs	r0, #13
 800116a:	f7ff ff81 	bl	8001070 <DelayMicro>
	bit = (GPIOB->IDR & GPIO_IDR_IDR11 ? 1 : 0);// 
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <ds18b20_ReadBit+0x54>)
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001176:	2b00      	cmp	r3, #0
 8001178:	bf14      	ite	ne
 800117a:	2301      	movne	r3, #1
 800117c:	2300      	moveq	r3, #0
 800117e:	b2db      	uxtb	r3, r3
 8001180:	71fb      	strb	r3, [r7, #7]
	DelayMicro(45);
 8001182:	202d      	movs	r0, #45	; 0x2d
 8001184:	f7ff ff74 	bl	8001070 <DelayMicro>
  return bit;
 8001188:	79fb      	ldrb	r3, [r7, #7]
}
 800118a:	4618      	mov	r0, r3
 800118c:	3708      	adds	r7, #8
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40010c00 	.word	0x40010c00

08001198 <ds18b20_ReadByte>:
//-----------------------------------------------
uint8_t ds18b20_ReadByte(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
  uint8_t data = 0;
 800119e:	2300      	movs	r3, #0
 80011a0:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	71bb      	strb	r3, [r7, #6]
 80011a6:	e00d      	b.n	80011c4 <ds18b20_ReadByte+0x2c>
  data += ds18b20_ReadBit() << i;
 80011a8:	f7ff ffca 	bl	8001140 <ds18b20_ReadBit>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	79bb      	ldrb	r3, [r7, #6]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	b2da      	uxtb	r2, r3
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	4413      	add	r3, r2
 80011bc:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i <= 7; i++)
 80011be:	79bb      	ldrb	r3, [r7, #6]
 80011c0:	3301      	adds	r3, #1
 80011c2:	71bb      	strb	r3, [r7, #6]
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	d9ee      	bls.n	80011a8 <ds18b20_ReadByte+0x10>
  return data;
 80011ca:	79fb      	ldrb	r3, [r7, #7]
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3708      	adds	r7, #8
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <ds18b20_WriteBit>:
//-----------------------------------------------
void ds18b20_WriteBit(uint8_t bit)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	4603      	mov	r3, r0
 80011dc:	71fb      	strb	r3, [r7, #7]
  GPIOB->ODR &= ~GPIO_ODR_ODR11;
 80011de:	4b11      	ldr	r3, [pc, #68]	; (8001224 <ds18b20_WriteBit+0x50>)
 80011e0:	68db      	ldr	r3, [r3, #12]
 80011e2:	4a10      	ldr	r2, [pc, #64]	; (8001224 <ds18b20_WriteBit+0x50>)
 80011e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80011e8:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 3 : 65);
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d001      	beq.n	80011f4 <ds18b20_WriteBit+0x20>
 80011f0:	2303      	movs	r3, #3
 80011f2:	e000      	b.n	80011f6 <ds18b20_WriteBit+0x22>
 80011f4:	2341      	movs	r3, #65	; 0x41
 80011f6:	4618      	mov	r0, r3
 80011f8:	f7ff ff3a 	bl	8001070 <DelayMicro>
  GPIOB->ODR |= GPIO_ODR_ODR11;
 80011fc:	4b09      	ldr	r3, [pc, #36]	; (8001224 <ds18b20_WriteBit+0x50>)
 80011fe:	68db      	ldr	r3, [r3, #12]
 8001200:	4a08      	ldr	r2, [pc, #32]	; (8001224 <ds18b20_WriteBit+0x50>)
 8001202:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001206:	60d3      	str	r3, [r2, #12]
  DelayMicro(bit ? 65 : 3);
 8001208:	79fb      	ldrb	r3, [r7, #7]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <ds18b20_WriteBit+0x3e>
 800120e:	2341      	movs	r3, #65	; 0x41
 8001210:	e000      	b.n	8001214 <ds18b20_WriteBit+0x40>
 8001212:	2303      	movs	r3, #3
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff2b 	bl	8001070 <DelayMicro>
}
 800121a:	bf00      	nop
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	40010c00 	.word	0x40010c00

08001228 <ds18b20_WriteByte>:
//-----------------------------------------------
void ds18b20_WriteByte(uint8_t dt)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	4603      	mov	r3, r0
 8001230:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < 8; i++)
 8001232:	2300      	movs	r3, #0
 8001234:	73fb      	strb	r3, [r7, #15]
 8001236:	e010      	b.n	800125a <ds18b20_WriteByte+0x32>
  {
    ds18b20_WriteBit(dt >> i & 1);
 8001238:	79fa      	ldrb	r2, [r7, #7]
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	fa42 f303 	asr.w	r3, r2, r3
 8001240:	b2db      	uxtb	r3, r3
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	b2db      	uxtb	r3, r3
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff ffc3 	bl	80011d4 <ds18b20_WriteBit>
    //Delay Protection
    DelayMicro(5);
 800124e:	2005      	movs	r0, #5
 8001250:	f7ff ff0e 	bl	8001070 <DelayMicro>
  for (uint8_t i = 0; i < 8; i++)
 8001254:	7bfb      	ldrb	r3, [r7, #15]
 8001256:	3301      	adds	r3, #1
 8001258:	73fb      	strb	r3, [r7, #15]
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	2b07      	cmp	r3, #7
 800125e:	d9eb      	bls.n	8001238 <ds18b20_WriteByte+0x10>
  }
}
 8001260:	bf00      	nop
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <ds18b20_SearhRom>:

//-----------------------------------------------
uint8_t ds18b20_SearhRom(uint8_t *Addr)

{
 8001268:	b580      	push	{r7, lr}
 800126a:	b086      	sub	sp, #24
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  uint8_t id_bit_number;
  uint8_t last_zero, rom_byte_number, search_result;
  uint8_t id_bit, cmp_id_bit;
  uint8_t rom_byte_mask, search_direction;
  // 
  id_bit_number = 1;
 8001270:	2301      	movs	r3, #1
 8001272:	75fb      	strb	r3, [r7, #23]
  last_zero = 0;
 8001274:	2300      	movs	r3, #0
 8001276:	75bb      	strb	r3, [r7, #22]
  rom_byte_number = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	757b      	strb	r3, [r7, #21]
  rom_byte_mask = 1;
 800127c:	2301      	movs	r3, #1
 800127e:	74fb      	strb	r3, [r7, #19]
  search_result = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	753b      	strb	r3, [r7, #20]
  if (!LastDeviceFlag)
 8001284:	4b55      	ldr	r3, [pc, #340]	; (80013dc <ds18b20_SearhRom+0x174>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d104      	bne.n	8001296 <ds18b20_SearhRom+0x2e>
  {
    ds18b20_Reset();
 800128c:	f7ff ff2c 	bl	80010e8 <ds18b20_Reset>
    ds18b20_WriteByte(0xF0);
 8001290:	20f0      	movs	r0, #240	; 0xf0
 8001292:	f7ff ffc9 	bl	8001228 <ds18b20_WriteByte>
  }
  do
   {
	id_bit = ds18b20_ReadBit();
 8001296:	f7ff ff53 	bl	8001140 <ds18b20_ReadBit>
 800129a:	4603      	mov	r3, r0
 800129c:	72fb      	strb	r3, [r7, #11]
    cmp_id_bit = ds18b20_ReadBit();
 800129e:	f7ff ff4f 	bl	8001140 <ds18b20_ReadBit>
 80012a2:	4603      	mov	r3, r0
 80012a4:	72bb      	strb	r3, [r7, #10]
    if ((id_bit == 1) && (cmp_id_bit == 1))
 80012a6:	7afb      	ldrb	r3, [r7, #11]
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d102      	bne.n	80012b2 <ds18b20_SearhRom+0x4a>
 80012ac:	7abb      	ldrb	r3, [r7, #10]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d05c      	beq.n	800136c <ds18b20_SearhRom+0x104>
       break;
    else
    {
      if (id_bit != cmp_id_bit)
 80012b2:	7afa      	ldrb	r2, [r7, #11]
 80012b4:	7abb      	ldrb	r3, [r7, #10]
 80012b6:	429a      	cmp	r2, r3
 80012b8:	d002      	beq.n	80012c0 <ds18b20_SearhRom+0x58>
      search_direction = id_bit; // bit write value for search
 80012ba:	7afb      	ldrb	r3, [r7, #11]
 80012bc:	74bb      	strb	r3, [r7, #18]
 80012be:	e025      	b.n	800130c <ds18b20_SearhRom+0xa4>
      else
      {
        if (id_bit_number < LastDiscrepancy)
 80012c0:	4b47      	ldr	r3, [pc, #284]	; (80013e0 <ds18b20_SearhRom+0x178>)
 80012c2:	781b      	ldrb	r3, [r3, #0]
 80012c4:	7dfa      	ldrb	r2, [r7, #23]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d20c      	bcs.n	80012e4 <ds18b20_SearhRom+0x7c>
          search_direction = ((ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 80012ca:	7d7b      	ldrb	r3, [r7, #21]
 80012cc:	4a45      	ldr	r2, [pc, #276]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 80012ce:	5cd2      	ldrb	r2, [r2, r3]
 80012d0:	7cfb      	ldrb	r3, [r7, #19]
 80012d2:	4013      	ands	r3, r2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	bf14      	ite	ne
 80012da:	2301      	movne	r3, #1
 80012dc:	2300      	moveq	r3, #0
 80012de:	b2db      	uxtb	r3, r3
 80012e0:	74bb      	strb	r3, [r7, #18]
 80012e2:	e008      	b.n	80012f6 <ds18b20_SearhRom+0x8e>
        else
          search_direction = (id_bit_number == LastDiscrepancy);
 80012e4:	4b3e      	ldr	r3, [pc, #248]	; (80013e0 <ds18b20_SearhRom+0x178>)
 80012e6:	781b      	ldrb	r3, [r3, #0]
 80012e8:	7dfa      	ldrb	r2, [r7, #23]
 80012ea:	429a      	cmp	r2, r3
 80012ec:	bf0c      	ite	eq
 80012ee:	2301      	moveq	r3, #1
 80012f0:	2300      	movne	r3, #0
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	74bb      	strb	r3, [r7, #18]
        if (search_direction == 0)
 80012f6:	7cbb      	ldrb	r3, [r7, #18]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d107      	bne.n	800130c <ds18b20_SearhRom+0xa4>
        {
          last_zero = id_bit_number;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	75bb      	strb	r3, [r7, #22]
          if (last_zero < 9)
 8001300:	7dbb      	ldrb	r3, [r7, #22]
 8001302:	2b08      	cmp	r3, #8
 8001304:	d802      	bhi.n	800130c <ds18b20_SearhRom+0xa4>
          LastFamilyDiscrepancy = last_zero;
 8001306:	4a38      	ldr	r2, [pc, #224]	; (80013e8 <ds18b20_SearhRom+0x180>)
 8001308:	7dbb      	ldrb	r3, [r7, #22]
 800130a:	7013      	strb	r3, [r2, #0]
        }
      }
      if (search_direction == 1)
 800130c:	7cbb      	ldrb	r3, [r7, #18]
 800130e:	2b01      	cmp	r3, #1
 8001310:	d109      	bne.n	8001326 <ds18b20_SearhRom+0xbe>
        ROM_NO[rom_byte_number] |= rom_byte_mask;
 8001312:	7d7b      	ldrb	r3, [r7, #21]
 8001314:	4a33      	ldr	r2, [pc, #204]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 8001316:	5cd1      	ldrb	r1, [r2, r3]
 8001318:	7d7b      	ldrb	r3, [r7, #21]
 800131a:	7cfa      	ldrb	r2, [r7, #19]
 800131c:	430a      	orrs	r2, r1
 800131e:	b2d1      	uxtb	r1, r2
 8001320:	4a30      	ldr	r2, [pc, #192]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 8001322:	54d1      	strb	r1, [r2, r3]
 8001324:	e00d      	b.n	8001342 <ds18b20_SearhRom+0xda>
      else
        ROM_NO[rom_byte_number] &= ~rom_byte_mask;
 8001326:	7d7b      	ldrb	r3, [r7, #21]
 8001328:	4a2e      	ldr	r2, [pc, #184]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 800132a:	5cd3      	ldrb	r3, [r2, r3]
 800132c:	b25a      	sxtb	r2, r3
 800132e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001332:	43db      	mvns	r3, r3
 8001334:	b25b      	sxtb	r3, r3
 8001336:	4013      	ands	r3, r2
 8001338:	b25a      	sxtb	r2, r3
 800133a:	7d7b      	ldrb	r3, [r7, #21]
 800133c:	b2d1      	uxtb	r1, r2
 800133e:	4a29      	ldr	r2, [pc, #164]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 8001340:	54d1      	strb	r1, [r2, r3]
      ds18b20_WriteBit(search_direction);
 8001342:	7cbb      	ldrb	r3, [r7, #18]
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff45 	bl	80011d4 <ds18b20_WriteBit>
      id_bit_number++;
 800134a:	7dfb      	ldrb	r3, [r7, #23]
 800134c:	3301      	adds	r3, #1
 800134e:	75fb      	strb	r3, [r7, #23]
      rom_byte_mask <<= 1;
 8001350:	7cfb      	ldrb	r3, [r7, #19]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	74fb      	strb	r3, [r7, #19]
      if (rom_byte_mask == 0)
 8001356:	7cfb      	ldrb	r3, [r7, #19]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d104      	bne.n	8001366 <ds18b20_SearhRom+0xfe>
      {
        rom_byte_number++;
 800135c:	7d7b      	ldrb	r3, [r7, #21]
 800135e:	3301      	adds	r3, #1
 8001360:	757b      	strb	r3, [r7, #21]
        rom_byte_mask = 1;
 8001362:	2301      	movs	r3, #1
 8001364:	74fb      	strb	r3, [r7, #19]
      }
    }
  } while(rom_byte_number < 8); //    0  7  
 8001366:	7d7b      	ldrb	r3, [r7, #21]
 8001368:	2b07      	cmp	r3, #7
 800136a:	d994      	bls.n	8001296 <ds18b20_SearhRom+0x2e>

  if (!(id_bit_number < 65))
 800136c:	7dfb      	ldrb	r3, [r7, #23]
 800136e:	2b40      	cmp	r3, #64	; 0x40
 8001370:	d90b      	bls.n	800138a <ds18b20_SearhRom+0x122>
  {
	  // search successful so set LastDiscrepancy,LastDeviceFlag,search_result
	  LastDiscrepancy = last_zero;
 8001372:	4a1b      	ldr	r2, [pc, #108]	; (80013e0 <ds18b20_SearhRom+0x178>)
 8001374:	7dbb      	ldrb	r3, [r7, #22]
 8001376:	7013      	strb	r3, [r2, #0]
	  // check for last device
	  if (LastDiscrepancy == 0)
 8001378:	4b19      	ldr	r3, [pc, #100]	; (80013e0 <ds18b20_SearhRom+0x178>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d102      	bne.n	8001386 <ds18b20_SearhRom+0x11e>
	    LastDeviceFlag = 1;
 8001380:	4b16      	ldr	r3, [pc, #88]	; (80013dc <ds18b20_SearhRom+0x174>)
 8001382:	2201      	movs	r2, #1
 8001384:	701a      	strb	r2, [r3, #0]
	  search_result = 1;
 8001386:	2301      	movs	r3, #1
 8001388:	753b      	strb	r3, [r7, #20]
  }
  if (!search_result || !ROM_NO[0])
 800138a:	7d3b      	ldrb	r3, [r7, #20]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <ds18b20_SearhRom+0x130>
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d10b      	bne.n	80013b0 <ds18b20_SearhRom+0x148>
  {
    LastDiscrepancy = 0;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <ds18b20_SearhRom+0x178>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
    LastDeviceFlag = 0;
 800139e:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <ds18b20_SearhRom+0x174>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	701a      	strb	r2, [r3, #0]
    LastFamilyDiscrepancy = 0;
 80013a4:	4b10      	ldr	r3, [pc, #64]	; (80013e8 <ds18b20_SearhRom+0x180>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	701a      	strb	r2, [r3, #0]
    search_result = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	753b      	strb	r3, [r7, #20]
 80013ae:	e010      	b.n	80013d2 <ds18b20_SearhRom+0x16a>
  }
  else
  {
    for (int i = 0; i < 8; i++) Addr[i] = ROM_NO[i];
 80013b0:	2300      	movs	r3, #0
 80013b2:	60fb      	str	r3, [r7, #12]
 80013b4:	e00a      	b.n	80013cc <ds18b20_SearhRom+0x164>
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	4413      	add	r3, r2
 80013bc:	4909      	ldr	r1, [pc, #36]	; (80013e4 <ds18b20_SearhRom+0x17c>)
 80013be:	68fa      	ldr	r2, [r7, #12]
 80013c0:	440a      	add	r2, r1
 80013c2:	7812      	ldrb	r2, [r2, #0]
 80013c4:	701a      	strb	r2, [r3, #0]
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	3301      	adds	r3, #1
 80013ca:	60fb      	str	r3, [r7, #12]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	2b07      	cmp	r3, #7
 80013d0:	ddf1      	ble.n	80013b6 <ds18b20_SearhRom+0x14e>
  }
  return search_result;
 80013d2:	7d3b      	ldrb	r3, [r7, #20]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3718      	adds	r7, #24
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	2000032d 	.word	0x2000032d
 80013e0:	2000032e 	.word	0x2000032e
 80013e4:	20000324 	.word	0x20000324
 80013e8:	2000032c 	.word	0x2000032c

080013ec <ds18b20_init>:



//-----------------------------------------------
uint8_t ds18b20_init(uint8_t mode)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b086      	sub	sp, #24
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	71fb      	strb	r3, [r7, #7]
  int i = 0, j=0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	617b      	str	r3, [r7, #20]
 80013fa:	2300      	movs	r3, #0
 80013fc:	613b      	str	r3, [r7, #16]
  uint8_t dt[8];
  if(mode==SKIP_ROM)
 80013fe:	79fb      	ldrb	r3, [r7, #7]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d116      	bne.n	8001432 <ds18b20_init+0x46>
  {
	    if(ds18b20_Reset()) return 1;
 8001404:	f7ff fe70 	bl	80010e8 <ds18b20_Reset>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <ds18b20_init+0x26>
 800140e:	2301      	movs	r3, #1
 8001410:	e06b      	b.n	80014ea <ds18b20_init+0xfe>
		//SKIP ROM
		ds18b20_WriteByte(0xCC);
 8001412:	20cc      	movs	r0, #204	; 0xcc
 8001414:	f7ff ff08 	bl	8001228 <ds18b20_WriteByte>
		//WRITE SCRATCHPAD
		ds18b20_WriteByte(0x4E);
 8001418:	204e      	movs	r0, #78	; 0x4e
 800141a:	f7ff ff05 	bl	8001228 <ds18b20_WriteByte>
		//TH REGISTER 100 
		ds18b20_WriteByte(0x64);
 800141e:	2064      	movs	r0, #100	; 0x64
 8001420:	f7ff ff02 	bl	8001228 <ds18b20_WriteByte>
		//TL REGISTER - 30 
		ds18b20_WriteByte(0x9E);
 8001424:	209e      	movs	r0, #158	; 0x9e
 8001426:	f7ff feff 	bl	8001228 <ds18b20_WriteByte>
		//Resolution 12 bit
		ds18b20_WriteByte(RESOLUTION_12BIT);
 800142a:	207f      	movs	r0, #127	; 0x7f
 800142c:	f7ff fefc 	bl	8001228 <ds18b20_WriteByte>
 8001430:	e05a      	b.n	80014e8 <ds18b20_init+0xfc>
  }
  else
  {
    for(i=1;i<=8;i++)
 8001432:	2301      	movs	r3, #1
 8001434:	617b      	str	r3, [r7, #20]
 8001436:	e01c      	b.n	8001472 <ds18b20_init+0x86>
    {
      if(ds18b20_SearhRom(dt))
 8001438:	f107 0308 	add.w	r3, r7, #8
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff13 	bl	8001268 <ds18b20_SearhRom>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d018      	beq.n	800147a <ds18b20_init+0x8e>
      {
        Dev_Cnt++;
 8001448:	4b2a      	ldr	r3, [pc, #168]	; (80014f4 <ds18b20_init+0x108>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	3301      	adds	r3, #1
 800144e:	b2da      	uxtb	r2, r3
 8001450:	4b28      	ldr	r3, [pc, #160]	; (80014f4 <ds18b20_init+0x108>)
 8001452:	701a      	strb	r2, [r3, #0]
        memcpy(Dev_ID[Dev_Cnt-1],dt,sizeof(dt));
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <ds18b20_init+0x108>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	3b01      	subs	r3, #1
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	4a26      	ldr	r2, [pc, #152]	; (80014f8 <ds18b20_init+0x10c>)
 800145e:	4413      	add	r3, r2
 8001460:	461a      	mov	r2, r3
 8001462:	f107 0308 	add.w	r3, r7, #8
 8001466:	cb03      	ldmia	r3!, {r0, r1}
 8001468:	6010      	str	r0, [r2, #0]
 800146a:	6051      	str	r1, [r2, #4]
    for(i=1;i<=8;i++)
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3301      	adds	r3, #1
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	697b      	ldr	r3, [r7, #20]
 8001474:	2b08      	cmp	r3, #8
 8001476:	dddf      	ble.n	8001438 <ds18b20_init+0x4c>
 8001478:	e000      	b.n	800147c <ds18b20_init+0x90>
      }
      else break;
 800147a:	bf00      	nop
    }
    for(i=1;i<=Dev_Cnt;i++)
 800147c:	2301      	movs	r3, #1
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e02c      	b.n	80014dc <ds18b20_init+0xf0>
    {
      if(ds18b20_Reset()) return 1;
 8001482:	f7ff fe31 	bl	80010e8 <ds18b20_Reset>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <ds18b20_init+0xa4>
 800148c:	2301      	movs	r3, #1
 800148e:	e02c      	b.n	80014ea <ds18b20_init+0xfe>
      //Match Rom
      ds18b20_WriteByte(0x55);
 8001490:	2055      	movs	r0, #85	; 0x55
 8001492:	f7ff fec9 	bl	8001228 <ds18b20_WriteByte>
      for(j=0;j<=7;j++)
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	e00d      	b.n	80014b8 <ds18b20_init+0xcc>
      {
        ds18b20_WriteByte(Dev_ID[i-1][j]);
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	3b01      	subs	r3, #1
 80014a0:	4a15      	ldr	r2, [pc, #84]	; (80014f8 <ds18b20_init+0x10c>)
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	441a      	add	r2, r3
 80014a6:	693b      	ldr	r3, [r7, #16]
 80014a8:	4413      	add	r3, r2
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff febb 	bl	8001228 <ds18b20_WriteByte>
      for(j=0;j<=7;j++)
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	3301      	adds	r3, #1
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	2b07      	cmp	r3, #7
 80014bc:	ddee      	ble.n	800149c <ds18b20_init+0xb0>
      }
      //WRITE SCRATCHPAD
      ds18b20_WriteByte(0x4E);
 80014be:	204e      	movs	r0, #78	; 0x4e
 80014c0:	f7ff feb2 	bl	8001228 <ds18b20_WriteByte>
      //TH REGISTER 100 
      ds18b20_WriteByte(0x64);
 80014c4:	2064      	movs	r0, #100	; 0x64
 80014c6:	f7ff feaf 	bl	8001228 <ds18b20_WriteByte>
      //TL REGISTER - 30 
      ds18b20_WriteByte(0x9E);
 80014ca:	209e      	movs	r0, #158	; 0x9e
 80014cc:	f7ff feac 	bl	8001228 <ds18b20_WriteByte>
      //Resolution 12 bit
      ds18b20_WriteByte(RESOLUTION_12BIT);
 80014d0:	207f      	movs	r0, #127	; 0x7f
 80014d2:	f7ff fea9 	bl	8001228 <ds18b20_WriteByte>
    for(i=1;i<=Dev_Cnt;i++)
 80014d6:	697b      	ldr	r3, [r7, #20]
 80014d8:	3301      	adds	r3, #1
 80014da:	617b      	str	r3, [r7, #20]
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <ds18b20_init+0x108>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	461a      	mov	r2, r3
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	4293      	cmp	r3, r2
 80014e6:	ddcc      	ble.n	8001482 <ds18b20_init+0x96>
    }
  }
  return 0;
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	200004be 	.word	0x200004be
 80014f8:	20000278 	.word	0x20000278

080014fc <ds18b20_MeasureTemperCmd>:
//----------------------------------------------------------
void ds18b20_MeasureTemperCmd(uint8_t mode, uint8_t DevNum)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b084      	sub	sp, #16
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	4613      	mov	r3, r2
 800150a:	71bb      	strb	r3, [r7, #6]
  int i = 0;
 800150c:	2300      	movs	r3, #0
 800150e:	60fb      	str	r3, [r7, #12]
  ds18b20_Reset();
 8001510:	f7ff fdea 	bl	80010e8 <ds18b20_Reset>
  if(mode==SKIP_ROM)
 8001514:	79fb      	ldrb	r3, [r7, #7]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d103      	bne.n	8001522 <ds18b20_MeasureTemperCmd+0x26>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 800151a:	20cc      	movs	r0, #204	; 0xcc
 800151c:	f7ff fe84 	bl	8001228 <ds18b20_WriteByte>
 8001520:	e016      	b.n	8001550 <ds18b20_MeasureTemperCmd+0x54>
  }
  else
  {
    //Match Rom
    ds18b20_WriteByte(0x55);
 8001522:	2055      	movs	r0, #85	; 0x55
 8001524:	f7ff fe80 	bl	8001228 <ds18b20_WriteByte>
    for(i=0;i<=7;i++)
 8001528:	2300      	movs	r3, #0
 800152a:	60fb      	str	r3, [r7, #12]
 800152c:	e00d      	b.n	800154a <ds18b20_MeasureTemperCmd+0x4e>
    {
      ds18b20_WriteByte(Dev_ID[DevNum-1][i]);
 800152e:	79bb      	ldrb	r3, [r7, #6]
 8001530:	3b01      	subs	r3, #1
 8001532:	4a0b      	ldr	r2, [pc, #44]	; (8001560 <ds18b20_MeasureTemperCmd+0x64>)
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	441a      	add	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4413      	add	r3, r2
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fe72 	bl	8001228 <ds18b20_WriteByte>
    for(i=0;i<=7;i++)
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	3301      	adds	r3, #1
 8001548:	60fb      	str	r3, [r7, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	2b07      	cmp	r3, #7
 800154e:	ddee      	ble.n	800152e <ds18b20_MeasureTemperCmd+0x32>
    }
  }

  //CONVERT T
  ds18b20_WriteByte(0x44);
 8001550:	2044      	movs	r0, #68	; 0x44
 8001552:	f7ff fe69 	bl	8001228 <ds18b20_WriteByte>
}
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000278 	.word	0x20000278

08001564 <ds18b20_ReadStratcpad>:
//----------------------------------------------------------
void ds18b20_ReadStratcpad(uint8_t mode, uint8_t *Data, uint8_t DevNum)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b085      	sub	sp, #20
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	6039      	str	r1, [r7, #0]
 800156e:	71fb      	strb	r3, [r7, #7]
 8001570:	4613      	mov	r3, r2
 8001572:	71bb      	strb	r3, [r7, #6]
  uint8_t i;
  ds18b20_Reset();
 8001574:	f7ff fdb8 	bl	80010e8 <ds18b20_Reset>
  if(mode==SKIP_ROM)
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d103      	bne.n	8001586 <ds18b20_ReadStratcpad+0x22>
  {
    //SKIP ROM
    ds18b20_WriteByte(0xCC);
 800157e:	20cc      	movs	r0, #204	; 0xcc
 8001580:	f7ff fe52 	bl	8001228 <ds18b20_WriteByte>
 8001584:	e016      	b.n	80015b4 <ds18b20_ReadStratcpad+0x50>
  }
  else
  {
    //Match Rom
    ds18b20_WriteByte(0x55);
 8001586:	2055      	movs	r0, #85	; 0x55
 8001588:	f7ff fe4e 	bl	8001228 <ds18b20_WriteByte>
    for(i=0;i<=7;i++)
 800158c:	2300      	movs	r3, #0
 800158e:	73fb      	strb	r3, [r7, #15]
 8001590:	e00d      	b.n	80015ae <ds18b20_ReadStratcpad+0x4a>
    {
      ds18b20_WriteByte(Dev_ID[DevNum-1][i]);
 8001592:	79bb      	ldrb	r3, [r7, #6]
 8001594:	1e5a      	subs	r2, r3, #1
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	4912      	ldr	r1, [pc, #72]	; (80015e4 <ds18b20_ReadStratcpad+0x80>)
 800159a:	00d2      	lsls	r2, r2, #3
 800159c:	440a      	add	r2, r1
 800159e:	4413      	add	r3, r2
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff fe40 	bl	8001228 <ds18b20_WriteByte>
    for(i=0;i<=7;i++)
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	3301      	adds	r3, #1
 80015ac:	73fb      	strb	r3, [r7, #15]
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	2b07      	cmp	r3, #7
 80015b2:	d9ee      	bls.n	8001592 <ds18b20_ReadStratcpad+0x2e>
    }
  }
  //READ SCRATCHPAD
  ds18b20_WriteByte(0xBE);
 80015b4:	20be      	movs	r0, #190	; 0xbe
 80015b6:	f7ff fe37 	bl	8001228 <ds18b20_WriteByte>
  for(i=0;i<8;i++)
 80015ba:	2300      	movs	r3, #0
 80015bc:	73fb      	strb	r3, [r7, #15]
 80015be:	e009      	b.n	80015d4 <ds18b20_ReadStratcpad+0x70>
  {
    Data[i] = ds18b20_ReadByte();
 80015c0:	7bfb      	ldrb	r3, [r7, #15]
 80015c2:	683a      	ldr	r2, [r7, #0]
 80015c4:	18d4      	adds	r4, r2, r3
 80015c6:	f7ff fde7 	bl	8001198 <ds18b20_ReadByte>
 80015ca:	4603      	mov	r3, r0
 80015cc:	7023      	strb	r3, [r4, #0]
  for(i=0;i<8;i++)
 80015ce:	7bfb      	ldrb	r3, [r7, #15]
 80015d0:	3301      	adds	r3, #1
 80015d2:	73fb      	strb	r3, [r7, #15]
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
 80015d6:	2b07      	cmp	r3, #7
 80015d8:	d9f2      	bls.n	80015c0 <ds18b20_ReadStratcpad+0x5c>
  }
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000278 	.word	0x20000278

080015e8 <ds18b20_GetSign>:
//----------------------------------------------------------
uint8_t ds18b20_GetSign(uint16_t dt)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	80fb      	strh	r3, [r7, #6]
  // 11- 
  if (dt&(1<<11)) return 1;
 80015f2:	88fb      	ldrh	r3, [r7, #6]
 80015f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <ds18b20_GetSign+0x18>
 80015fc:	2301      	movs	r3, #1
 80015fe:	e000      	b.n	8001602 <ds18b20_GetSign+0x1a>
  else return 0;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <ds18b20_Convert>:
//----------------------------------------------------------
float ds18b20_Convert(uint16_t dt)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	80fb      	strh	r3, [r7, #6]
  float t;
  t = (float) ((dt&0x07FF)>>4); //    
 8001616:	88fb      	ldrh	r3, [r7, #6]
 8001618:	111b      	asrs	r3, r3, #4
 800161a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff fb5c 	bl	8000cdc <__aeabi_i2f>
 8001624:	4603      	mov	r3, r0
 8001626:	60fb      	str	r3, [r7, #12]
  //  
  t += (float)(dt&0x000F) / 16.0f;
 8001628:	88fb      	ldrh	r3, [r7, #6]
 800162a:	f003 030f 	and.w	r3, r3, #15
 800162e:	4618      	mov	r0, r3
 8001630:	f7ff fb54 	bl	8000cdc <__aeabi_i2f>
 8001634:	4603      	mov	r3, r0
 8001636:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff fc56 	bl	8000eec <__aeabi_fdiv>
 8001640:	4603      	mov	r3, r0
 8001642:	4619      	mov	r1, r3
 8001644:	68f8      	ldr	r0, [r7, #12]
 8001646:	f7ff fa95 	bl	8000b74 <__addsf3>
 800164a:	4603      	mov	r3, r0
 800164c:	60fb      	str	r3, [r7, #12]
  return t;
 800164e:	68fb      	ldr	r3, [r7, #12]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3710      	adds	r7, #16
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}

08001658 <RV_ST7735_LED_ON>:
    return (uint8_t)(-x);
  else
    return (uint8_t)(x);
}
// 
void RV_ST7735_LED_ON(void) {
 8001658:	b580      	push	{r7, lr}
 800165a:	af00      	add	r7, sp, #0
	LCD_ST7735_LED_1;
 800165c:	2201      	movs	r2, #1
 800165e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001662:	4802      	ldr	r0, [pc, #8]	; (800166c <RV_ST7735_LED_ON+0x14>)
 8001664:	f001 fe28 	bl	80032b8 <HAL_GPIO_WritePin>
}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40010c00 	.word	0x40010c00

08001670 <RV_ST7735_SEND>:
// 
void RV_ST7735_LED_OFF(void) {
	LCD_ST7735_LED_0;
}
//   SPI
void RV_ST7735_SEND(uint8_t data) {
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&hspi1, &data, 1, 10);
 800167a:	1df9      	adds	r1, r7, #7
 800167c:	230a      	movs	r3, #10
 800167e:	2201      	movs	r2, #1
 8001680:	4803      	ldr	r0, [pc, #12]	; (8001690 <RV_ST7735_SEND+0x20>)
 8001682:	f002 fad1 	bl	8003c28 <HAL_SPI_Transmit>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200006a8 	.word	0x200006a8

08001694 <RV_ST7735_SEND_CMD>:
// 
void RV_ST7735_SEND_CMD(uint8_t cmd) {
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	4603      	mov	r3, r0
 800169c:	71fb      	strb	r3, [r7, #7]
  LCD_ST7735_A0_0;
 800169e:	2200      	movs	r2, #0
 80016a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a4:	4805      	ldr	r0, [pc, #20]	; (80016bc <RV_ST7735_SEND_CMD+0x28>)
 80016a6:	f001 fe07 	bl	80032b8 <HAL_GPIO_WritePin>
  RV_ST7735_SEND(cmd);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ffdf 	bl	8001670 <RV_ST7735_SEND>
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40010c00 	.word	0x40010c00

080016c0 <RV_ST7735_SEND_DATA>:
// 
void RV_ST7735_SEND_DATA(uint8_t data) {
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	4603      	mov	r3, r0
 80016c8:	71fb      	strb	r3, [r7, #7]
  LCD_ST7735_A0_1;
 80016ca:	2201      	movs	r2, #1
 80016cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016d0:	4805      	ldr	r0, [pc, #20]	; (80016e8 <RV_ST7735_SEND_DATA+0x28>)
 80016d2:	f001 fdf1 	bl	80032b8 <HAL_GPIO_WritePin>
  RV_ST7735_SEND(data);
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff ffc9 	bl	8001670 <RV_ST7735_SEND>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40010c00 	.word	0x40010c00

080016ec <RV_ST7735_AT>:
//  
void RV_ST7735_AT(uint8_t startX, uint8_t startY, uint8_t stopX, uint8_t stopY) {
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4604      	mov	r4, r0
 80016f4:	4608      	mov	r0, r1
 80016f6:	4611      	mov	r1, r2
 80016f8:	461a      	mov	r2, r3
 80016fa:	4623      	mov	r3, r4
 80016fc:	71fb      	strb	r3, [r7, #7]
 80016fe:	4603      	mov	r3, r0
 8001700:	71bb      	strb	r3, [r7, #6]
 8001702:	460b      	mov	r3, r1
 8001704:	717b      	strb	r3, [r7, #5]
 8001706:	4613      	mov	r3, r2
 8001708:	713b      	strb	r3, [r7, #4]
	RV_ST7735_SEND_CMD(0x2A);
 800170a:	202a      	movs	r0, #42	; 0x2a
 800170c:	f7ff ffc2 	bl	8001694 <RV_ST7735_SEND_CMD>
	RV_ST7735_SEND_DATA(0x00);
 8001710:	2000      	movs	r0, #0
 8001712:	f7ff ffd5 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(startX + dX);
 8001716:	79fb      	ldrb	r3, [r7, #7]
 8001718:	3301      	adds	r3, #1
 800171a:	b2db      	uxtb	r3, r3
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ffcf 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(0x00);        
 8001722:	2000      	movs	r0, #0
 8001724:	f7ff ffcc 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(stopX + dX);
 8001728:	797b      	ldrb	r3, [r7, #5]
 800172a:	3301      	adds	r3, #1
 800172c:	b2db      	uxtb	r3, r3
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff ffc6 	bl	80016c0 <RV_ST7735_SEND_DATA>
	
	RV_ST7735_SEND_CMD(0x2B);
 8001734:	202b      	movs	r0, #43	; 0x2b
 8001736:	f7ff ffad 	bl	8001694 <RV_ST7735_SEND_CMD>
	RV_ST7735_SEND_DATA(0x00);
 800173a:	2000      	movs	r0, #0
 800173c:	f7ff ffc0 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(startY + dY);
 8001740:	79bb      	ldrb	r3, [r7, #6]
 8001742:	3302      	adds	r3, #2
 8001744:	b2db      	uxtb	r3, r3
 8001746:	4618      	mov	r0, r3
 8001748:	f7ff ffba 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(0x00);       
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff ffb7 	bl	80016c0 <RV_ST7735_SEND_DATA>
	RV_ST7735_SEND_DATA(stopY + dY);
 8001752:	793b      	ldrb	r3, [r7, #4]
 8001754:	3302      	adds	r3, #2
 8001756:	b2db      	uxtb	r3, r3
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ffb1 	bl	80016c0 <RV_ST7735_SEND_DATA>
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	bd90      	pop	{r4, r7, pc}
	...

08001768 <RV_ST7735_INIT>:
// 
void RV_ST7735_INIT(void) {
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
  hspi1.Instance = SPI1;
 800176c:	4b2f      	ldr	r3, [pc, #188]	; (800182c <RV_ST7735_INIT+0xc4>)
 800176e:	4a30      	ldr	r2, [pc, #192]	; (8001830 <RV_ST7735_INIT+0xc8>)
 8001770:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001772:	4b2e      	ldr	r3, [pc, #184]	; (800182c <RV_ST7735_INIT+0xc4>)
 8001774:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001778:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800177a:	4b2c      	ldr	r3, [pc, #176]	; (800182c <RV_ST7735_INIT+0xc4>)
 800177c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001780:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001782:	4b2a      	ldr	r3, [pc, #168]	; (800182c <RV_ST7735_INIT+0xc4>)
 8001784:	2200      	movs	r2, #0
 8001786:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001788:	4b28      	ldr	r3, [pc, #160]	; (800182c <RV_ST7735_INIT+0xc4>)
 800178a:	2200      	movs	r2, #0
 800178c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800178e:	4b27      	ldr	r3, [pc, #156]	; (800182c <RV_ST7735_INIT+0xc4>)
 8001790:	2200      	movs	r2, #0
 8001792:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001794:	4b25      	ldr	r3, [pc, #148]	; (800182c <RV_ST7735_INIT+0xc4>)
 8001796:	f44f 7200 	mov.w	r2, #512	; 0x200
 800179a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800179c:	4b23      	ldr	r3, [pc, #140]	; (800182c <RV_ST7735_INIT+0xc4>)
 800179e:	2208      	movs	r2, #8
 80017a0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80017a2:	4b22      	ldr	r3, [pc, #136]	; (800182c <RV_ST7735_INIT+0xc4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
 80017a8:	4b20      	ldr	r3, [pc, #128]	; (800182c <RV_ST7735_INIT+0xc4>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80017ae:	4b1f      	ldr	r3, [pc, #124]	; (800182c <RV_ST7735_INIT+0xc4>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80017b4:	4b1d      	ldr	r3, [pc, #116]	; (800182c <RV_ST7735_INIT+0xc4>)
 80017b6:	220a      	movs	r2, #10
 80017b8:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_SPI_Init(&hspi1);
 80017ba:	481c      	ldr	r0, [pc, #112]	; (800182c <RV_ST7735_INIT+0xc4>)
 80017bc:	f002 f9b0 	bl	8003b20 <HAL_SPI_Init>
    
  LCD_ST7735_CS_0;
 80017c0:	2200      	movs	r2, #0
 80017c2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017c6:	481b      	ldr	r0, [pc, #108]	; (8001834 <RV_ST7735_INIT+0xcc>)
 80017c8:	f001 fd76 	bl	80032b8 <HAL_GPIO_WritePin>
  LCD_ST7735_RES_0;
 80017cc:	2200      	movs	r2, #0
 80017ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017d2:	4818      	ldr	r0, [pc, #96]	; (8001834 <RV_ST7735_INIT+0xcc>)
 80017d4:	f001 fd70 	bl	80032b8 <HAL_GPIO_WritePin>
  HAL_Delay(LCD_DELAY);
 80017d8:	200a      	movs	r0, #10
 80017da:	f001 f9b1 	bl	8002b40 <HAL_Delay>
  LCD_ST7735_RES_1;
 80017de:	2201      	movs	r2, #1
 80017e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017e4:	4813      	ldr	r0, [pc, #76]	; (8001834 <RV_ST7735_INIT+0xcc>)
 80017e6:	f001 fd67 	bl	80032b8 <HAL_GPIO_WritePin>
  HAL_Delay(LCD_DELAY);
 80017ea:	200a      	movs	r0, #10
 80017ec:	f001 f9a8 	bl	8002b40 <HAL_Delay>
  RV_ST7735_SEND_CMD(0x11);
 80017f0:	2011      	movs	r0, #17
 80017f2:	f7ff ff4f 	bl	8001694 <RV_ST7735_SEND_CMD>
  HAL_Delay(LCD_DELAY);
 80017f6:	200a      	movs	r0, #10
 80017f8:	f001 f9a2 	bl	8002b40 <HAL_Delay>
  RV_ST7735_SEND_CMD(0x3A);
 80017fc:	203a      	movs	r0, #58	; 0x3a
 80017fe:	f7ff ff49 	bl	8001694 <RV_ST7735_SEND_CMD>
  RV_ST7735_SEND_DATA(0x05);
 8001802:	2005      	movs	r0, #5
 8001804:	f7ff ff5c 	bl	80016c0 <RV_ST7735_SEND_DATA>
  RV_ST7735_SEND_CMD(0x36);
 8001808:	2036      	movs	r0, #54	; 0x36
 800180a:	f7ff ff43 	bl	8001694 <RV_ST7735_SEND_CMD>
  RV_ST7735_SEND_DATA(0x68);
 800180e:	2068      	movs	r0, #104	; 0x68
 8001810:	f7ff ff56 	bl	80016c0 <RV_ST7735_SEND_DATA>
  RV_ST7735_SEND_CMD(0x29);
 8001814:	2029      	movs	r0, #41	; 0x29
 8001816:	f7ff ff3d 	bl	8001694 <RV_ST7735_SEND_CMD>
  LCD_ST7735_CS_1;
 800181a:	2201      	movs	r2, #1
 800181c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001820:	4804      	ldr	r0, [pc, #16]	; (8001834 <RV_ST7735_INIT+0xcc>)
 8001822:	f001 fd49 	bl	80032b8 <HAL_GPIO_WritePin>
}
 8001826:	bf00      	nop
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200006a8 	.word	0x200006a8
 8001830:	40013000 	.word	0x40013000
 8001834:	40010c00 	.word	0x40010c00

08001838 <RV_ST7735_FILLRECT>:
//  
void RV_ST7735_FILLRECT(uint8_t startX, uint8_t startY, uint8_t stopX, uint8_t stopY, uint16_t color) {
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	4604      	mov	r4, r0
 8001840:	4608      	mov	r0, r1
 8001842:	4611      	mov	r1, r2
 8001844:	461a      	mov	r2, r3
 8001846:	4623      	mov	r3, r4
 8001848:	71fb      	strb	r3, [r7, #7]
 800184a:	4603      	mov	r3, r0
 800184c:	71bb      	strb	r3, [r7, #6]
 800184e:	460b      	mov	r3, r1
 8001850:	717b      	strb	r3, [r7, #5]
 8001852:	4613      	mov	r3, r2
 8001854:	713b      	strb	r3, [r7, #4]
  uint8_t x;
  uint8_t y;
  LCD_ST7735_CS_0;
 8001856:	2200      	movs	r2, #0
 8001858:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800185c:	481a      	ldr	r0, [pc, #104]	; (80018c8 <RV_ST7735_FILLRECT+0x90>)
 800185e:	f001 fd2b 	bl	80032b8 <HAL_GPIO_WritePin>
  RV_ST7735_AT(startX, startY, stopX, stopY);
 8001862:	793b      	ldrb	r3, [r7, #4]
 8001864:	797a      	ldrb	r2, [r7, #5]
 8001866:	79b9      	ldrb	r1, [r7, #6]
 8001868:	79f8      	ldrb	r0, [r7, #7]
 800186a:	f7ff ff3f 	bl	80016ec <RV_ST7735_AT>
  RV_ST7735_SEND_CMD(0x2C);
 800186e:	202c      	movs	r0, #44	; 0x2c
 8001870:	f7ff ff10 	bl	8001694 <RV_ST7735_SEND_CMD>
  for (y = startY; y <= stopY; y++)
 8001874:	79bb      	ldrb	r3, [r7, #6]
 8001876:	73bb      	strb	r3, [r7, #14]
 8001878:	e018      	b.n	80018ac <RV_ST7735_FILLRECT+0x74>
		for (x = startX; x <= stopX; x++) {
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	73fb      	strb	r3, [r7, #15]
 800187e:	e00e      	b.n	800189e <RV_ST7735_FILLRECT+0x66>
      RV_ST7735_SEND_DATA((uint8_t) ((color & 0xFF00) >> 8));
 8001880:	8c3b      	ldrh	r3, [r7, #32]
 8001882:	0a1b      	lsrs	r3, r3, #8
 8001884:	b29b      	uxth	r3, r3
 8001886:	b2db      	uxtb	r3, r3
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff19 	bl	80016c0 <RV_ST7735_SEND_DATA>
      RV_ST7735_SEND_DATA((uint8_t) (color & 0x00FF));
 800188e:	8c3b      	ldrh	r3, [r7, #32]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff ff14 	bl	80016c0 <RV_ST7735_SEND_DATA>
		for (x = startX; x <= stopX; x++) {
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	3301      	adds	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
 800189e:	7bfa      	ldrb	r2, [r7, #15]
 80018a0:	797b      	ldrb	r3, [r7, #5]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d9ec      	bls.n	8001880 <RV_ST7735_FILLRECT+0x48>
  for (y = startY; y <= stopY; y++)
 80018a6:	7bbb      	ldrb	r3, [r7, #14]
 80018a8:	3301      	adds	r3, #1
 80018aa:	73bb      	strb	r3, [r7, #14]
 80018ac:	7bba      	ldrb	r2, [r7, #14]
 80018ae:	793b      	ldrb	r3, [r7, #4]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d9e2      	bls.n	800187a <RV_ST7735_FILLRECT+0x42>
    }
  LCD_ST7735_CS_1;
 80018b4:	2201      	movs	r2, #1
 80018b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018ba:	4803      	ldr	r0, [pc, #12]	; (80018c8 <RV_ST7735_FILLRECT+0x90>)
 80018bc:	f001 fcfc 	bl	80032b8 <HAL_GPIO_WritePin>
}
 80018c0:	bf00      	nop
 80018c2:	3714      	adds	r7, #20
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd90      	pop	{r4, r7, pc}
 80018c8:	40010c00 	.word	0x40010c00

080018cc <RV_ST7735_CHAR>:
		if (e2 > x)
			err += ++x * 2 + 1;
	} while (x <= 0);
}
// 
void RV_ST7735_CHAR(uint8_t x, uint8_t y, uint8_t chr, uint16_t charColor, uint16_t bkgColor) {
 80018cc:	b590      	push	{r4, r7, lr}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4604      	mov	r4, r0
 80018d4:	4608      	mov	r0, r1
 80018d6:	4611      	mov	r1, r2
 80018d8:	461a      	mov	r2, r3
 80018da:	4623      	mov	r3, r4
 80018dc:	71fb      	strb	r3, [r7, #7]
 80018de:	4603      	mov	r3, r0
 80018e0:	71bb      	strb	r3, [r7, #6]
 80018e2:	460b      	mov	r3, r1
 80018e4:	717b      	strb	r3, [r7, #5]
 80018e6:	4613      	mov	r3, r2
 80018e8:	807b      	strh	r3, [r7, #2]
	uint8_t i;
	uint8_t j;
  uint8_t h;
	uint8_t k;
  uint16_t color;
  LCD_ST7735_CS_0;
 80018ea:	2200      	movs	r2, #0
 80018ec:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018f0:	4842      	ldr	r0, [pc, #264]	; (80019fc <RV_ST7735_CHAR+0x130>)
 80018f2:	f001 fce1 	bl	80032b8 <HAL_GPIO_WritePin>
	RV_ST7735_AT(x, y, x + 12, y + 8);
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	330c      	adds	r3, #12
 80018fa:	b2da      	uxtb	r2, r3
 80018fc:	79bb      	ldrb	r3, [r7, #6]
 80018fe:	3308      	adds	r3, #8
 8001900:	b2db      	uxtb	r3, r3
 8001902:	79b9      	ldrb	r1, [r7, #6]
 8001904:	79f8      	ldrb	r0, [r7, #7]
 8001906:	f7ff fef1 	bl	80016ec <RV_ST7735_AT>
	RV_ST7735_SEND_CMD(0x2C);
 800190a:	202c      	movs	r0, #44	; 0x2c
 800190c:	f7ff fec2 	bl	8001694 <RV_ST7735_SEND_CMD>
	for (i = 0; i < 7; i++)
 8001910:	2300      	movs	r3, #0
 8001912:	73fb      	strb	r3, [r7, #15]
 8001914:	e04f      	b.n	80019b6 <RV_ST7735_CHAR+0xea>
		for (k = 2; k > 0; k--) {
 8001916:	2302      	movs	r3, #2
 8001918:	733b      	strb	r3, [r7, #12]
 800191a:	e046      	b.n	80019aa <RV_ST7735_CHAR+0xde>
      uint8_t chl = NewBFontLAT[((chr - 0x20) * 14 + i + 7 * (k - 1))];
 800191c:	797b      	ldrb	r3, [r7, #5]
 800191e:	f1a3 0220 	sub.w	r2, r3, #32
 8001922:	4613      	mov	r3, r2
 8001924:	00db      	lsls	r3, r3, #3
 8001926:	1a9b      	subs	r3, r3, r2
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	461a      	mov	r2, r3
 800192c:	7bfb      	ldrb	r3, [r7, #15]
 800192e:	18d1      	adds	r1, r2, r3
 8001930:	7b3b      	ldrb	r3, [r7, #12]
 8001932:	1e5a      	subs	r2, r3, #1
 8001934:	4613      	mov	r3, r2
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	1a9b      	subs	r3, r3, r2
 800193a:	440b      	add	r3, r1
 800193c:	4a30      	ldr	r2, [pc, #192]	; (8001a00 <RV_ST7735_CHAR+0x134>)
 800193e:	5cd3      	ldrb	r3, [r2, r3]
 8001940:	727b      	strb	r3, [r7, #9]
      chl = chl << 2 * (k - 1);
 8001942:	7a7a      	ldrb	r2, [r7, #9]
 8001944:	7b3b      	ldrb	r3, [r7, #12]
 8001946:	3b01      	subs	r3, #1
 8001948:	005b      	lsls	r3, r3, #1
 800194a:	fa02 f303 	lsl.w	r3, r2, r3
 800194e:	727b      	strb	r3, [r7, #9]
      if (k == 2)
 8001950:	7b3b      	ldrb	r3, [r7, #12]
 8001952:	2b02      	cmp	r3, #2
 8001954:	d102      	bne.n	800195c <RV_ST7735_CHAR+0x90>
				h = 6;
 8001956:	2306      	movs	r3, #6
 8001958:	737b      	strb	r3, [r7, #13]
 800195a:	e001      	b.n	8001960 <RV_ST7735_CHAR+0x94>
			else
				h = 7;
 800195c:	2307      	movs	r3, #7
 800195e:	737b      	strb	r3, [r7, #13]
      for (j = 0; j < h; j++) {			
 8001960:	2300      	movs	r3, #0
 8001962:	73bb      	strb	r3, [r7, #14]
 8001964:	e01a      	b.n	800199c <RV_ST7735_CHAR+0xd0>
        if (chl & 0x80)
 8001966:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800196a:	2b00      	cmp	r3, #0
 800196c:	da02      	bge.n	8001974 <RV_ST7735_CHAR+0xa8>
					color = charColor;
 800196e:	887b      	ldrh	r3, [r7, #2]
 8001970:	817b      	strh	r3, [r7, #10]
 8001972:	e001      	b.n	8001978 <RV_ST7735_CHAR+0xac>
				else
					color = bkgColor;
 8001974:	8c3b      	ldrh	r3, [r7, #32]
 8001976:	817b      	strh	r3, [r7, #10]
        chl = chl << 1;
 8001978:	7a7b      	ldrb	r3, [r7, #9]
 800197a:	005b      	lsls	r3, r3, #1
 800197c:	727b      	strb	r3, [r7, #9]
        RV_ST7735_SEND_DATA((uint8_t) ((color & 0xFF00) >> 8));
 800197e:	897b      	ldrh	r3, [r7, #10]
 8001980:	0a1b      	lsrs	r3, r3, #8
 8001982:	b29b      	uxth	r3, r3
 8001984:	b2db      	uxtb	r3, r3
 8001986:	4618      	mov	r0, r3
 8001988:	f7ff fe9a 	bl	80016c0 <RV_ST7735_SEND_DATA>
        RV_ST7735_SEND_DATA((uint8_t) (color & 0x00FF));
 800198c:	897b      	ldrh	r3, [r7, #10]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff fe95 	bl	80016c0 <RV_ST7735_SEND_DATA>
      for (j = 0; j < h; j++) {			
 8001996:	7bbb      	ldrb	r3, [r7, #14]
 8001998:	3301      	adds	r3, #1
 800199a:	73bb      	strb	r3, [r7, #14]
 800199c:	7bba      	ldrb	r2, [r7, #14]
 800199e:	7b7b      	ldrb	r3, [r7, #13]
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d3e0      	bcc.n	8001966 <RV_ST7735_CHAR+0x9a>
		for (k = 2; k > 0; k--) {
 80019a4:	7b3b      	ldrb	r3, [r7, #12]
 80019a6:	3b01      	subs	r3, #1
 80019a8:	733b      	strb	r3, [r7, #12]
 80019aa:	7b3b      	ldrb	r3, [r7, #12]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1b5      	bne.n	800191c <RV_ST7735_CHAR+0x50>
	for (i = 0; i < 7; i++)
 80019b0:	7bfb      	ldrb	r3, [r7, #15]
 80019b2:	3301      	adds	r3, #1
 80019b4:	73fb      	strb	r3, [r7, #15]
 80019b6:	7bfb      	ldrb	r3, [r7, #15]
 80019b8:	2b06      	cmp	r3, #6
 80019ba:	d9ac      	bls.n	8001916 <RV_ST7735_CHAR+0x4a>
      }
    }
 	for (j = 0; j < 13; j++) {
 80019bc:	2300      	movs	r3, #0
 80019be:	73bb      	strb	r3, [r7, #14]
 80019c0:	e00e      	b.n	80019e0 <RV_ST7735_CHAR+0x114>
    RV_ST7735_SEND_DATA((uint8_t) ((bkgColor & 0xFF00) >> 8));
 80019c2:	8c3b      	ldrh	r3, [r7, #32]
 80019c4:	0a1b      	lsrs	r3, r3, #8
 80019c6:	b29b      	uxth	r3, r3
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff fe78 	bl	80016c0 <RV_ST7735_SEND_DATA>
    RV_ST7735_SEND_DATA((uint8_t) (bkgColor & 0x00FF));
 80019d0:	8c3b      	ldrh	r3, [r7, #32]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff fe73 	bl	80016c0 <RV_ST7735_SEND_DATA>
 	for (j = 0; j < 13; j++) {
 80019da:	7bbb      	ldrb	r3, [r7, #14]
 80019dc:	3301      	adds	r3, #1
 80019de:	73bb      	strb	r3, [r7, #14]
 80019e0:	7bbb      	ldrb	r3, [r7, #14]
 80019e2:	2b0c      	cmp	r3, #12
 80019e4:	d9ed      	bls.n	80019c2 <RV_ST7735_CHAR+0xf6>
  }
  LCD_ST7735_CS_1;
 80019e6:	2201      	movs	r2, #1
 80019e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ec:	4803      	ldr	r0, [pc, #12]	; (80019fc <RV_ST7735_CHAR+0x130>)
 80019ee:	f001 fc63 	bl	80032b8 <HAL_GPIO_WritePin>
}
 80019f2:	bf00      	nop
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd90      	pop	{r4, r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40010c00 	.word	0x40010c00
 8001a00:	08009fec 	.word	0x08009fec

08001a04 <RV_ST7735_STRING>:
// 
void RV_ST7735_STRING(uint8_t x, uint8_t y, uint8_t str[], uint16_t charColor, uint16_t bkgColor) {
 8001a04:	b590      	push	{r4, r7, lr}
 8001a06:	b085      	sub	sp, #20
 8001a08:	af02      	add	r7, sp, #8
 8001a0a:	603a      	str	r2, [r7, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4603      	mov	r3, r0
 8001a10:	71fb      	strb	r3, [r7, #7]
 8001a12:	460b      	mov	r3, r1
 8001a14:	71bb      	strb	r3, [r7, #6]
 8001a16:	4613      	mov	r3, r2
 8001a18:	80bb      	strh	r3, [r7, #4]
	while (*str != 0) {
 8001a1a:	e00f      	b.n	8001a3c <RV_ST7735_STRING+0x38>
		RV_ST7735_CHAR(x, y, *str, charColor, bkgColor);
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	781a      	ldrb	r2, [r3, #0]
 8001a20:	88bc      	ldrh	r4, [r7, #4]
 8001a22:	79b9      	ldrb	r1, [r7, #6]
 8001a24:	79f8      	ldrb	r0, [r7, #7]
 8001a26:	8b3b      	ldrh	r3, [r7, #24]
 8001a28:	9300      	str	r3, [sp, #0]
 8001a2a:	4623      	mov	r3, r4
 8001a2c:	f7ff ff4e 	bl	80018cc <RV_ST7735_CHAR>
		y += 8;
 8001a30:	79bb      	ldrb	r3, [r7, #6]
 8001a32:	3308      	adds	r3, #8
 8001a34:	71bb      	strb	r3, [r7, #6]
		str++;
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	3301      	adds	r3, #1
 8001a3a:	603b      	str	r3, [r7, #0]
	while (*str != 0) {
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	781b      	ldrb	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d1eb      	bne.n	8001a1c <RV_ST7735_STRING+0x18>
	}
}
 8001a44:	bf00      	nop
 8001a46:	370c      	adds	r7, #12
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd90      	pop	{r4, r7, pc}

08001a4c <Blink>:
	 if(HAL_GetTick() - t2 >=3000) {
		 t2 = HAL_GetTick();
	 }
}

void Blink(){
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
	 if (flag1 == 1) {
 8001a50:	4b1b      	ldr	r3, [pc, #108]	; (8001ac0 <Blink+0x74>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d010      	beq.n	8001a7a <Blink+0x2e>
		 if (HAL_GetTick() - t1 >= 2000) {
 8001a58:	f001 f868 	bl	8002b2c <HAL_GetTick>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	4b19      	ldr	r3, [pc, #100]	; (8001ac4 <Blink+0x78>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001a68:	d307      	bcc.n	8001a7a <Blink+0x2e>
			 flag1 = 0;
 8001a6a:	4b15      	ldr	r3, [pc, #84]	; (8001ac0 <Blink+0x74>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	701a      	strb	r2, [r3, #0]
			 t1 = HAL_GetTick();
 8001a70:	f001 f85c 	bl	8002b2c <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	4b13      	ldr	r3, [pc, #76]	; (8001ac4 <Blink+0x78>)
 8001a78:	601a      	str	r2, [r3, #0]
		 }
	 }
	 if (flag1 == 0) {
 8001a7a:	4b11      	ldr	r3, [pc, #68]	; (8001ac0 <Blink+0x74>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	f083 0301 	eor.w	r3, r3, #1
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d018      	beq.n	8001aba <Blink+0x6e>
	 		 if (HAL_GetTick() - t1 >= 300) {
 8001a88:	f001 f850 	bl	8002b2c <HAL_GetTick>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	4b0d      	ldr	r3, [pc, #52]	; (8001ac4 <Blink+0x78>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001a98:	d307      	bcc.n	8001aaa <Blink+0x5e>
	 		flag1 = 1;
 8001a9a:	4b09      	ldr	r3, [pc, #36]	; (8001ac0 <Blink+0x74>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	701a      	strb	r2, [r3, #0]
	 		t1 = HAL_GetTick();
 8001aa0:	f001 f844 	bl	8002b2c <HAL_GetTick>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <Blink+0x78>)
 8001aa8:	601a      	str	r2, [r3, #0]
	 		 }
	 	HAL_GPIO_WritePin(GPIOC, DO1_Pin, flag1);
 8001aaa:	4b05      	ldr	r3, [pc, #20]	; (8001ac0 <Blink+0x74>)
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ab4:	4804      	ldr	r0, [pc, #16]	; (8001ac8 <Blink+0x7c>)
 8001ab6:	f001 fbff 	bl	80032b8 <HAL_GPIO_WritePin>
	 	 }

 }
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200005dc 	.word	0x200005dc
 8001ac4:	20000664 	.word	0x20000664
 8001ac8:	40011000 	.word	0x40011000
 8001acc:	00000000 	.word	0x00000000

08001ad0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ad2:	b08d      	sub	sp, #52	; 0x34
 8001ad4:	af06      	add	r7, sp, #24
int main(void)
 8001ad6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ada:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001adc:	f000 ffce 	bl	8002a7c <HAL_Init>

  /* USER CODE BEGIN Init */

	t1 = HAL_GetTick(); //  
 8001ae0:	f001 f824 	bl	8002b2c <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	4b9b      	ldr	r3, [pc, #620]	; (8001d54 <main+0x284>)
 8001ae8:	601a      	str	r2, [r3, #0]
	t2 = HAL_GetTick(); //  
 8001aea:	f001 f81f 	bl	8002b2c <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	4b99      	ldr	r3, [pc, #612]	; (8001d58 <main+0x288>)
 8001af2:	601a      	str	r2, [r3, #0]
	flag1 = 1;
 8001af4:	4b99      	ldr	r3, [pc, #612]	; (8001d5c <main+0x28c>)
 8001af6:	2201      	movs	r2, #1
 8001af8:	701a      	strb	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001afa:	f000 fca9 	bl	8002450 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001afe:	f000 fd9b 	bl	8002638 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001b02:	f000 fd6f 	bl	80025e4 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001b06:	f000 fce9 	bl	80024dc <MX_SPI1_Init>
  MX_TIM4_Init();
 8001b0a:	f000 fd1f 	bl	800254c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

	RV_ST7735_INIT();
 8001b0e:	f7ff fe2b 	bl	8001768 <RV_ST7735_INIT>
	RV_ST7735_LED_ON();
 8001b12:	f7ff fda1 	bl	8001658 <RV_ST7735_LED_ON>
	RV_ST7735_FILLRECT(0, 0, 160, 128, CYAN);
 8001b16:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	22a0      	movs	r2, #160	; 0xa0
 8001b20:	2100      	movs	r1, #0
 8001b22:	2000      	movs	r0, #0
 8001b24:	f7ff fe88 	bl	8001838 <RV_ST7735_FILLRECT>
	RV_ST7735_STRING( 90, 35, (uint8_t *) "DESIGN", WHITE, BLACK);
 8001b28:	2300      	movs	r3, #0
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b30:	4a8b      	ldr	r2, [pc, #556]	; (8001d60 <main+0x290>)
 8001b32:	2123      	movs	r1, #35	; 0x23
 8001b34:	205a      	movs	r0, #90	; 0x5a
 8001b36:	f7ff ff65 	bl	8001a04 <RV_ST7735_STRING>
	HAL_Delay(600);
 8001b3a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001b3e:	f000 ffff 	bl	8002b40 <HAL_Delay>
	RV_ST7735_STRING( 80, 50, (uint8_t *) "BY", WHITE, BLACK);
 8001b42:	2300      	movs	r3, #0
 8001b44:	9300      	str	r3, [sp, #0]
 8001b46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b4a:	4a86      	ldr	r2, [pc, #536]	; (8001d64 <main+0x294>)
 8001b4c:	2132      	movs	r1, #50	; 0x32
 8001b4e:	2050      	movs	r0, #80	; 0x50
 8001b50:	f7ff ff58 	bl	8001a04 <RV_ST7735_STRING>
	HAL_Delay(600);
 8001b54:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001b58:	f000 fff2 	bl	8002b40 <HAL_Delay>
	RV_ST7735_STRING( 70, 17, (uint8_t *) "MEXANICBIRD", WHITE, BLACK);
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	9300      	str	r3, [sp, #0]
 8001b60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b64:	4a80      	ldr	r2, [pc, #512]	; (8001d68 <main+0x298>)
 8001b66:	2111      	movs	r1, #17
 8001b68:	2046      	movs	r0, #70	; 0x46
 8001b6a:	f7ff ff4b 	bl	8001a04 <RV_ST7735_STRING>
	HAL_Delay(3000);
 8001b6e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001b72:	f000 ffe5 	bl	8002b40 <HAL_Delay>
	RV_ST7735_FILLRECT(0, 0, 160, 128, BLACK);
 8001b76:	2300      	movs	r3, #0
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2380      	movs	r3, #128	; 0x80
 8001b7c:	22a0      	movs	r2, #160	; 0xa0
 8001b7e:	2100      	movs	r1, #0
 8001b80:	2000      	movs	r0, #0
 8001b82:	f7ff fe59 	bl	8001838 <RV_ST7735_FILLRECT>

	port_init();
 8001b86:	f7ff fa91 	bl	80010ac <port_init>
	status = ds18b20_init(NO_SKIP_ROM);
 8001b8a:	2001      	movs	r0, #1
 8001b8c:	f7ff fc2e 	bl	80013ec <ds18b20_init>
 8001b90:	4603      	mov	r3, r0
 8001b92:	757b      	strb	r3, [r7, #21]
	sprintf(str1,"Init Status: %d\r\n",status);
 8001b94:	7d7b      	ldrb	r3, [r7, #21]
 8001b96:	461a      	mov	r2, r3
 8001b98:	4974      	ldr	r1, [pc, #464]	; (8001d6c <main+0x29c>)
 8001b9a:	4875      	ldr	r0, [pc, #468]	; (8001d70 <main+0x2a0>)
 8001b9c:	f005 fa64 	bl	8007068 <siprintf>
	sprintf(str1,"Dev count: %d\r\n", Dev_Cnt);
 8001ba0:	4b74      	ldr	r3, [pc, #464]	; (8001d74 <main+0x2a4>)
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	461a      	mov	r2, r3
 8001ba6:	4974      	ldr	r1, [pc, #464]	; (8001d78 <main+0x2a8>)
 8001ba8:	4871      	ldr	r0, [pc, #452]	; (8001d70 <main+0x2a0>)
 8001baa:	f005 fa5d 	bl	8007068 <siprintf>
	for(i=1;i<=Dev_Cnt;i++)
 8001bae:	2301      	movs	r3, #1
 8001bb0:	75bb      	strb	r3, [r7, #22]
 8001bb2:	e092      	b.n	8001cda <main+0x20a>
	{
	  sprintf(str1,"Device %d\r\n", i);
 8001bb4:	7dbb      	ldrb	r3, [r7, #22]
 8001bb6:	461a      	mov	r2, r3
 8001bb8:	4970      	ldr	r1, [pc, #448]	; (8001d7c <main+0x2ac>)
 8001bba:	486d      	ldr	r0, [pc, #436]	; (8001d70 <main+0x2a0>)
 8001bbc:	f005 fa54 	bl	8007068 <siprintf>
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
	    Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8001bc0:	7dbb      	ldrb	r3, [r7, #22]
 8001bc2:	3b01      	subs	r3, #1
 8001bc4:	4a6e      	ldr	r2, [pc, #440]	; (8001d80 <main+0x2b0>)
 8001bc6:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001bca:	469c      	mov	ip, r3
	    Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8001bcc:	7dbb      	ldrb	r3, [r7, #22]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	4a6b      	ldr	r2, [pc, #428]	; (8001d80 <main+0x2b0>)
 8001bd2:	00db      	lsls	r3, r3, #3
 8001bd4:	4413      	add	r3, r2
 8001bd6:	785b      	ldrb	r3, [r3, #1]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001bd8:	469e      	mov	lr, r3
	    Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8001bda:	7dbb      	ldrb	r3, [r7, #22]
 8001bdc:	3b01      	subs	r3, #1
 8001bde:	4a68      	ldr	r2, [pc, #416]	; (8001d80 <main+0x2b0>)
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	4413      	add	r3, r2
 8001be4:	789b      	ldrb	r3, [r3, #2]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001be6:	4619      	mov	r1, r3
	    Dev_ID[i-1][0], Dev_ID[i-1][1], Dev_ID[i-1][2], Dev_ID[i-1][3],
 8001be8:	7dbb      	ldrb	r3, [r7, #22]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	4a64      	ldr	r2, [pc, #400]	; (8001d80 <main+0x2b0>)
 8001bee:	00db      	lsls	r3, r3, #3
 8001bf0:	4413      	add	r3, r2
 8001bf2:	78db      	ldrb	r3, [r3, #3]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001bf4:	4618      	mov	r0, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8001bf6:	7dbb      	ldrb	r3, [r7, #22]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	4a61      	ldr	r2, [pc, #388]	; (8001d80 <main+0x2b0>)
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	4413      	add	r3, r2
 8001c00:	791b      	ldrb	r3, [r3, #4]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001c02:	461c      	mov	r4, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8001c04:	7dbb      	ldrb	r3, [r7, #22]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	4a5d      	ldr	r2, [pc, #372]	; (8001d80 <main+0x2b0>)
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	4413      	add	r3, r2
 8001c0e:	795b      	ldrb	r3, [r3, #5]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001c10:	461d      	mov	r5, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8001c12:	7dbb      	ldrb	r3, [r7, #22]
 8001c14:	3b01      	subs	r3, #1
 8001c16:	4a5a      	ldr	r2, [pc, #360]	; (8001d80 <main+0x2b0>)
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	4413      	add	r3, r2
 8001c1c:	799b      	ldrb	r3, [r3, #6]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001c1e:	461e      	mov	r6, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][5], Dev_ID[i-1][6], Dev_ID[i-1][7]);
 8001c20:	7dbb      	ldrb	r3, [r7, #22]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	4a56      	ldr	r2, [pc, #344]	; (8001d80 <main+0x2b0>)
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	4413      	add	r3, r2
 8001c2a:	79db      	ldrb	r3, [r3, #7]
	  sprintf(str1,"ROM RAW: %02X %02X %02X %02X %02X %02X %02X %02X\r\n",
 8001c2c:	9305      	str	r3, [sp, #20]
 8001c2e:	9604      	str	r6, [sp, #16]
 8001c30:	9503      	str	r5, [sp, #12]
 8001c32:	9402      	str	r4, [sp, #8]
 8001c34:	9001      	str	r0, [sp, #4]
 8001c36:	9100      	str	r1, [sp, #0]
 8001c38:	4673      	mov	r3, lr
 8001c3a:	4662      	mov	r2, ip
 8001c3c:	4951      	ldr	r1, [pc, #324]	; (8001d84 <main+0x2b4>)
 8001c3e:	484c      	ldr	r0, [pc, #304]	; (8001d70 <main+0x2a0>)
 8001c40:	f005 fa12 	bl	8007068 <siprintf>
	  sprintf(str1,"Family CODE: 0x%02X\r\n", Dev_ID[i-1][0]);
 8001c44:	7dbb      	ldrb	r3, [r7, #22]
 8001c46:	3b01      	subs	r3, #1
 8001c48:	4a4d      	ldr	r2, [pc, #308]	; (8001d80 <main+0x2b0>)
 8001c4a:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8001c4e:	461a      	mov	r2, r3
 8001c50:	494d      	ldr	r1, [pc, #308]	; (8001d88 <main+0x2b8>)
 8001c52:	4847      	ldr	r0, [pc, #284]	; (8001d70 <main+0x2a0>)
 8001c54:	f005 fa08 	bl	8007068 <siprintf>
	  sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8001c58:	7dbb      	ldrb	r3, [r7, #22]
 8001c5a:	3b01      	subs	r3, #1
 8001c5c:	4a48      	ldr	r2, [pc, #288]	; (8001d80 <main+0x2b0>)
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	4413      	add	r3, r2
 8001c62:	799b      	ldrb	r3, [r3, #6]
 8001c64:	461d      	mov	r5, r3
 8001c66:	7dbb      	ldrb	r3, [r7, #22]
 8001c68:	3b01      	subs	r3, #1
 8001c6a:	4a45      	ldr	r2, [pc, #276]	; (8001d80 <main+0x2b0>)
 8001c6c:	00db      	lsls	r3, r3, #3
 8001c6e:	4413      	add	r3, r2
 8001c70:	795b      	ldrb	r3, [r3, #5]
 8001c72:	461e      	mov	r6, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 8001c74:	7dbb      	ldrb	r3, [r7, #22]
 8001c76:	3b01      	subs	r3, #1
 8001c78:	4a41      	ldr	r2, [pc, #260]	; (8001d80 <main+0x2b0>)
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	4413      	add	r3, r2
 8001c7e:	791b      	ldrb	r3, [r3, #4]
	  sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8001c80:	4619      	mov	r1, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 8001c82:	7dbb      	ldrb	r3, [r7, #22]
 8001c84:	3b01      	subs	r3, #1
 8001c86:	4a3e      	ldr	r2, [pc, #248]	; (8001d80 <main+0x2b0>)
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4413      	add	r3, r2
 8001c8c:	78db      	ldrb	r3, [r3, #3]
	  sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8001c8e:	4618      	mov	r0, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 8001c90:	7dbb      	ldrb	r3, [r7, #22]
 8001c92:	3b01      	subs	r3, #1
 8001c94:	4a3a      	ldr	r2, [pc, #232]	; (8001d80 <main+0x2b0>)
 8001c96:	00db      	lsls	r3, r3, #3
 8001c98:	4413      	add	r3, r2
 8001c9a:	789b      	ldrb	r3, [r3, #2]
	  sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8001c9c:	461c      	mov	r4, r3
	    Dev_ID[i-1][4], Dev_ID[i-1][3], Dev_ID[i-1][2], Dev_ID[i-1][1]);
 8001c9e:	7dbb      	ldrb	r3, [r7, #22]
 8001ca0:	3b01      	subs	r3, #1
 8001ca2:	4a37      	ldr	r2, [pc, #220]	; (8001d80 <main+0x2b0>)
 8001ca4:	00db      	lsls	r3, r3, #3
 8001ca6:	4413      	add	r3, r2
 8001ca8:	785b      	ldrb	r3, [r3, #1]
	  sprintf(str1,"ROM CODE: 0x%02X%02X%02X%02X%02X%02X\r\n", Dev_ID[i-1][6], Dev_ID[i-1][5],
 8001caa:	9303      	str	r3, [sp, #12]
 8001cac:	9402      	str	r4, [sp, #8]
 8001cae:	9001      	str	r0, [sp, #4]
 8001cb0:	9100      	str	r1, [sp, #0]
 8001cb2:	4633      	mov	r3, r6
 8001cb4:	462a      	mov	r2, r5
 8001cb6:	4935      	ldr	r1, [pc, #212]	; (8001d8c <main+0x2bc>)
 8001cb8:	482d      	ldr	r0, [pc, #180]	; (8001d70 <main+0x2a0>)
 8001cba:	f005 f9d5 	bl	8007068 <siprintf>
	  sprintf(str1,"CRC: 0x%02X\r\n", Dev_ID[i-1][7]);
 8001cbe:	7dbb      	ldrb	r3, [r7, #22]
 8001cc0:	3b01      	subs	r3, #1
 8001cc2:	4a2f      	ldr	r2, [pc, #188]	; (8001d80 <main+0x2b0>)
 8001cc4:	00db      	lsls	r3, r3, #3
 8001cc6:	4413      	add	r3, r2
 8001cc8:	79db      	ldrb	r3, [r3, #7]
 8001cca:	461a      	mov	r2, r3
 8001ccc:	4930      	ldr	r1, [pc, #192]	; (8001d90 <main+0x2c0>)
 8001cce:	4828      	ldr	r0, [pc, #160]	; (8001d70 <main+0x2a0>)
 8001cd0:	f005 f9ca 	bl	8007068 <siprintf>
	for(i=1;i<=Dev_Cnt;i++)
 8001cd4:	7dbb      	ldrb	r3, [r7, #22]
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	75bb      	strb	r3, [r7, #22]
 8001cda:	4b26      	ldr	r3, [pc, #152]	; (8001d74 <main+0x2a4>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	7dba      	ldrb	r2, [r7, #22]
 8001ce0:	429a      	cmp	r2, r3
 8001ce2:	f67f af67 	bls.w	8001bb4 <main+0xe4>
	}

	eMBInit( MB_RTU, 0x0A, &huart1, 115200, &htim4 );
 8001ce6:	4b2b      	ldr	r3, [pc, #172]	; (8001d94 <main+0x2c4>)
 8001ce8:	9300      	str	r3, [sp, #0]
 8001cea:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001cee:	4a2a      	ldr	r2, [pc, #168]	; (8001d98 <main+0x2c8>)
 8001cf0:	210a      	movs	r1, #10
 8001cf2:	2000      	movs	r0, #0
 8001cf4:	f003 fea6 	bl	8005a44 <eMBInit>
    eMBEnable( );
 8001cf8:	f003 ff20 	bl	8005b3c <eMBEnable>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
   for(i=1;i<=Dev_Cnt;i++)
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	75bb      	strb	r3, [r7, #22]
 8001d00:	e007      	b.n	8001d12 <main+0x242>
   {
      ds18b20_MeasureTemperCmd(NO_SKIP_ROM, i);
 8001d02:	7dbb      	ldrb	r3, [r7, #22]
 8001d04:	4619      	mov	r1, r3
 8001d06:	2001      	movs	r0, #1
 8001d08:	f7ff fbf8 	bl	80014fc <ds18b20_MeasureTemperCmd>
   for(i=1;i<=Dev_Cnt;i++)
 8001d0c:	7dbb      	ldrb	r3, [r7, #22]
 8001d0e:	3301      	adds	r3, #1
 8001d10:	75bb      	strb	r3, [r7, #22]
 8001d12:	4b18      	ldr	r3, [pc, #96]	; (8001d74 <main+0x2a4>)
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	7dba      	ldrb	r2, [r7, #22]
 8001d18:	429a      	cmp	r2, r3
 8001d1a:	d9f2      	bls.n	8001d02 <main+0x232>
   }
   HAL_Delay(800);
 8001d1c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001d20:	f000 ff0e 	bl	8002b40 <HAL_Delay>

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 1);
 8001d24:	463b      	mov	r3, r7
 8001d26:	2201      	movs	r2, #1
 8001d28:	4619      	mov	r1, r3
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	f7ff fc1a 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8001d30:	787b      	ldrb	r3, [r7, #1]
 8001d32:	021b      	lsls	r3, r3, #8
 8001d34:	b21a      	sxth	r2, r3
 8001d36:	783b      	ldrb	r3, [r7, #0]
 8001d38:	b21b      	sxth	r3, r3
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	b21b      	sxth	r3, r3
 8001d3e:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8001d40:	8a7b      	ldrh	r3, [r7, #18]
 8001d42:	4618      	mov	r0, r3
 8001d44:	f7ff fc50 	bl	80015e8 <ds18b20_GetSign>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d026      	beq.n	8001d9c <main+0x2cc>
 8001d4e:	232d      	movs	r3, #45	; 0x2d
 8001d50:	75fb      	strb	r3, [r7, #23]
 8001d52:	e025      	b.n	8001da0 <main+0x2d0>
 8001d54:	20000664 	.word	0x20000664
 8001d58:	200004b0 	.word	0x200004b0
 8001d5c:	200005dc 	.word	0x200005dc
 8001d60:	08009e80 	.word	0x08009e80
 8001d64:	08009e88 	.word	0x08009e88
 8001d68:	08009e8c 	.word	0x08009e8c
 8001d6c:	08009e98 	.word	0x08009e98
 8001d70:	20000624 	.word	0x20000624
 8001d74:	200004be 	.word	0x200004be
 8001d78:	08009eac 	.word	0x08009eac
 8001d7c:	08009ebc 	.word	0x08009ebc
 8001d80:	20000278 	.word	0x20000278
 8001d84:	08009ec8 	.word	0x08009ec8
 8001d88:	08009efc 	.word	0x08009efc
 8001d8c:	08009f14 	.word	0x08009f14
 8001d90:	08009f3c 	.word	0x08009f3c
 8001d94:	200003c8 	.word	0x200003c8
 8001d98:	2000059c 	.word	0x2000059c
     else c='+';
 8001d9c:	232b      	movs	r3, #43	; 0x2b
 8001d9e:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8001da0:	8a7b      	ldrh	r3, [r7, #18]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff fc32 	bl	800160c <ds18b20_Convert>
 8001da8:	60f8      	str	r0, [r7, #12]
     temper = temper + 0.4;
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f7fe fb3c 	bl	8000428 <__aeabi_f2d>
 8001db0:	a39f      	add	r3, pc, #636	; (adr r3, 8002030 <main+0x560>)
 8001db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db6:	f7fe f9d9 	bl	800016c <__adddf3>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	460c      	mov	r4, r1
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	4621      	mov	r1, r4
 8001dc2:	f7fe fe81 	bl	8000ac8 <__aeabi_d2f>
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	60fb      	str	r3, [r7, #12]
     sprintf(TT1,"%c%.1f   ",c, temper);
 8001dca:	7dfd      	ldrb	r5, [r7, #23]
 8001dcc:	68f8      	ldr	r0, [r7, #12]
 8001dce:	f7fe fb2b 	bl	8000428 <__aeabi_f2d>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460c      	mov	r4, r1
 8001dd6:	e9cd 3400 	strd	r3, r4, [sp]
 8001dda:	462a      	mov	r2, r5
 8001ddc:	4998      	ldr	r1, [pc, #608]	; (8002040 <main+0x570>)
 8001dde:	4899      	ldr	r0, [pc, #612]	; (8002044 <main+0x574>)
 8001de0:	f005 f942 	bl	8007068 <siprintf>
     TTv1 = temper*100;
 8001de4:	4998      	ldr	r1, [pc, #608]	; (8002048 <main+0x578>)
 8001de6:	68f8      	ldr	r0, [r7, #12]
 8001de8:	f7fe ffcc 	bl	8000d84 <__aeabi_fmul>
 8001dec:	4603      	mov	r3, r0
 8001dee:	4618      	mov	r0, r3
 8001df0:	f7ff f918 	bl	8001024 <__aeabi_f2iz>
 8001df4:	4602      	mov	r2, r0
 8001df6:	4b95      	ldr	r3, [pc, #596]	; (800204c <main+0x57c>)
 8001df8:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 2);
 8001dfa:	463b      	mov	r3, r7
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	4619      	mov	r1, r3
 8001e00:	2001      	movs	r0, #1
 8001e02:	f7ff fbaf 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8001e06:	787b      	ldrb	r3, [r7, #1]
 8001e08:	021b      	lsls	r3, r3, #8
 8001e0a:	b21a      	sxth	r2, r3
 8001e0c:	783b      	ldrb	r3, [r7, #0]
 8001e0e:	b21b      	sxth	r3, r3
 8001e10:	4313      	orrs	r3, r2
 8001e12:	b21b      	sxth	r3, r3
 8001e14:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8001e16:	8a7b      	ldrh	r3, [r7, #18]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fbe5 	bl	80015e8 <ds18b20_GetSign>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d002      	beq.n	8001e2a <main+0x35a>
 8001e24:	232d      	movs	r3, #45	; 0x2d
 8001e26:	75fb      	strb	r3, [r7, #23]
 8001e28:	e001      	b.n	8001e2e <main+0x35e>
     else c='+';
 8001e2a:	232b      	movs	r3, #43	; 0x2b
 8001e2c:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8001e2e:	8a7b      	ldrh	r3, [r7, #18]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7ff fbeb 	bl	800160c <ds18b20_Convert>
 8001e36:	60f8      	str	r0, [r7, #12]
     sprintf(TT2,"%c%.1f   ",c, temper);
 8001e38:	7dfd      	ldrb	r5, [r7, #23]
 8001e3a:	68f8      	ldr	r0, [r7, #12]
 8001e3c:	f7fe faf4 	bl	8000428 <__aeabi_f2d>
 8001e40:	4603      	mov	r3, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	e9cd 3400 	strd	r3, r4, [sp]
 8001e48:	462a      	mov	r2, r5
 8001e4a:	497d      	ldr	r1, [pc, #500]	; (8002040 <main+0x570>)
 8001e4c:	4880      	ldr	r0, [pc, #512]	; (8002050 <main+0x580>)
 8001e4e:	f005 f90b 	bl	8007068 <siprintf>
     temper = temper + 0.0;
 8001e52:	f04f 0100 	mov.w	r1, #0
 8001e56:	68f8      	ldr	r0, [r7, #12]
 8001e58:	f7fe fe8c 	bl	8000b74 <__addsf3>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	60fb      	str	r3, [r7, #12]
     TTv2 = temper*100;
 8001e60:	4979      	ldr	r1, [pc, #484]	; (8002048 <main+0x578>)
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f7fe ff8e 	bl	8000d84 <__aeabi_fmul>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7ff f8da 	bl	8001024 <__aeabi_f2iz>
 8001e70:	4602      	mov	r2, r0
 8001e72:	4b78      	ldr	r3, [pc, #480]	; (8002054 <main+0x584>)
 8001e74:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 3);
 8001e76:	463b      	mov	r3, r7
 8001e78:	2203      	movs	r2, #3
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	2001      	movs	r0, #1
 8001e7e:	f7ff fb71 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8001e82:	787b      	ldrb	r3, [r7, #1]
 8001e84:	021b      	lsls	r3, r3, #8
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	783b      	ldrb	r3, [r7, #0]
 8001e8a:	b21b      	sxth	r3, r3
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	b21b      	sxth	r3, r3
 8001e90:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8001e92:	8a7b      	ldrh	r3, [r7, #18]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff fba7 	bl	80015e8 <ds18b20_GetSign>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d002      	beq.n	8001ea6 <main+0x3d6>
 8001ea0:	232d      	movs	r3, #45	; 0x2d
 8001ea2:	75fb      	strb	r3, [r7, #23]
 8001ea4:	e001      	b.n	8001eaa <main+0x3da>
     else c='+';
 8001ea6:	232b      	movs	r3, #43	; 0x2b
 8001ea8:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8001eaa:	8a7b      	ldrh	r3, [r7, #18]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fbad 	bl	800160c <ds18b20_Convert>
 8001eb2:	60f8      	str	r0, [r7, #12]
     temper = temper + 0.1;
 8001eb4:	68f8      	ldr	r0, [r7, #12]
 8001eb6:	f7fe fab7 	bl	8000428 <__aeabi_f2d>
 8001eba:	a35f      	add	r3, pc, #380	; (adr r3, 8002038 <main+0x568>)
 8001ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ec0:	f7fe f954 	bl	800016c <__adddf3>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	460c      	mov	r4, r1
 8001ec8:	4618      	mov	r0, r3
 8001eca:	4621      	mov	r1, r4
 8001ecc:	f7fe fdfc 	bl	8000ac8 <__aeabi_d2f>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	60fb      	str	r3, [r7, #12]
     sprintf(TT3,"%c%.1f   ",c, temper);
 8001ed4:	7dfd      	ldrb	r5, [r7, #23]
 8001ed6:	68f8      	ldr	r0, [r7, #12]
 8001ed8:	f7fe faa6 	bl	8000428 <__aeabi_f2d>
 8001edc:	4603      	mov	r3, r0
 8001ede:	460c      	mov	r4, r1
 8001ee0:	e9cd 3400 	strd	r3, r4, [sp]
 8001ee4:	462a      	mov	r2, r5
 8001ee6:	4956      	ldr	r1, [pc, #344]	; (8002040 <main+0x570>)
 8001ee8:	485b      	ldr	r0, [pc, #364]	; (8002058 <main+0x588>)
 8001eea:	f005 f8bd 	bl	8007068 <siprintf>
     TTv3 = temper*100;
 8001eee:	4956      	ldr	r1, [pc, #344]	; (8002048 <main+0x578>)
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f7fe ff47 	bl	8000d84 <__aeabi_fmul>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff f893 	bl	8001024 <__aeabi_f2iz>
 8001efe:	4602      	mov	r2, r0
 8001f00:	4b56      	ldr	r3, [pc, #344]	; (800205c <main+0x58c>)
 8001f02:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 4);
 8001f04:	463b      	mov	r3, r7
 8001f06:	2204      	movs	r2, #4
 8001f08:	4619      	mov	r1, r3
 8001f0a:	2001      	movs	r0, #1
 8001f0c:	f7ff fb2a 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8001f10:	787b      	ldrb	r3, [r7, #1]
 8001f12:	021b      	lsls	r3, r3, #8
 8001f14:	b21a      	sxth	r2, r3
 8001f16:	783b      	ldrb	r3, [r7, #0]
 8001f18:	b21b      	sxth	r3, r3
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	b21b      	sxth	r3, r3
 8001f1e:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8001f20:	8a7b      	ldrh	r3, [r7, #18]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f7ff fb60 	bl	80015e8 <ds18b20_GetSign>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d002      	beq.n	8001f34 <main+0x464>
 8001f2e:	232d      	movs	r3, #45	; 0x2d
 8001f30:	75fb      	strb	r3, [r7, #23]
 8001f32:	e001      	b.n	8001f38 <main+0x468>
     else c='+';
 8001f34:	232b      	movs	r3, #43	; 0x2b
 8001f36:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8001f38:	8a7b      	ldrh	r3, [r7, #18]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fb66 	bl	800160c <ds18b20_Convert>
 8001f40:	60f8      	str	r0, [r7, #12]
     temper = temper + 0.0;
 8001f42:	f04f 0100 	mov.w	r1, #0
 8001f46:	68f8      	ldr	r0, [r7, #12]
 8001f48:	f7fe fe14 	bl	8000b74 <__addsf3>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	60fb      	str	r3, [r7, #12]
     sprintf(TT4,"%c%.1f   ",c, temper);
 8001f50:	7dfd      	ldrb	r5, [r7, #23]
 8001f52:	68f8      	ldr	r0, [r7, #12]
 8001f54:	f7fe fa68 	bl	8000428 <__aeabi_f2d>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	e9cd 3400 	strd	r3, r4, [sp]
 8001f60:	462a      	mov	r2, r5
 8001f62:	4937      	ldr	r1, [pc, #220]	; (8002040 <main+0x570>)
 8001f64:	483e      	ldr	r0, [pc, #248]	; (8002060 <main+0x590>)
 8001f66:	f005 f87f 	bl	8007068 <siprintf>
     TTv4 = temper*100;
 8001f6a:	4937      	ldr	r1, [pc, #220]	; (8002048 <main+0x578>)
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f7fe ff09 	bl	8000d84 <__aeabi_fmul>
 8001f72:	4603      	mov	r3, r0
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7ff f855 	bl	8001024 <__aeabi_f2iz>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	4b39      	ldr	r3, [pc, #228]	; (8002064 <main+0x594>)
 8001f7e:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 5);
 8001f80:	463b      	mov	r3, r7
 8001f82:	2205      	movs	r2, #5
 8001f84:	4619      	mov	r1, r3
 8001f86:	2001      	movs	r0, #1
 8001f88:	f7ff faec 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8001f8c:	787b      	ldrb	r3, [r7, #1]
 8001f8e:	021b      	lsls	r3, r3, #8
 8001f90:	b21a      	sxth	r2, r3
 8001f92:	783b      	ldrb	r3, [r7, #0]
 8001f94:	b21b      	sxth	r3, r3
 8001f96:	4313      	orrs	r3, r2
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8001f9c:	8a7b      	ldrh	r3, [r7, #18]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7ff fb22 	bl	80015e8 <ds18b20_GetSign>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d002      	beq.n	8001fb0 <main+0x4e0>
 8001faa:	232d      	movs	r3, #45	; 0x2d
 8001fac:	75fb      	strb	r3, [r7, #23]
 8001fae:	e001      	b.n	8001fb4 <main+0x4e4>
     else c='+';
 8001fb0:	232b      	movs	r3, #43	; 0x2b
 8001fb2:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8001fb4:	8a7b      	ldrh	r3, [r7, #18]
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fb28 	bl	800160c <ds18b20_Convert>
 8001fbc:	60f8      	str	r0, [r7, #12]
     temper = temper + 0.0;
 8001fbe:	f04f 0100 	mov.w	r1, #0
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	f7fe fdd6 	bl	8000b74 <__addsf3>
 8001fc8:	4603      	mov	r3, r0
 8001fca:	60fb      	str	r3, [r7, #12]
     sprintf(TT5,"%c%.1f   ",c, temper);
 8001fcc:	7dfd      	ldrb	r5, [r7, #23]
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f7fe fa2a 	bl	8000428 <__aeabi_f2d>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	460c      	mov	r4, r1
 8001fd8:	e9cd 3400 	strd	r3, r4, [sp]
 8001fdc:	462a      	mov	r2, r5
 8001fde:	4918      	ldr	r1, [pc, #96]	; (8002040 <main+0x570>)
 8001fe0:	4821      	ldr	r0, [pc, #132]	; (8002068 <main+0x598>)
 8001fe2:	f005 f841 	bl	8007068 <siprintf>
     TTv5 = temper*100;
 8001fe6:	4918      	ldr	r1, [pc, #96]	; (8002048 <main+0x578>)
 8001fe8:	68f8      	ldr	r0, [r7, #12]
 8001fea:	f7fe fecb 	bl	8000d84 <__aeabi_fmul>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff f817 	bl	8001024 <__aeabi_f2iz>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	4b1c      	ldr	r3, [pc, #112]	; (800206c <main+0x59c>)
 8001ffa:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 6);
 8001ffc:	463b      	mov	r3, r7
 8001ffe:	2206      	movs	r2, #6
 8002000:	4619      	mov	r1, r3
 8002002:	2001      	movs	r0, #1
 8002004:	f7ff faae 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8002008:	787b      	ldrb	r3, [r7, #1]
 800200a:	021b      	lsls	r3, r3, #8
 800200c:	b21a      	sxth	r2, r3
 800200e:	783b      	ldrb	r3, [r7, #0]
 8002010:	b21b      	sxth	r3, r3
 8002012:	4313      	orrs	r3, r2
 8002014:	b21b      	sxth	r3, r3
 8002016:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8002018:	8a7b      	ldrh	r3, [r7, #18]
 800201a:	4618      	mov	r0, r3
 800201c:	f7ff fae4 	bl	80015e8 <ds18b20_GetSign>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d024      	beq.n	8002070 <main+0x5a0>
 8002026:	232d      	movs	r3, #45	; 0x2d
 8002028:	75fb      	strb	r3, [r7, #23]
 800202a:	e023      	b.n	8002074 <main+0x5a4>
 800202c:	f3af 8000 	nop.w
 8002030:	9999999a 	.word	0x9999999a
 8002034:	3fd99999 	.word	0x3fd99999
 8002038:	9999999a 	.word	0x9999999a
 800203c:	3fb99999 	.word	0x3fb99999
 8002040:	08009f4c 	.word	0x08009f4c
 8002044:	2000037c 	.word	0x2000037c
 8002048:	42c80000 	.word	0x42c80000
 800204c:	20000744 	.word	0x20000744
 8002050:	20000748 	.word	0x20000748
 8002054:	200005e0 	.word	0x200005e0
 8002058:	20000590 	.word	0x20000590
 800205c:	2000046c 	.word	0x2000046c
 8002060:	20000584 	.word	0x20000584
 8002064:	20000740 	.word	0x20000740
 8002068:	200004b4 	.word	0x200004b4
 800206c:	20000660 	.word	0x20000660
     else c='+';
 8002070:	232b      	movs	r3, #43	; 0x2b
 8002072:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8002074:	8a7b      	ldrh	r3, [r7, #18]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff fac8 	bl	800160c <ds18b20_Convert>
 800207c:	60f8      	str	r0, [r7, #12]
     temper = temper - 0.1;
 800207e:	68f8      	ldr	r0, [r7, #12]
 8002080:	f7fe f9d2 	bl	8000428 <__aeabi_f2d>
 8002084:	a342      	add	r3, pc, #264	; (adr r3, 8002190 <main+0x6c0>)
 8002086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800208a:	f7fe f86d 	bl	8000168 <__aeabi_dsub>
 800208e:	4603      	mov	r3, r0
 8002090:	460c      	mov	r4, r1
 8002092:	4618      	mov	r0, r3
 8002094:	4621      	mov	r1, r4
 8002096:	f7fe fd17 	bl	8000ac8 <__aeabi_d2f>
 800209a:	4603      	mov	r3, r0
 800209c:	60fb      	str	r3, [r7, #12]
     sprintf(TT6,"%c%.1f   ",c, temper);
 800209e:	7dfd      	ldrb	r5, [r7, #23]
 80020a0:	68f8      	ldr	r0, [r7, #12]
 80020a2:	f7fe f9c1 	bl	8000428 <__aeabi_f2d>
 80020a6:	4603      	mov	r3, r0
 80020a8:	460c      	mov	r4, r1
 80020aa:	e9cd 3400 	strd	r3, r4, [sp]
 80020ae:	462a      	mov	r2, r5
 80020b0:	493b      	ldr	r1, [pc, #236]	; (80021a0 <main+0x6d0>)
 80020b2:	483c      	ldr	r0, [pc, #240]	; (80021a4 <main+0x6d4>)
 80020b4:	f004 ffd8 	bl	8007068 <siprintf>
     TTv6 = temper*100;
 80020b8:	493b      	ldr	r1, [pc, #236]	; (80021a8 <main+0x6d8>)
 80020ba:	68f8      	ldr	r0, [r7, #12]
 80020bc:	f7fe fe62 	bl	8000d84 <__aeabi_fmul>
 80020c0:	4603      	mov	r3, r0
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7fe ffae 	bl	8001024 <__aeabi_f2iz>
 80020c8:	4602      	mov	r2, r0
 80020ca:	4b38      	ldr	r3, [pc, #224]	; (80021ac <main+0x6dc>)
 80020cc:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 7);
 80020ce:	463b      	mov	r3, r7
 80020d0:	2207      	movs	r2, #7
 80020d2:	4619      	mov	r1, r3
 80020d4:	2001      	movs	r0, #1
 80020d6:	f7ff fa45 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 80020da:	787b      	ldrb	r3, [r7, #1]
 80020dc:	021b      	lsls	r3, r3, #8
 80020de:	b21a      	sxth	r2, r3
 80020e0:	783b      	ldrb	r3, [r7, #0]
 80020e2:	b21b      	sxth	r3, r3
 80020e4:	4313      	orrs	r3, r2
 80020e6:	b21b      	sxth	r3, r3
 80020e8:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 80020ea:	8a7b      	ldrh	r3, [r7, #18]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff fa7b 	bl	80015e8 <ds18b20_GetSign>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d002      	beq.n	80020fe <main+0x62e>
 80020f8:	232d      	movs	r3, #45	; 0x2d
 80020fa:	75fb      	strb	r3, [r7, #23]
 80020fc:	e001      	b.n	8002102 <main+0x632>
     else c='+';
 80020fe:	232b      	movs	r3, #43	; 0x2b
 8002100:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 8002102:	8a7b      	ldrh	r3, [r7, #18]
 8002104:	4618      	mov	r0, r3
 8002106:	f7ff fa81 	bl	800160c <ds18b20_Convert>
 800210a:	60f8      	str	r0, [r7, #12]
     temper = temper - 0.6;
 800210c:	68f8      	ldr	r0, [r7, #12]
 800210e:	f7fe f98b 	bl	8000428 <__aeabi_f2d>
 8002112:	a321      	add	r3, pc, #132	; (adr r3, 8002198 <main+0x6c8>)
 8002114:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002118:	f7fe f826 	bl	8000168 <__aeabi_dsub>
 800211c:	4603      	mov	r3, r0
 800211e:	460c      	mov	r4, r1
 8002120:	4618      	mov	r0, r3
 8002122:	4621      	mov	r1, r4
 8002124:	f7fe fcd0 	bl	8000ac8 <__aeabi_d2f>
 8002128:	4603      	mov	r3, r0
 800212a:	60fb      	str	r3, [r7, #12]
     sprintf(TT7,"%c%.1f   ",c, temper);
 800212c:	7dfd      	ldrb	r5, [r7, #23]
 800212e:	68f8      	ldr	r0, [r7, #12]
 8002130:	f7fe f97a 	bl	8000428 <__aeabi_f2d>
 8002134:	4603      	mov	r3, r0
 8002136:	460c      	mov	r4, r1
 8002138:	e9cd 3400 	strd	r3, r4, [sp]
 800213c:	462a      	mov	r2, r5
 800213e:	4918      	ldr	r1, [pc, #96]	; (80021a0 <main+0x6d0>)
 8002140:	481b      	ldr	r0, [pc, #108]	; (80021b0 <main+0x6e0>)
 8002142:	f004 ff91 	bl	8007068 <siprintf>
     TTv7 = temper*100;
 8002146:	4918      	ldr	r1, [pc, #96]	; (80021a8 <main+0x6d8>)
 8002148:	68f8      	ldr	r0, [r7, #12]
 800214a:	f7fe fe1b 	bl	8000d84 <__aeabi_fmul>
 800214e:	4603      	mov	r3, r0
 8002150:	4618      	mov	r0, r3
 8002152:	f7fe ff67 	bl	8001024 <__aeabi_f2iz>
 8002156:	4602      	mov	r2, r0
 8002158:	4b16      	ldr	r3, [pc, #88]	; (80021b4 <main+0x6e4>)
 800215a:	601a      	str	r2, [r3, #0]

     ds18b20_ReadStratcpad(NO_SKIP_ROM, dt, 8);
 800215c:	463b      	mov	r3, r7
 800215e:	2208      	movs	r2, #8
 8002160:	4619      	mov	r1, r3
 8002162:	2001      	movs	r0, #1
 8002164:	f7ff f9fe 	bl	8001564 <ds18b20_ReadStratcpad>
     raw_temper = ((uint16_t)dt[1]<<8)|dt[0];
 8002168:	787b      	ldrb	r3, [r7, #1]
 800216a:	021b      	lsls	r3, r3, #8
 800216c:	b21a      	sxth	r2, r3
 800216e:	783b      	ldrb	r3, [r7, #0]
 8002170:	b21b      	sxth	r3, r3
 8002172:	4313      	orrs	r3, r2
 8002174:	b21b      	sxth	r3, r3
 8002176:	827b      	strh	r3, [r7, #18]
     if(ds18b20_GetSign(raw_temper)) c='-';
 8002178:	8a7b      	ldrh	r3, [r7, #18]
 800217a:	4618      	mov	r0, r3
 800217c:	f7ff fa34 	bl	80015e8 <ds18b20_GetSign>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d018      	beq.n	80021b8 <main+0x6e8>
 8002186:	232d      	movs	r3, #45	; 0x2d
 8002188:	75fb      	strb	r3, [r7, #23]
 800218a:	e017      	b.n	80021bc <main+0x6ec>
 800218c:	f3af 8000 	nop.w
 8002190:	9999999a 	.word	0x9999999a
 8002194:	3fb99999 	.word	0x3fb99999
 8002198:	33333333 	.word	0x33333333
 800219c:	3fe33333 	.word	0x3fe33333
 80021a0:	08009f4c 	.word	0x08009f4c
 80021a4:	20000410 	.word	0x20000410
 80021a8:	42c80000 	.word	0x42c80000
 80021ac:	20000468 	.word	0x20000468
 80021b0:	20000330 	.word	0x20000330
 80021b4:	200004c0 	.word	0x200004c0
     else c='+';
 80021b8:	232b      	movs	r3, #43	; 0x2b
 80021ba:	75fb      	strb	r3, [r7, #23]
     temper = ds18b20_Convert(raw_temper);
 80021bc:	8a7b      	ldrh	r3, [r7, #18]
 80021be:	4618      	mov	r0, r3
 80021c0:	f7ff fa24 	bl	800160c <ds18b20_Convert>
 80021c4:	60f8      	str	r0, [r7, #12]
     temper = temper + 0.2;
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f7fe f92e 	bl	8000428 <__aeabi_f2d>
 80021cc:	a380      	add	r3, pc, #512	; (adr r3, 80023d0 <main+0x900>)
 80021ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021d2:	f7fd ffcb 	bl	800016c <__adddf3>
 80021d6:	4603      	mov	r3, r0
 80021d8:	460c      	mov	r4, r1
 80021da:	4618      	mov	r0, r3
 80021dc:	4621      	mov	r1, r4
 80021de:	f7fe fc73 	bl	8000ac8 <__aeabi_d2f>
 80021e2:	4603      	mov	r3, r0
 80021e4:	60fb      	str	r3, [r7, #12]
     sprintf(TT8,"%c%.1f   ",c, temper);
 80021e6:	7dfd      	ldrb	r5, [r7, #23]
 80021e8:	68f8      	ldr	r0, [r7, #12]
 80021ea:	f7fe f91d 	bl	8000428 <__aeabi_f2d>
 80021ee:	4603      	mov	r3, r0
 80021f0:	460c      	mov	r4, r1
 80021f2:	e9cd 3400 	strd	r3, r4, [sp]
 80021f6:	462a      	mov	r2, r5
 80021f8:	4977      	ldr	r1, [pc, #476]	; (80023d8 <main+0x908>)
 80021fa:	4878      	ldr	r0, [pc, #480]	; (80023dc <main+0x90c>)
 80021fc:	f004 ff34 	bl	8007068 <siprintf>
     TTv8 = temper*100;
 8002200:	4977      	ldr	r1, [pc, #476]	; (80023e0 <main+0x910>)
 8002202:	68f8      	ldr	r0, [r7, #12]
 8002204:	f7fe fdbe 	bl	8000d84 <__aeabi_fmul>
 8002208:	4603      	mov	r3, r0
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe ff0a 	bl	8001024 <__aeabi_f2iz>
 8002210:	4602      	mov	r2, r0
 8002212:	4b74      	ldr	r3, [pc, #464]	; (80023e4 <main+0x914>)
 8002214:	601a      	str	r2, [r3, #0]

     usSRegInBuf[0] = TTv1;
 8002216:	4b74      	ldr	r3, [pc, #464]	; (80023e8 <main+0x918>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	b29a      	uxth	r2, r3
 800221c:	4b73      	ldr	r3, [pc, #460]	; (80023ec <main+0x91c>)
 800221e:	801a      	strh	r2, [r3, #0]
     usSRegInBuf[1] = TTv2;
 8002220:	4b73      	ldr	r3, [pc, #460]	; (80023f0 <main+0x920>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	b29a      	uxth	r2, r3
 8002226:	4b71      	ldr	r3, [pc, #452]	; (80023ec <main+0x91c>)
 8002228:	805a      	strh	r2, [r3, #2]
     usSRegInBuf[2] = TTv3;
 800222a:	4b72      	ldr	r3, [pc, #456]	; (80023f4 <main+0x924>)
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	b29a      	uxth	r2, r3
 8002230:	4b6e      	ldr	r3, [pc, #440]	; (80023ec <main+0x91c>)
 8002232:	809a      	strh	r2, [r3, #4]
     usSRegInBuf[3] = TTv4;
 8002234:	4b70      	ldr	r3, [pc, #448]	; (80023f8 <main+0x928>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	b29a      	uxth	r2, r3
 800223a:	4b6c      	ldr	r3, [pc, #432]	; (80023ec <main+0x91c>)
 800223c:	80da      	strh	r2, [r3, #6]
     usSRegInBuf[4] = TTv5;
 800223e:	4b6f      	ldr	r3, [pc, #444]	; (80023fc <main+0x92c>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	b29a      	uxth	r2, r3
 8002244:	4b69      	ldr	r3, [pc, #420]	; (80023ec <main+0x91c>)
 8002246:	811a      	strh	r2, [r3, #8]
     usSRegInBuf[5] = TTv6;
 8002248:	4b6d      	ldr	r3, [pc, #436]	; (8002400 <main+0x930>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	b29a      	uxth	r2, r3
 800224e:	4b67      	ldr	r3, [pc, #412]	; (80023ec <main+0x91c>)
 8002250:	815a      	strh	r2, [r3, #10]
     usSRegInBuf[6] = TTv7;
 8002252:	4b6c      	ldr	r3, [pc, #432]	; (8002404 <main+0x934>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	b29a      	uxth	r2, r3
 8002258:	4b64      	ldr	r3, [pc, #400]	; (80023ec <main+0x91c>)
 800225a:	819a      	strh	r2, [r3, #12]
     usSRegInBuf[7] = TTv8;
 800225c:	4b61      	ldr	r3, [pc, #388]	; (80023e4 <main+0x914>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	b29a      	uxth	r2, r3
 8002262:	4b62      	ldr	r3, [pc, #392]	; (80023ec <main+0x91c>)
 8002264:	81da      	strh	r2, [r3, #14]

     HAL_Delay(150);
 8002266:	2096      	movs	r0, #150	; 0x96
 8002268:	f000 fc6a 	bl	8002b40 <HAL_Delay>

	 RV_ST7735_STRING( 140, 15, (uint8_t *) "TEMPERATURE", CYAN, BLACK);
 800226c:	2300      	movs	r3, #0
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002274:	4a64      	ldr	r2, [pc, #400]	; (8002408 <main+0x938>)
 8002276:	210f      	movs	r1, #15
 8002278:	208c      	movs	r0, #140	; 0x8c
 800227a:	f7ff fbc3 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING( 130, 25, (uint8_t *) "MEASURING", CYAN, BLACK);
 800227e:	2300      	movs	r3, #0
 8002280:	9300      	str	r3, [sp, #0]
 8002282:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002286:	4a61      	ldr	r2, [pc, #388]	; (800240c <main+0x93c>)
 8002288:	2119      	movs	r1, #25
 800228a:	2082      	movs	r0, #130	; 0x82
 800228c:	f7ff fbba 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING( 120, 35, (uint8_t *) "SYSTEM", CYAN, BLACK);
 8002290:	2300      	movs	r3, #0
 8002292:	9300      	str	r3, [sp, #0]
 8002294:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8002298:	4a5d      	ldr	r2, [pc, #372]	; (8002410 <main+0x940>)
 800229a:	2123      	movs	r1, #35	; 0x23
 800229c:	2078      	movs	r0, #120	; 0x78
 800229e:	f7ff fbb1 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(90, 5, (uint8_t *) "TERMO-01", WHITE, BLACK);
 80022a2:	2300      	movs	r3, #0
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022aa:	4a5a      	ldr	r2, [pc, #360]	; (8002414 <main+0x944>)
 80022ac:	2105      	movs	r1, #5
 80022ae:	205a      	movs	r0, #90	; 0x5a
 80022b0:	f7ff fba8 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(90, 78, (uint8_t *) (char *)TT1, WHITE, BLACK);
 80022b4:	2300      	movs	r3, #0
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022bc:	4a56      	ldr	r2, [pc, #344]	; (8002418 <main+0x948>)
 80022be:	214e      	movs	r1, #78	; 0x4e
 80022c0:	205a      	movs	r0, #90	; 0x5a
 80022c2:	f7ff fb9f 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(80, 5, (uint8_t *) "TERMO-02", WHITE, BLACK);
 80022c6:	2300      	movs	r3, #0
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022ce:	4a53      	ldr	r2, [pc, #332]	; (800241c <main+0x94c>)
 80022d0:	2105      	movs	r1, #5
 80022d2:	2050      	movs	r0, #80	; 0x50
 80022d4:	f7ff fb96 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(80, 78, (uint8_t *) (char *)TT2, WHITE, BLACK);
 80022d8:	2300      	movs	r3, #0
 80022da:	9300      	str	r3, [sp, #0]
 80022dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022e0:	4a4f      	ldr	r2, [pc, #316]	; (8002420 <main+0x950>)
 80022e2:	214e      	movs	r1, #78	; 0x4e
 80022e4:	2050      	movs	r0, #80	; 0x50
 80022e6:	f7ff fb8d 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(70, 5, (uint8_t *) "TERMO-03", WHITE, BLACK);
 80022ea:	2300      	movs	r3, #0
 80022ec:	9300      	str	r3, [sp, #0]
 80022ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80022f2:	4a4c      	ldr	r2, [pc, #304]	; (8002424 <main+0x954>)
 80022f4:	2105      	movs	r1, #5
 80022f6:	2046      	movs	r0, #70	; 0x46
 80022f8:	f7ff fb84 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(70, 78, (uint8_t *) (char *)TT3, WHITE, BLACK);
 80022fc:	2300      	movs	r3, #0
 80022fe:	9300      	str	r3, [sp, #0]
 8002300:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002304:	4a48      	ldr	r2, [pc, #288]	; (8002428 <main+0x958>)
 8002306:	214e      	movs	r1, #78	; 0x4e
 8002308:	2046      	movs	r0, #70	; 0x46
 800230a:	f7ff fb7b 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(60, 5, (uint8_t *) "TERMO-04", WHITE, BLACK);
 800230e:	2300      	movs	r3, #0
 8002310:	9300      	str	r3, [sp, #0]
 8002312:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002316:	4a45      	ldr	r2, [pc, #276]	; (800242c <main+0x95c>)
 8002318:	2105      	movs	r1, #5
 800231a:	203c      	movs	r0, #60	; 0x3c
 800231c:	f7ff fb72 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(60, 78, (uint8_t *) (char *)TT4, WHITE, BLACK);
 8002320:	2300      	movs	r3, #0
 8002322:	9300      	str	r3, [sp, #0]
 8002324:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002328:	4a41      	ldr	r2, [pc, #260]	; (8002430 <main+0x960>)
 800232a:	214e      	movs	r1, #78	; 0x4e
 800232c:	203c      	movs	r0, #60	; 0x3c
 800232e:	f7ff fb69 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(50, 5, (uint8_t *) "TERMO-05", WHITE, BLACK);
 8002332:	2300      	movs	r3, #0
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800233a:	4a3e      	ldr	r2, [pc, #248]	; (8002434 <main+0x964>)
 800233c:	2105      	movs	r1, #5
 800233e:	2032      	movs	r0, #50	; 0x32
 8002340:	f7ff fb60 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(50, 78, (uint8_t *) (char *)TT5, WHITE, BLACK);
 8002344:	2300      	movs	r3, #0
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800234c:	4a3a      	ldr	r2, [pc, #232]	; (8002438 <main+0x968>)
 800234e:	214e      	movs	r1, #78	; 0x4e
 8002350:	2032      	movs	r0, #50	; 0x32
 8002352:	f7ff fb57 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(40, 5, (uint8_t *) "TERMO-06", WHITE, BLACK);
 8002356:	2300      	movs	r3, #0
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800235e:	4a37      	ldr	r2, [pc, #220]	; (800243c <main+0x96c>)
 8002360:	2105      	movs	r1, #5
 8002362:	2028      	movs	r0, #40	; 0x28
 8002364:	f7ff fb4e 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(40, 78, (uint8_t *) (char *)TT6, WHITE, BLACK);
 8002368:	2300      	movs	r3, #0
 800236a:	9300      	str	r3, [sp, #0]
 800236c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002370:	4a33      	ldr	r2, [pc, #204]	; (8002440 <main+0x970>)
 8002372:	214e      	movs	r1, #78	; 0x4e
 8002374:	2028      	movs	r0, #40	; 0x28
 8002376:	f7ff fb45 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(30, 5, (uint8_t *) "TERMO-07", WHITE, BLACK);
 800237a:	2300      	movs	r3, #0
 800237c:	9300      	str	r3, [sp, #0]
 800237e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002382:	4a30      	ldr	r2, [pc, #192]	; (8002444 <main+0x974>)
 8002384:	2105      	movs	r1, #5
 8002386:	201e      	movs	r0, #30
 8002388:	f7ff fb3c 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(30, 78, (uint8_t *) (char *)TT7, WHITE, BLACK);
 800238c:	2300      	movs	r3, #0
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002394:	4a2c      	ldr	r2, [pc, #176]	; (8002448 <main+0x978>)
 8002396:	214e      	movs	r1, #78	; 0x4e
 8002398:	201e      	movs	r0, #30
 800239a:	f7ff fb33 	bl	8001a04 <RV_ST7735_STRING>

	 RV_ST7735_STRING(20, 5, (uint8_t *) "TERMO-08", WHITE, BLACK);
 800239e:	2300      	movs	r3, #0
 80023a0:	9300      	str	r3, [sp, #0]
 80023a2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023a6:	4a29      	ldr	r2, [pc, #164]	; (800244c <main+0x97c>)
 80023a8:	2105      	movs	r1, #5
 80023aa:	2014      	movs	r0, #20
 80023ac:	f7ff fb2a 	bl	8001a04 <RV_ST7735_STRING>
	 RV_ST7735_STRING(20, 78, (uint8_t *) (char *)TT8, WHITE, BLACK);
 80023b0:	2300      	movs	r3, #0
 80023b2:	9300      	str	r3, [sp, #0]
 80023b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80023b8:	4a08      	ldr	r2, [pc, #32]	; (80023dc <main+0x90c>)
 80023ba:	214e      	movs	r1, #78	; 0x4e
 80023bc:	2014      	movs	r0, #20
 80023be:	f7ff fb21 	bl	8001a04 <RV_ST7735_STRING>

   Blink(); //  
 80023c2:	f7ff fb43 	bl	8001a4c <Blink>
   eMBPoll();
 80023c6:	f003 fbd5 	bl	8005b74 <eMBPoll>
   for(i=1;i<=Dev_Cnt;i++)
 80023ca:	e497      	b.n	8001cfc <main+0x22c>
 80023cc:	f3af 8000 	nop.w
 80023d0:	9999999a 	.word	0x9999999a
 80023d4:	3fc99999 	.word	0x3fc99999
 80023d8:	08009f4c 	.word	0x08009f4c
 80023dc:	2000041c 	.word	0x2000041c
 80023e0:	42c80000 	.word	0x42c80000
 80023e4:	20000754 	.word	0x20000754
 80023e8:	20000744 	.word	0x20000744
 80023ec:	2000075c 	.word	0x2000075c
 80023f0:	200005e0 	.word	0x200005e0
 80023f4:	2000046c 	.word	0x2000046c
 80023f8:	20000740 	.word	0x20000740
 80023fc:	20000660 	.word	0x20000660
 8002400:	20000468 	.word	0x20000468
 8002404:	200004c0 	.word	0x200004c0
 8002408:	08009f58 	.word	0x08009f58
 800240c:	08009f64 	.word	0x08009f64
 8002410:	08009f70 	.word	0x08009f70
 8002414:	08009f78 	.word	0x08009f78
 8002418:	2000037c 	.word	0x2000037c
 800241c:	08009f84 	.word	0x08009f84
 8002420:	20000748 	.word	0x20000748
 8002424:	08009f90 	.word	0x08009f90
 8002428:	20000590 	.word	0x20000590
 800242c:	08009f9c 	.word	0x08009f9c
 8002430:	20000584 	.word	0x20000584
 8002434:	08009fa8 	.word	0x08009fa8
 8002438:	200004b4 	.word	0x200004b4
 800243c:	08009fb4 	.word	0x08009fb4
 8002440:	20000410 	.word	0x20000410
 8002444:	08009fc0 	.word	0x08009fc0
 8002448:	20000330 	.word	0x20000330
 800244c:	08009fcc 	.word	0x08009fcc

08002450 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b090      	sub	sp, #64	; 0x40
 8002454:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002456:	f107 0318 	add.w	r3, r7, #24
 800245a:	2228      	movs	r2, #40	; 0x28
 800245c:	2100      	movs	r1, #0
 800245e:	4618      	mov	r0, r3
 8002460:	f003 ffc7 	bl	80063f2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002464:	1d3b      	adds	r3, r7, #4
 8002466:	2200      	movs	r2, #0
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	605a      	str	r2, [r3, #4]
 800246c:	609a      	str	r2, [r3, #8]
 800246e:	60da      	str	r2, [r3, #12]
 8002470:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002472:	2301      	movs	r3, #1
 8002474:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002476:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800247a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800247c:	2300      	movs	r3, #0
 800247e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002480:	2301      	movs	r3, #1
 8002482:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002484:	2302      	movs	r3, #2
 8002486:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002488:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800248c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800248e:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002492:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002494:	f107 0318 	add.w	r3, r7, #24
 8002498:	4618      	mov	r0, r3
 800249a:	f000 ff25 	bl	80032e8 <HAL_RCC_OscConfig>
 800249e:	4603      	mov	r3, r0
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d001      	beq.n	80024a8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80024a4:	f000 f95a 	bl	800275c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024a8:	230f      	movs	r3, #15
 80024aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024ac:	2302      	movs	r3, #2
 80024ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024b0:	2300      	movs	r3, #0
 80024b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2102      	movs	r1, #2
 80024c2:	4618      	mov	r0, r3
 80024c4:	f001 f990 	bl	80037e8 <HAL_RCC_ClockConfig>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80024ce:	f000 f945 	bl	800275c <Error_Handler>
  }
}
 80024d2:	bf00      	nop
 80024d4:	3740      	adds	r7, #64	; 0x40
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
	...

080024dc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80024e0:	4b18      	ldr	r3, [pc, #96]	; (8002544 <MX_SPI1_Init+0x68>)
 80024e2:	4a19      	ldr	r2, [pc, #100]	; (8002548 <MX_SPI1_Init+0x6c>)
 80024e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80024e6:	4b17      	ldr	r3, [pc, #92]	; (8002544 <MX_SPI1_Init+0x68>)
 80024e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80024ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80024ee:	4b15      	ldr	r3, [pc, #84]	; (8002544 <MX_SPI1_Init+0x68>)
 80024f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80024f4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80024f6:	4b13      	ldr	r3, [pc, #76]	; (8002544 <MX_SPI1_Init+0x68>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024fc:	4b11      	ldr	r3, [pc, #68]	; (8002544 <MX_SPI1_Init+0x68>)
 80024fe:	2200      	movs	r2, #0
 8002500:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002502:	4b10      	ldr	r3, [pc, #64]	; (8002544 <MX_SPI1_Init+0x68>)
 8002504:	2200      	movs	r2, #0
 8002506:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002508:	4b0e      	ldr	r3, [pc, #56]	; (8002544 <MX_SPI1_Init+0x68>)
 800250a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800250e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002510:	4b0c      	ldr	r3, [pc, #48]	; (8002544 <MX_SPI1_Init+0x68>)
 8002512:	2220      	movs	r2, #32
 8002514:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002516:	4b0b      	ldr	r3, [pc, #44]	; (8002544 <MX_SPI1_Init+0x68>)
 8002518:	2200      	movs	r2, #0
 800251a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800251c:	4b09      	ldr	r3, [pc, #36]	; (8002544 <MX_SPI1_Init+0x68>)
 800251e:	2200      	movs	r2, #0
 8002520:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002522:	4b08      	ldr	r3, [pc, #32]	; (8002544 <MX_SPI1_Init+0x68>)
 8002524:	2200      	movs	r2, #0
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002528:	4b06      	ldr	r3, [pc, #24]	; (8002544 <MX_SPI1_Init+0x68>)
 800252a:	220a      	movs	r2, #10
 800252c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800252e:	4805      	ldr	r0, [pc, #20]	; (8002544 <MX_SPI1_Init+0x68>)
 8002530:	f001 faf6 	bl	8003b20 <HAL_SPI_Init>
 8002534:	4603      	mov	r3, r0
 8002536:	2b00      	cmp	r3, #0
 8002538:	d001      	beq.n	800253e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800253a:	f000 f90f 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800253e:	bf00      	nop
 8002540:	bd80      	pop	{r7, pc}
 8002542:	bf00      	nop
 8002544:	200006a8 	.word	0x200006a8
 8002548:	40013000 	.word	0x40013000

0800254c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002552:	f107 0308 	add.w	r3, r7, #8
 8002556:	2200      	movs	r2, #0
 8002558:	601a      	str	r2, [r3, #0]
 800255a:	605a      	str	r2, [r3, #4]
 800255c:	609a      	str	r2, [r3, #8]
 800255e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002560:	463b      	mov	r3, r7
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
 8002566:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002568:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <MX_TIM4_Init+0x90>)
 800256a:	4a1d      	ldr	r2, [pc, #116]	; (80025e0 <MX_TIM4_Init+0x94>)
 800256c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 800256e:	4b1b      	ldr	r3, [pc, #108]	; (80025dc <MX_TIM4_Init+0x90>)
 8002570:	2247      	movs	r2, #71	; 0x47
 8002572:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002574:	4b19      	ldr	r3, [pc, #100]	; (80025dc <MX_TIM4_Init+0x90>)
 8002576:	2200      	movs	r2, #0
 8002578:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 49;
 800257a:	4b18      	ldr	r3, [pc, #96]	; (80025dc <MX_TIM4_Init+0x90>)
 800257c:	2231      	movs	r2, #49	; 0x31
 800257e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002580:	4b16      	ldr	r3, [pc, #88]	; (80025dc <MX_TIM4_Init+0x90>)
 8002582:	2200      	movs	r2, #0
 8002584:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002586:	4b15      	ldr	r3, [pc, #84]	; (80025dc <MX_TIM4_Init+0x90>)
 8002588:	2200      	movs	r2, #0
 800258a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800258c:	4813      	ldr	r0, [pc, #76]	; (80025dc <MX_TIM4_Init+0x90>)
 800258e:	f001 fd2d 	bl	8003fec <HAL_TIM_Base_Init>
 8002592:	4603      	mov	r3, r0
 8002594:	2b00      	cmp	r3, #0
 8002596:	d001      	beq.n	800259c <MX_TIM4_Init+0x50>
  {
    Error_Handler();
 8002598:	f000 f8e0 	bl	800275c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800259c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025a0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80025a2:	f107 0308 	add.w	r3, r7, #8
 80025a6:	4619      	mov	r1, r3
 80025a8:	480c      	ldr	r0, [pc, #48]	; (80025dc <MX_TIM4_Init+0x90>)
 80025aa:	f001 fef7 	bl	800439c <HAL_TIM_ConfigClockSource>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <MX_TIM4_Init+0x6c>
  {
    Error_Handler();
 80025b4:	f000 f8d2 	bl	800275c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b8:	2300      	movs	r3, #0
 80025ba:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025bc:	2300      	movs	r3, #0
 80025be:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80025c0:	463b      	mov	r3, r7
 80025c2:	4619      	mov	r1, r3
 80025c4:	4805      	ldr	r0, [pc, #20]	; (80025dc <MX_TIM4_Init+0x90>)
 80025c6:	f002 f8bd 	bl	8004744 <HAL_TIMEx_MasterConfigSynchronization>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM4_Init+0x88>
  {
    Error_Handler();
 80025d0:	f000 f8c4 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80025d4:	bf00      	nop
 80025d6:	3718      	adds	r7, #24
 80025d8:	46bd      	mov	sp, r7
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	200003c8 	.word	0x200003c8
 80025e0:	40000800 	.word	0x40000800

080025e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80025e8:	4b11      	ldr	r3, [pc, #68]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 80025ea:	4a12      	ldr	r2, [pc, #72]	; (8002634 <MX_USART1_UART_Init+0x50>)
 80025ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80025ee:	4b10      	ldr	r3, [pc, #64]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 80025f0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80025f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80025fc:	4b0c      	ldr	r3, [pc, #48]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 80025fe:	2200      	movs	r2, #0
 8002600:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002602:	4b0b      	ldr	r3, [pc, #44]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 8002604:	2200      	movs	r2, #0
 8002606:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002608:	4b09      	ldr	r3, [pc, #36]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 800260a:	220c      	movs	r2, #12
 800260c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260e:	4b08      	ldr	r3, [pc, #32]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 8002610:	2200      	movs	r2, #0
 8002612:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002614:	4b06      	ldr	r3, [pc, #24]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 8002616:	2200      	movs	r2, #0
 8002618:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <MX_USART1_UART_Init+0x4c>)
 800261c:	f002 f902 	bl	8004824 <HAL_UART_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002626:	f000 f899 	bl	800275c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800262a:	bf00      	nop
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	2000059c 	.word	0x2000059c
 8002634:	40013800 	.word	0x40013800

08002638 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b088      	sub	sp, #32
 800263c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263e:	f107 0310 	add.w	r3, r7, #16
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	609a      	str	r2, [r3, #8]
 800264a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800264c:	4b3f      	ldr	r3, [pc, #252]	; (800274c <MX_GPIO_Init+0x114>)
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	4a3e      	ldr	r2, [pc, #248]	; (800274c <MX_GPIO_Init+0x114>)
 8002652:	f043 0310 	orr.w	r3, r3, #16
 8002656:	6193      	str	r3, [r2, #24]
 8002658:	4b3c      	ldr	r3, [pc, #240]	; (800274c <MX_GPIO_Init+0x114>)
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f003 0310 	and.w	r3, r3, #16
 8002660:	60fb      	str	r3, [r7, #12]
 8002662:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002664:	4b39      	ldr	r3, [pc, #228]	; (800274c <MX_GPIO_Init+0x114>)
 8002666:	699b      	ldr	r3, [r3, #24]
 8002668:	4a38      	ldr	r2, [pc, #224]	; (800274c <MX_GPIO_Init+0x114>)
 800266a:	f043 0320 	orr.w	r3, r3, #32
 800266e:	6193      	str	r3, [r2, #24]
 8002670:	4b36      	ldr	r3, [pc, #216]	; (800274c <MX_GPIO_Init+0x114>)
 8002672:	699b      	ldr	r3, [r3, #24]
 8002674:	f003 0320 	and.w	r3, r3, #32
 8002678:	60bb      	str	r3, [r7, #8]
 800267a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800267c:	4b33      	ldr	r3, [pc, #204]	; (800274c <MX_GPIO_Init+0x114>)
 800267e:	699b      	ldr	r3, [r3, #24]
 8002680:	4a32      	ldr	r2, [pc, #200]	; (800274c <MX_GPIO_Init+0x114>)
 8002682:	f043 0304 	orr.w	r3, r3, #4
 8002686:	6193      	str	r3, [r2, #24]
 8002688:	4b30      	ldr	r3, [pc, #192]	; (800274c <MX_GPIO_Init+0x114>)
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	f003 0304 	and.w	r3, r3, #4
 8002690:	607b      	str	r3, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002694:	4b2d      	ldr	r3, [pc, #180]	; (800274c <MX_GPIO_Init+0x114>)
 8002696:	699b      	ldr	r3, [r3, #24]
 8002698:	4a2c      	ldr	r2, [pc, #176]	; (800274c <MX_GPIO_Init+0x114>)
 800269a:	f043 0308 	orr.w	r3, r3, #8
 800269e:	6193      	str	r3, [r2, #24]
 80026a0:	4b2a      	ldr	r3, [pc, #168]	; (800274c <MX_GPIO_Init+0x114>)
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	f003 0308 	and.w	r3, r3, #8
 80026a8:	603b      	str	r3, [r7, #0]
 80026aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DO1_GPIO_Port, DO1_Pin, GPIO_PIN_RESET);
 80026ac:	2200      	movs	r2, #0
 80026ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80026b2:	4827      	ldr	r0, [pc, #156]	; (8002750 <MX_GPIO_Init+0x118>)
 80026b4:	f000 fe00 	bl	80032b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, AO_Pin|LED_Pin|CS_Pin|RESET_Pin, GPIO_PIN_RESET);
 80026b8:	2200      	movs	r2, #0
 80026ba:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 80026be:	4825      	ldr	r0, [pc, #148]	; (8002754 <MX_GPIO_Init+0x11c>)
 80026c0:	f000 fdfa 	bl	80032b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RS485_RTS_GPIO_Port, RS485_RTS_Pin, GPIO_PIN_RESET);
 80026c4:	2200      	movs	r2, #0
 80026c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026ca:	4823      	ldr	r0, [pc, #140]	; (8002758 <MX_GPIO_Init+0x120>)
 80026cc:	f000 fdf4 	bl	80032b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DO1_Pin */
  GPIO_InitStruct.Pin = DO1_Pin;
 80026d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80026d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026d6:	2301      	movs	r3, #1
 80026d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026da:	2300      	movs	r3, #0
 80026dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026de:	2302      	movs	r3, #2
 80026e0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DO1_GPIO_Port, &GPIO_InitStruct);
 80026e2:	f107 0310 	add.w	r3, r7, #16
 80026e6:	4619      	mov	r1, r3
 80026e8:	4819      	ldr	r0, [pc, #100]	; (8002750 <MX_GPIO_Init+0x118>)
 80026ea:	f000 fbcf 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80026ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80026f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f8:	2300      	movs	r3, #0
 80026fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026fc:	f107 0310 	add.w	r3, r7, #16
 8002700:	4619      	mov	r1, r3
 8002702:	4814      	ldr	r0, [pc, #80]	; (8002754 <MX_GPIO_Init+0x11c>)
 8002704:	f000 fbc2 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pins : AO_Pin LED_Pin CS_Pin RESET_Pin */
  GPIO_InitStruct.Pin = AO_Pin|LED_Pin|CS_Pin|RESET_Pin;
 8002708:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800270c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270e:	2301      	movs	r3, #1
 8002710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002716:	2302      	movs	r3, #2
 8002718:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800271a:	f107 0310 	add.w	r3, r7, #16
 800271e:	4619      	mov	r1, r3
 8002720:	480c      	ldr	r0, [pc, #48]	; (8002754 <MX_GPIO_Init+0x11c>)
 8002722:	f000 fbb3 	bl	8002e8c <HAL_GPIO_Init>

  /*Configure GPIO pin : RS485_RTS_Pin */
  GPIO_InitStruct.Pin = RS485_RTS_Pin;
 8002726:	f44f 7380 	mov.w	r3, #256	; 0x100
 800272a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800272c:	2301      	movs	r3, #1
 800272e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002730:	2300      	movs	r3, #0
 8002732:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002734:	2303      	movs	r3, #3
 8002736:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RS485_RTS_GPIO_Port, &GPIO_InitStruct);
 8002738:	f107 0310 	add.w	r3, r7, #16
 800273c:	4619      	mov	r1, r3
 800273e:	4806      	ldr	r0, [pc, #24]	; (8002758 <MX_GPIO_Init+0x120>)
 8002740:	f000 fba4 	bl	8002e8c <HAL_GPIO_Init>

}
 8002744:	bf00      	nop
 8002746:	3720      	adds	r7, #32
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}
 800274c:	40021000 	.word	0x40021000
 8002750:	40011000 	.word	0x40011000
 8002754:	40010c00 	.word	0x40010c00
 8002758:	40010800 	.word	0x40010800

0800275c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800275c:	b480      	push	{r7}
 800275e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002760:	bf00      	nop
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002768:	b480      	push	{r7}
 800276a:	b085      	sub	sp, #20
 800276c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800276e:	4b15      	ldr	r3, [pc, #84]	; (80027c4 <HAL_MspInit+0x5c>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	4a14      	ldr	r2, [pc, #80]	; (80027c4 <HAL_MspInit+0x5c>)
 8002774:	f043 0301 	orr.w	r3, r3, #1
 8002778:	6193      	str	r3, [r2, #24]
 800277a:	4b12      	ldr	r3, [pc, #72]	; (80027c4 <HAL_MspInit+0x5c>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	60bb      	str	r3, [r7, #8]
 8002784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002786:	4b0f      	ldr	r3, [pc, #60]	; (80027c4 <HAL_MspInit+0x5c>)
 8002788:	69db      	ldr	r3, [r3, #28]
 800278a:	4a0e      	ldr	r2, [pc, #56]	; (80027c4 <HAL_MspInit+0x5c>)
 800278c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002790:	61d3      	str	r3, [r2, #28]
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <HAL_MspInit+0x5c>)
 8002794:	69db      	ldr	r3, [r3, #28]
 8002796:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800279a:	607b      	str	r3, [r7, #4]
 800279c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800279e:	4b0a      	ldr	r3, [pc, #40]	; (80027c8 <HAL_MspInit+0x60>)
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	60fb      	str	r3, [r7, #12]
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80027aa:	60fb      	str	r3, [r7, #12]
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027b2:	60fb      	str	r3, [r7, #12]
 80027b4:	4a04      	ldr	r2, [pc, #16]	; (80027c8 <HAL_MspInit+0x60>)
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027ba:	bf00      	nop
 80027bc:	3714      	adds	r7, #20
 80027be:	46bd      	mov	sp, r7
 80027c0:	bc80      	pop	{r7}
 80027c2:	4770      	bx	lr
 80027c4:	40021000 	.word	0x40021000
 80027c8:	40010000 	.word	0x40010000

080027cc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b088      	sub	sp, #32
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027d4:	f107 0310 	add.w	r3, r7, #16
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
 80027dc:	605a      	str	r2, [r3, #4]
 80027de:	609a      	str	r2, [r3, #8]
 80027e0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a15      	ldr	r2, [pc, #84]	; (800283c <HAL_SPI_MspInit+0x70>)
 80027e8:	4293      	cmp	r3, r2
 80027ea:	d123      	bne.n	8002834 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80027ec:	4b14      	ldr	r3, [pc, #80]	; (8002840 <HAL_SPI_MspInit+0x74>)
 80027ee:	699b      	ldr	r3, [r3, #24]
 80027f0:	4a13      	ldr	r2, [pc, #76]	; (8002840 <HAL_SPI_MspInit+0x74>)
 80027f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027f6:	6193      	str	r3, [r2, #24]
 80027f8:	4b11      	ldr	r3, [pc, #68]	; (8002840 <HAL_SPI_MspInit+0x74>)
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002800:	60fb      	str	r3, [r7, #12]
 8002802:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002804:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <HAL_SPI_MspInit+0x74>)
 8002806:	699b      	ldr	r3, [r3, #24]
 8002808:	4a0d      	ldr	r2, [pc, #52]	; (8002840 <HAL_SPI_MspInit+0x74>)
 800280a:	f043 0304 	orr.w	r3, r3, #4
 800280e:	6193      	str	r3, [r2, #24]
 8002810:	4b0b      	ldr	r3, [pc, #44]	; (8002840 <HAL_SPI_MspInit+0x74>)
 8002812:	699b      	ldr	r3, [r3, #24]
 8002814:	f003 0304 	and.w	r3, r3, #4
 8002818:	60bb      	str	r3, [r7, #8]
 800281a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800281c:	23a0      	movs	r3, #160	; 0xa0
 800281e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002820:	2302      	movs	r3, #2
 8002822:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002824:	2303      	movs	r3, #3
 8002826:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002828:	f107 0310 	add.w	r3, r7, #16
 800282c:	4619      	mov	r1, r3
 800282e:	4805      	ldr	r0, [pc, #20]	; (8002844 <HAL_SPI_MspInit+0x78>)
 8002830:	f000 fb2c 	bl	8002e8c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002834:	bf00      	nop
 8002836:	3720      	adds	r7, #32
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	40013000 	.word	0x40013000
 8002840:	40021000 	.word	0x40021000
 8002844:	40010800 	.word	0x40010800

08002848 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a0d      	ldr	r2, [pc, #52]	; (800288c <HAL_TIM_Base_MspInit+0x44>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d113      	bne.n	8002882 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800285a:	4b0d      	ldr	r3, [pc, #52]	; (8002890 <HAL_TIM_Base_MspInit+0x48>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	4a0c      	ldr	r2, [pc, #48]	; (8002890 <HAL_TIM_Base_MspInit+0x48>)
 8002860:	f043 0304 	orr.w	r3, r3, #4
 8002864:	61d3      	str	r3, [r2, #28]
 8002866:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <HAL_TIM_Base_MspInit+0x48>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f003 0304 	and.w	r3, r3, #4
 800286e:	60fb      	str	r3, [r7, #12]
 8002870:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002872:	2200      	movs	r2, #0
 8002874:	2100      	movs	r1, #0
 8002876:	201e      	movs	r0, #30
 8002878:	f000 fa5b 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800287c:	201e      	movs	r0, #30
 800287e:	f000 fa74 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002882:	bf00      	nop
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	40000800 	.word	0x40000800
 8002890:	40021000 	.word	0x40021000

08002894 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 0310 	add.w	r3, r7, #16
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a20      	ldr	r2, [pc, #128]	; (8002930 <HAL_UART_MspInit+0x9c>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d139      	bne.n	8002928 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80028b4:	4b1f      	ldr	r3, [pc, #124]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a1e      	ldr	r2, [pc, #120]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028cc:	4b19      	ldr	r3, [pc, #100]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028ce:	699b      	ldr	r3, [r3, #24]
 80028d0:	4a18      	ldr	r2, [pc, #96]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028d2:	f043 0304 	orr.w	r3, r3, #4
 80028d6:	6193      	str	r3, [r2, #24]
 80028d8:	4b16      	ldr	r3, [pc, #88]	; (8002934 <HAL_UART_MspInit+0xa0>)
 80028da:	699b      	ldr	r3, [r3, #24]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	60bb      	str	r3, [r7, #8]
 80028e2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80028e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028ea:	2302      	movs	r3, #2
 80028ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028ee:	2303      	movs	r3, #3
 80028f0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028f2:	f107 0310 	add.w	r3, r7, #16
 80028f6:	4619      	mov	r1, r3
 80028f8:	480f      	ldr	r0, [pc, #60]	; (8002938 <HAL_UART_MspInit+0xa4>)
 80028fa:	f000 fac7 	bl	8002e8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002902:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002904:	2300      	movs	r3, #0
 8002906:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	2300      	movs	r3, #0
 800290a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800290c:	f107 0310 	add.w	r3, r7, #16
 8002910:	4619      	mov	r1, r3
 8002912:	4809      	ldr	r0, [pc, #36]	; (8002938 <HAL_UART_MspInit+0xa4>)
 8002914:	f000 faba 	bl	8002e8c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	2100      	movs	r1, #0
 800291c:	2025      	movs	r0, #37	; 0x25
 800291e:	f000 fa08 	bl	8002d32 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002922:	2025      	movs	r0, #37	; 0x25
 8002924:	f000 fa21 	bl	8002d6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002928:	bf00      	nop
 800292a:	3720      	adds	r7, #32
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40013800 	.word	0x40013800
 8002934:	40021000 	.word	0x40021000
 8002938:	40010800 	.word	0x40010800

0800293c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002940:	bf00      	nop
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002948:	b480      	push	{r7}
 800294a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800294c:	e7fe      	b.n	800294c <HardFault_Handler+0x4>

0800294e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800294e:	b480      	push	{r7}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002952:	e7fe      	b.n	8002952 <MemManage_Handler+0x4>

08002954 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002958:	e7fe      	b.n	8002958 <BusFault_Handler+0x4>

0800295a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800295a:	b480      	push	{r7}
 800295c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800295e:	e7fe      	b.n	800295e <UsageFault_Handler+0x4>

08002960 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002964:	bf00      	nop
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr

0800296c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002970:	bf00      	nop
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800297c:	bf00      	nop
 800297e:	46bd      	mov	sp, r7
 8002980:	bc80      	pop	{r7}
 8002982:	4770      	bx	lr

08002984 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002988:	f000 f8be 	bl	8002b08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800298c:	bf00      	nop
 800298e:	bd80      	pop	{r7, pc}

08002990 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002994:	4802      	ldr	r0, [pc, #8]	; (80029a0 <TIM4_IRQHandler+0x10>)
 8002996:	f001 fbf9 	bl	800418c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	200003c8 	.word	0x200003c8

080029a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80029a8:	4802      	ldr	r0, [pc, #8]	; (80029b4 <USART1_IRQHandler+0x10>)
 80029aa:	f002 f8c9 	bl	8004b40 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80029ae:	bf00      	nop
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	2000059c 	.word	0x2000059c

080029b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029c0:	4a14      	ldr	r2, [pc, #80]	; (8002a14 <_sbrk+0x5c>)
 80029c2:	4b15      	ldr	r3, [pc, #84]	; (8002a18 <_sbrk+0x60>)
 80029c4:	1ad3      	subs	r3, r2, r3
 80029c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029cc:	4b13      	ldr	r3, [pc, #76]	; (8002a1c <_sbrk+0x64>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d102      	bne.n	80029da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <_sbrk+0x64>)
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <_sbrk+0x68>)
 80029d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <_sbrk+0x64>)
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4413      	add	r3, r2
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d207      	bcs.n	80029f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029e8:	f003 fcce 	bl	8006388 <__errno>
 80029ec:	4602      	mov	r2, r0
 80029ee:	230c      	movs	r3, #12
 80029f0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80029f2:	f04f 33ff 	mov.w	r3, #4294967295
 80029f6:	e009      	b.n	8002a0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029f8:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <_sbrk+0x64>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029fe:	4b07      	ldr	r3, [pc, #28]	; (8002a1c <_sbrk+0x64>)
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	4413      	add	r3, r2
 8002a06:	4a05      	ldr	r2, [pc, #20]	; (8002a1c <_sbrk+0x64>)
 8002a08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a0a:	68fb      	ldr	r3, [r7, #12]
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20005000 	.word	0x20005000
 8002a18:	00000800 	.word	0x00000800
 8002a1c:	200002b8 	.word	0x200002b8
 8002a20:	20000890 	.word	0x20000890

08002a24 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002a30:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002a32:	e003      	b.n	8002a3c <LoopCopyDataInit>

08002a34 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002a34:	4b0b      	ldr	r3, [pc, #44]	; (8002a64 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002a36:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002a38:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002a3a:	3104      	adds	r1, #4

08002a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002a3c:	480a      	ldr	r0, [pc, #40]	; (8002a68 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002a3e:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002a40:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002a42:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002a44:	d3f6      	bcc.n	8002a34 <CopyDataInit>
  ldr r2, =_sbss
 8002a46:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002a48:	e002      	b.n	8002a50 <LoopFillZerobss>

08002a4a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002a4a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002a4c:	f842 3b04 	str.w	r3, [r2], #4

08002a50 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002a50:	4b08      	ldr	r3, [pc, #32]	; (8002a74 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002a52:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002a54:	d3f9      	bcc.n	8002a4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002a56:	f7ff ffe5 	bl	8002a24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a5a:	f003 fc9b 	bl	8006394 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a5e:	f7ff f837 	bl	8001ad0 <main>
  bx lr
 8002a62:	4770      	bx	lr
  ldr r3, =_sidata
 8002a64:	0800b100 	.word	0x0800b100
  ldr r0, =_sdata
 8002a68:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002a6c:	2000025c 	.word	0x2000025c
  ldr r2, =_sbss
 8002a70:	2000025c 	.word	0x2000025c
  ldr r3, = _ebss
 8002a74:	20000890 	.word	0x20000890

08002a78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a78:	e7fe      	b.n	8002a78 <ADC1_2_IRQHandler>
	...

08002a7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002a80:	4b08      	ldr	r3, [pc, #32]	; (8002aa4 <HAL_Init+0x28>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a07      	ldr	r2, [pc, #28]	; (8002aa4 <HAL_Init+0x28>)
 8002a86:	f043 0310 	orr.w	r3, r3, #16
 8002a8a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002a8c:	2003      	movs	r0, #3
 8002a8e:	f000 f945 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002a92:	2000      	movs	r0, #0
 8002a94:	f000 f808 	bl	8002aa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002a98:	f7ff fe66 	bl	8002768 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40022000 	.word	0x40022000

08002aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ab0:	4b12      	ldr	r3, [pc, #72]	; (8002afc <HAL_InitTick+0x54>)
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <HAL_InitTick+0x58>)
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	4619      	mov	r1, r3
 8002aba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002abe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ac2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f000 f95d 	bl	8002d86 <HAL_SYSTICK_Config>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e00e      	b.n	8002af4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2b0f      	cmp	r3, #15
 8002ada:	d80a      	bhi.n	8002af2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002adc:	2200      	movs	r2, #0
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ae4:	f000 f925 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ae8:	4a06      	ldr	r2, [pc, #24]	; (8002b04 <HAL_InitTick+0x5c>)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002aee:	2300      	movs	r3, #0
 8002af0:	e000      	b.n	8002af4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3708      	adds	r7, #8
 8002af8:	46bd      	mov	sp, r7
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	20000000 	.word	0x20000000
 8002b00:	20000008 	.word	0x20000008
 8002b04:	20000004 	.word	0x20000004

08002b08 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b08:	b480      	push	{r7}
 8002b0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b0c:	4b05      	ldr	r3, [pc, #20]	; (8002b24 <HAL_IncTick+0x1c>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	4b05      	ldr	r3, [pc, #20]	; (8002b28 <HAL_IncTick+0x20>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4413      	add	r3, r2
 8002b18:	4a03      	ldr	r2, [pc, #12]	; (8002b28 <HAL_IncTick+0x20>)
 8002b1a:	6013      	str	r3, [r2, #0]
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	20000008 	.word	0x20000008
 8002b28:	20000758 	.word	0x20000758

08002b2c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b30:	4b02      	ldr	r3, [pc, #8]	; (8002b3c <HAL_GetTick+0x10>)
 8002b32:	681b      	ldr	r3, [r3, #0]
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	20000758 	.word	0x20000758

08002b40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b48:	f7ff fff0 	bl	8002b2c <HAL_GetTick>
 8002b4c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b58:	d005      	beq.n	8002b66 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b5a:	4b09      	ldr	r3, [pc, #36]	; (8002b80 <HAL_Delay+0x40>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	4413      	add	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002b66:	bf00      	nop
 8002b68:	f7ff ffe0 	bl	8002b2c <HAL_GetTick>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	1ad3      	subs	r3, r2, r3
 8002b72:	68fa      	ldr	r2, [r7, #12]
 8002b74:	429a      	cmp	r2, r3
 8002b76:	d8f7      	bhi.n	8002b68 <HAL_Delay+0x28>
  {
  }
}
 8002b78:	bf00      	nop
 8002b7a:	3710      	adds	r7, #16
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	bd80      	pop	{r7, pc}
 8002b80:	20000008 	.word	0x20000008

08002b84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b085      	sub	sp, #20
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b94:	4b0c      	ldr	r3, [pc, #48]	; (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002bb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bb6:	4a04      	ldr	r2, [pc, #16]	; (8002bc8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	60d3      	str	r3, [r2, #12]
}
 8002bbc:	bf00      	nop
 8002bbe:	3714      	adds	r7, #20
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	bc80      	pop	{r7}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	e000ed00 	.word	0xe000ed00

08002bcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bd0:	4b04      	ldr	r3, [pc, #16]	; (8002be4 <__NVIC_GetPriorityGrouping+0x18>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	0a1b      	lsrs	r3, r3, #8
 8002bd6:	f003 0307 	and.w	r3, r3, #7
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	bc80      	pop	{r7}
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	e000ed00 	.word	0xe000ed00

08002be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b083      	sub	sp, #12
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	db0b      	blt.n	8002c12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	f003 021f 	and.w	r2, r3, #31
 8002c00:	4906      	ldr	r1, [pc, #24]	; (8002c1c <__NVIC_EnableIRQ+0x34>)
 8002c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c06:	095b      	lsrs	r3, r3, #5
 8002c08:	2001      	movs	r0, #1
 8002c0a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c12:	bf00      	nop
 8002c14:	370c      	adds	r7, #12
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bc80      	pop	{r7}
 8002c1a:	4770      	bx	lr
 8002c1c:	e000e100 	.word	0xe000e100

08002c20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b083      	sub	sp, #12
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	4603      	mov	r3, r0
 8002c28:	6039      	str	r1, [r7, #0]
 8002c2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	db0a      	blt.n	8002c4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	b2da      	uxtb	r2, r3
 8002c38:	490c      	ldr	r1, [pc, #48]	; (8002c6c <__NVIC_SetPriority+0x4c>)
 8002c3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3e:	0112      	lsls	r2, r2, #4
 8002c40:	b2d2      	uxtb	r2, r2
 8002c42:	440b      	add	r3, r1
 8002c44:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c48:	e00a      	b.n	8002c60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	b2da      	uxtb	r2, r3
 8002c4e:	4908      	ldr	r1, [pc, #32]	; (8002c70 <__NVIC_SetPriority+0x50>)
 8002c50:	79fb      	ldrb	r3, [r7, #7]
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	3b04      	subs	r3, #4
 8002c58:	0112      	lsls	r2, r2, #4
 8002c5a:	b2d2      	uxtb	r2, r2
 8002c5c:	440b      	add	r3, r1
 8002c5e:	761a      	strb	r2, [r3, #24]
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr
 8002c6a:	bf00      	nop
 8002c6c:	e000e100 	.word	0xe000e100
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b089      	sub	sp, #36	; 0x24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	60f8      	str	r0, [r7, #12]
 8002c7c:	60b9      	str	r1, [r7, #8]
 8002c7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f003 0307 	and.w	r3, r3, #7
 8002c86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	f1c3 0307 	rsb	r3, r3, #7
 8002c8e:	2b04      	cmp	r3, #4
 8002c90:	bf28      	it	cs
 8002c92:	2304      	movcs	r3, #4
 8002c94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c96:	69fb      	ldr	r3, [r7, #28]
 8002c98:	3304      	adds	r3, #4
 8002c9a:	2b06      	cmp	r3, #6
 8002c9c:	d902      	bls.n	8002ca4 <NVIC_EncodePriority+0x30>
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	3b03      	subs	r3, #3
 8002ca2:	e000      	b.n	8002ca6 <NVIC_EncodePriority+0x32>
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb2:	43da      	mvns	r2, r3
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	401a      	ands	r2, r3
 8002cb8:	697b      	ldr	r3, [r7, #20]
 8002cba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cbc:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc6:	43d9      	mvns	r1, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ccc:	4313      	orrs	r3, r2
         );
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3724      	adds	r7, #36	; 0x24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bc80      	pop	{r7}
 8002cd6:	4770      	bx	lr

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f7ff ff90 	bl	8002c20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff2d 	bl	8002b84 <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff42 	bl	8002bcc <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff90 	bl	8002c74 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5f 	bl	8002c20 <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	4603      	mov	r3, r0
 8002d72:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f7ff ff35 	bl	8002be8 <__NVIC_EnableIRQ>
}
 8002d7e:	bf00      	nop
 8002d80:	3708      	adds	r7, #8
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b082      	sub	sp, #8
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7ff ffa2 	bl	8002cd8 <SysTick_Config>
 8002d94:	4603      	mov	r3, r0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3708      	adds	r7, #8
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002da8:	2300      	movs	r3, #0
 8002daa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d005      	beq.n	8002dc2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2204      	movs	r2, #4
 8002dba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	73fb      	strb	r3, [r7, #15]
 8002dc0:	e051      	b.n	8002e66 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681a      	ldr	r2, [r3, #0]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f022 020e 	bic.w	r2, r2, #14
 8002dd0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681a      	ldr	r2, [r3, #0]
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f022 0201 	bic.w	r2, r2, #1
 8002de0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a22      	ldr	r2, [pc, #136]	; (8002e70 <HAL_DMA_Abort_IT+0xd0>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	d029      	beq.n	8002e40 <HAL_DMA_Abort_IT+0xa0>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a20      	ldr	r2, [pc, #128]	; (8002e74 <HAL_DMA_Abort_IT+0xd4>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d022      	beq.n	8002e3c <HAL_DMA_Abort_IT+0x9c>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a1f      	ldr	r2, [pc, #124]	; (8002e78 <HAL_DMA_Abort_IT+0xd8>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d01a      	beq.n	8002e36 <HAL_DMA_Abort_IT+0x96>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a1d      	ldr	r2, [pc, #116]	; (8002e7c <HAL_DMA_Abort_IT+0xdc>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d012      	beq.n	8002e30 <HAL_DMA_Abort_IT+0x90>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	; (8002e80 <HAL_DMA_Abort_IT+0xe0>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d00a      	beq.n	8002e2a <HAL_DMA_Abort_IT+0x8a>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a1a      	ldr	r2, [pc, #104]	; (8002e84 <HAL_DMA_Abort_IT+0xe4>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d102      	bne.n	8002e24 <HAL_DMA_Abort_IT+0x84>
 8002e1e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002e22:	e00e      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e24:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002e28:	e00b      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e2a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e2e:	e008      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e34:	e005      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e3a:	e002      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	e000      	b.n	8002e42 <HAL_DMA_Abort_IT+0xa2>
 8002e40:	2301      	movs	r3, #1
 8002e42:	4a11      	ldr	r2, [pc, #68]	; (8002e88 <HAL_DMA_Abort_IT+0xe8>)
 8002e44:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2200      	movs	r2, #0
 8002e52:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d003      	beq.n	8002e66 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e62:	6878      	ldr	r0, [r7, #4]
 8002e64:	4798      	blx	r3
    } 
  }
  return status;
 8002e66:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	3710      	adds	r7, #16
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40020008 	.word	0x40020008
 8002e74:	4002001c 	.word	0x4002001c
 8002e78:	40020030 	.word	0x40020030
 8002e7c:	40020044 	.word	0x40020044
 8002e80:	40020058 	.word	0x40020058
 8002e84:	4002006c 	.word	0x4002006c
 8002e88:	40020000 	.word	0x40020000

08002e8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b08b      	sub	sp, #44	; 0x2c
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e96:	2300      	movs	r3, #0
 8002e98:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e9e:	e127      	b.n	80030f0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	69fa      	ldr	r2, [r7, #28]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	69fb      	ldr	r3, [r7, #28]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	f040 8116 	bne.w	80030ea <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b12      	cmp	r3, #18
 8002ec4:	d034      	beq.n	8002f30 <HAL_GPIO_Init+0xa4>
 8002ec6:	2b12      	cmp	r3, #18
 8002ec8:	d80d      	bhi.n	8002ee6 <HAL_GPIO_Init+0x5a>
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d02b      	beq.n	8002f26 <HAL_GPIO_Init+0x9a>
 8002ece:	2b02      	cmp	r3, #2
 8002ed0:	d804      	bhi.n	8002edc <HAL_GPIO_Init+0x50>
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d031      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d01c      	beq.n	8002f14 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002eda:	e048      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002edc:	2b03      	cmp	r3, #3
 8002ede:	d043      	beq.n	8002f68 <HAL_GPIO_Init+0xdc>
 8002ee0:	2b11      	cmp	r3, #17
 8002ee2:	d01b      	beq.n	8002f1c <HAL_GPIO_Init+0x90>
          break;
 8002ee4:	e043      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002ee6:	4a89      	ldr	r2, [pc, #548]	; (800310c <HAL_GPIO_Init+0x280>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d026      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
 8002eec:	4a87      	ldr	r2, [pc, #540]	; (800310c <HAL_GPIO_Init+0x280>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d806      	bhi.n	8002f00 <HAL_GPIO_Init+0x74>
 8002ef2:	4a87      	ldr	r2, [pc, #540]	; (8003110 <HAL_GPIO_Init+0x284>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d020      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
 8002ef8:	4a86      	ldr	r2, [pc, #536]	; (8003114 <HAL_GPIO_Init+0x288>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d01d      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
          break;
 8002efe:	e036      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002f00:	4a85      	ldr	r2, [pc, #532]	; (8003118 <HAL_GPIO_Init+0x28c>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d019      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
 8002f06:	4a85      	ldr	r2, [pc, #532]	; (800311c <HAL_GPIO_Init+0x290>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d016      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
 8002f0c:	4a84      	ldr	r2, [pc, #528]	; (8003120 <HAL_GPIO_Init+0x294>)
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d013      	beq.n	8002f3a <HAL_GPIO_Init+0xae>
          break;
 8002f12:	e02c      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	623b      	str	r3, [r7, #32]
          break;
 8002f1a:	e028      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	3304      	adds	r3, #4
 8002f22:	623b      	str	r3, [r7, #32]
          break;
 8002f24:	e023      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	3308      	adds	r3, #8
 8002f2c:	623b      	str	r3, [r7, #32]
          break;
 8002f2e:	e01e      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	330c      	adds	r3, #12
 8002f36:	623b      	str	r3, [r7, #32]
          break;
 8002f38:	e019      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d102      	bne.n	8002f48 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002f42:	2304      	movs	r3, #4
 8002f44:	623b      	str	r3, [r7, #32]
          break;
 8002f46:	e012      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d105      	bne.n	8002f5c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f50:	2308      	movs	r3, #8
 8002f52:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	69fa      	ldr	r2, [r7, #28]
 8002f58:	611a      	str	r2, [r3, #16]
          break;
 8002f5a:	e008      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	69fa      	ldr	r2, [r7, #28]
 8002f64:	615a      	str	r2, [r3, #20]
          break;
 8002f66:	e002      	b.n	8002f6e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	623b      	str	r3, [r7, #32]
          break;
 8002f6c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002f6e:	69bb      	ldr	r3, [r7, #24]
 8002f70:	2bff      	cmp	r3, #255	; 0xff
 8002f72:	d801      	bhi.n	8002f78 <HAL_GPIO_Init+0xec>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	e001      	b.n	8002f7c <HAL_GPIO_Init+0xf0>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	3304      	adds	r3, #4
 8002f7c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	2bff      	cmp	r3, #255	; 0xff
 8002f82:	d802      	bhi.n	8002f8a <HAL_GPIO_Init+0xfe>
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	009b      	lsls	r3, r3, #2
 8002f88:	e002      	b.n	8002f90 <HAL_GPIO_Init+0x104>
 8002f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f8c:	3b08      	subs	r3, #8
 8002f8e:	009b      	lsls	r3, r3, #2
 8002f90:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	210f      	movs	r1, #15
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9e:	43db      	mvns	r3, r3
 8002fa0:	401a      	ands	r2, r3
 8002fa2:	6a39      	ldr	r1, [r7, #32]
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8002faa:	431a      	orrs	r2, r3
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	f000 8096 	beq.w	80030ea <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002fbe:	4b59      	ldr	r3, [pc, #356]	; (8003124 <HAL_GPIO_Init+0x298>)
 8002fc0:	699b      	ldr	r3, [r3, #24]
 8002fc2:	4a58      	ldr	r2, [pc, #352]	; (8003124 <HAL_GPIO_Init+0x298>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6193      	str	r3, [r2, #24]
 8002fca:	4b56      	ldr	r3, [pc, #344]	; (8003124 <HAL_GPIO_Init+0x298>)
 8002fcc:	699b      	ldr	r3, [r3, #24]
 8002fce:	f003 0301 	and.w	r3, r3, #1
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002fd6:	4a54      	ldr	r2, [pc, #336]	; (8003128 <HAL_GPIO_Init+0x29c>)
 8002fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fda:	089b      	lsrs	r3, r3, #2
 8002fdc:	3302      	adds	r3, #2
 8002fde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fe2:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe6:	f003 0303 	and.w	r3, r3, #3
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	220f      	movs	r2, #15
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	68fa      	ldr	r2, [r7, #12]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a4b      	ldr	r2, [pc, #300]	; (800312c <HAL_GPIO_Init+0x2a0>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d013      	beq.n	800302a <HAL_GPIO_Init+0x19e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a4a      	ldr	r2, [pc, #296]	; (8003130 <HAL_GPIO_Init+0x2a4>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d00d      	beq.n	8003026 <HAL_GPIO_Init+0x19a>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a49      	ldr	r2, [pc, #292]	; (8003134 <HAL_GPIO_Init+0x2a8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d007      	beq.n	8003022 <HAL_GPIO_Init+0x196>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a48      	ldr	r2, [pc, #288]	; (8003138 <HAL_GPIO_Init+0x2ac>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d101      	bne.n	800301e <HAL_GPIO_Init+0x192>
 800301a:	2303      	movs	r3, #3
 800301c:	e006      	b.n	800302c <HAL_GPIO_Init+0x1a0>
 800301e:	2304      	movs	r3, #4
 8003020:	e004      	b.n	800302c <HAL_GPIO_Init+0x1a0>
 8003022:	2302      	movs	r3, #2
 8003024:	e002      	b.n	800302c <HAL_GPIO_Init+0x1a0>
 8003026:	2301      	movs	r3, #1
 8003028:	e000      	b.n	800302c <HAL_GPIO_Init+0x1a0>
 800302a:	2300      	movs	r3, #0
 800302c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302e:	f002 0203 	and.w	r2, r2, #3
 8003032:	0092      	lsls	r2, r2, #2
 8003034:	4093      	lsls	r3, r2
 8003036:	68fa      	ldr	r2, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800303c:	493a      	ldr	r1, [pc, #232]	; (8003128 <HAL_GPIO_Init+0x29c>)
 800303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003040:	089b      	lsrs	r3, r3, #2
 8003042:	3302      	adds	r3, #2
 8003044:	68fa      	ldr	r2, [r7, #12]
 8003046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d006      	beq.n	8003064 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003056:	4b39      	ldr	r3, [pc, #228]	; (800313c <HAL_GPIO_Init+0x2b0>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	4938      	ldr	r1, [pc, #224]	; (800313c <HAL_GPIO_Init+0x2b0>)
 800305c:	69bb      	ldr	r3, [r7, #24]
 800305e:	4313      	orrs	r3, r2
 8003060:	600b      	str	r3, [r1, #0]
 8003062:	e006      	b.n	8003072 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003064:	4b35      	ldr	r3, [pc, #212]	; (800313c <HAL_GPIO_Init+0x2b0>)
 8003066:	681a      	ldr	r2, [r3, #0]
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	43db      	mvns	r3, r3
 800306c:	4933      	ldr	r1, [pc, #204]	; (800313c <HAL_GPIO_Init+0x2b0>)
 800306e:	4013      	ands	r3, r2
 8003070:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d006      	beq.n	800308c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800307e:	4b2f      	ldr	r3, [pc, #188]	; (800313c <HAL_GPIO_Init+0x2b0>)
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	492e      	ldr	r1, [pc, #184]	; (800313c <HAL_GPIO_Init+0x2b0>)
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	4313      	orrs	r3, r2
 8003088:	604b      	str	r3, [r1, #4]
 800308a:	e006      	b.n	800309a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800308c:	4b2b      	ldr	r3, [pc, #172]	; (800313c <HAL_GPIO_Init+0x2b0>)
 800308e:	685a      	ldr	r2, [r3, #4]
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	43db      	mvns	r3, r3
 8003094:	4929      	ldr	r1, [pc, #164]	; (800313c <HAL_GPIO_Init+0x2b0>)
 8003096:	4013      	ands	r3, r2
 8003098:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d006      	beq.n	80030b4 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030a6:	4b25      	ldr	r3, [pc, #148]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030a8:	689a      	ldr	r2, [r3, #8]
 80030aa:	4924      	ldr	r1, [pc, #144]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	608b      	str	r3, [r1, #8]
 80030b2:	e006      	b.n	80030c2 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030b4:	4b21      	ldr	r3, [pc, #132]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030b6:	689a      	ldr	r2, [r3, #8]
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	43db      	mvns	r3, r3
 80030bc:	491f      	ldr	r1, [pc, #124]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030be:	4013      	ands	r3, r2
 80030c0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d006      	beq.n	80030dc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030ce:	4b1b      	ldr	r3, [pc, #108]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	491a      	ldr	r1, [pc, #104]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	60cb      	str	r3, [r1, #12]
 80030da:	e006      	b.n	80030ea <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80030dc:	4b17      	ldr	r3, [pc, #92]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030de:	68da      	ldr	r2, [r3, #12]
 80030e0:	69bb      	ldr	r3, [r7, #24]
 80030e2:	43db      	mvns	r3, r3
 80030e4:	4915      	ldr	r1, [pc, #84]	; (800313c <HAL_GPIO_Init+0x2b0>)
 80030e6:	4013      	ands	r3, r2
 80030e8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80030ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ec:	3301      	adds	r3, #1
 80030ee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030f6:	fa22 f303 	lsr.w	r3, r2, r3
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f47f aed0 	bne.w	8002ea0 <HAL_GPIO_Init+0x14>
  }
}
 8003100:	bf00      	nop
 8003102:	372c      	adds	r7, #44	; 0x2c
 8003104:	46bd      	mov	sp, r7
 8003106:	bc80      	pop	{r7}
 8003108:	4770      	bx	lr
 800310a:	bf00      	nop
 800310c:	10210000 	.word	0x10210000
 8003110:	10110000 	.word	0x10110000
 8003114:	10120000 	.word	0x10120000
 8003118:	10310000 	.word	0x10310000
 800311c:	10320000 	.word	0x10320000
 8003120:	10220000 	.word	0x10220000
 8003124:	40021000 	.word	0x40021000
 8003128:	40010000 	.word	0x40010000
 800312c:	40010800 	.word	0x40010800
 8003130:	40010c00 	.word	0x40010c00
 8003134:	40011000 	.word	0x40011000
 8003138:	40011400 	.word	0x40011400
 800313c:	40010400 	.word	0x40010400

08003140 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003140:	b480      	push	{r7}
 8003142:	b089      	sub	sp, #36	; 0x24
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800314a:	2300      	movs	r3, #0
 800314c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800314e:	e09a      	b.n	8003286 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003150:	2201      	movs	r2, #1
 8003152:	69fb      	ldr	r3, [r7, #28]
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	683a      	ldr	r2, [r7, #0]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	2b00      	cmp	r3, #0
 8003162:	f000 808d 	beq.w	8003280 <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8003166:	4a4e      	ldr	r2, [pc, #312]	; (80032a0 <HAL_GPIO_DeInit+0x160>)
 8003168:	69fb      	ldr	r3, [r7, #28]
 800316a:	089b      	lsrs	r3, r3, #2
 800316c:	3302      	adds	r3, #2
 800316e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003172:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8003174:	69fb      	ldr	r3, [r7, #28]
 8003176:	f003 0303 	and.w	r3, r3, #3
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	220f      	movs	r2, #15
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	697a      	ldr	r2, [r7, #20]
 8003184:	4013      	ands	r3, r2
 8003186:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a46      	ldr	r2, [pc, #280]	; (80032a4 <HAL_GPIO_DeInit+0x164>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d013      	beq.n	80031b8 <HAL_GPIO_DeInit+0x78>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	4a45      	ldr	r2, [pc, #276]	; (80032a8 <HAL_GPIO_DeInit+0x168>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d00d      	beq.n	80031b4 <HAL_GPIO_DeInit+0x74>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	4a44      	ldr	r2, [pc, #272]	; (80032ac <HAL_GPIO_DeInit+0x16c>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d007      	beq.n	80031b0 <HAL_GPIO_DeInit+0x70>
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4a43      	ldr	r2, [pc, #268]	; (80032b0 <HAL_GPIO_DeInit+0x170>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d101      	bne.n	80031ac <HAL_GPIO_DeInit+0x6c>
 80031a8:	2303      	movs	r3, #3
 80031aa:	e006      	b.n	80031ba <HAL_GPIO_DeInit+0x7a>
 80031ac:	2304      	movs	r3, #4
 80031ae:	e004      	b.n	80031ba <HAL_GPIO_DeInit+0x7a>
 80031b0:	2302      	movs	r3, #2
 80031b2:	e002      	b.n	80031ba <HAL_GPIO_DeInit+0x7a>
 80031b4:	2301      	movs	r3, #1
 80031b6:	e000      	b.n	80031ba <HAL_GPIO_DeInit+0x7a>
 80031b8:	2300      	movs	r3, #0
 80031ba:	69fa      	ldr	r2, [r7, #28]
 80031bc:	f002 0203 	and.w	r2, r2, #3
 80031c0:	0092      	lsls	r2, r2, #2
 80031c2:	4093      	lsls	r3, r2
 80031c4:	697a      	ldr	r2, [r7, #20]
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d132      	bne.n	8003230 <HAL_GPIO_DeInit+0xf0>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	f003 0303 	and.w	r3, r3, #3
 80031d0:	009b      	lsls	r3, r3, #2
 80031d2:	220f      	movs	r2, #15
 80031d4:	fa02 f303 	lsl.w	r3, r2, r3
 80031d8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80031da:	4a31      	ldr	r2, [pc, #196]	; (80032a0 <HAL_GPIO_DeInit+0x160>)
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	089b      	lsrs	r3, r3, #2
 80031e0:	3302      	adds	r3, #2
 80031e2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	43da      	mvns	r2, r3
 80031ea:	482d      	ldr	r0, [pc, #180]	; (80032a0 <HAL_GPIO_DeInit+0x160>)
 80031ec:	69fb      	ldr	r3, [r7, #28]
 80031ee:	089b      	lsrs	r3, r3, #2
 80031f0:	400a      	ands	r2, r1
 80031f2:	3302      	adds	r3, #2
 80031f4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80031f8:	4b2e      	ldr	r3, [pc, #184]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	69bb      	ldr	r3, [r7, #24]
 80031fe:	43db      	mvns	r3, r3
 8003200:	492c      	ldr	r1, [pc, #176]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 8003202:	4013      	ands	r3, r2
 8003204:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8003206:	4b2b      	ldr	r3, [pc, #172]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	69bb      	ldr	r3, [r7, #24]
 800320c:	43db      	mvns	r3, r3
 800320e:	4929      	ldr	r1, [pc, #164]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 8003210:	4013      	ands	r3, r2
 8003212:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8003214:	4b27      	ldr	r3, [pc, #156]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	69bb      	ldr	r3, [r7, #24]
 800321a:	43db      	mvns	r3, r3
 800321c:	4925      	ldr	r1, [pc, #148]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 800321e:	4013      	ands	r3, r2
 8003220:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8003222:	4b24      	ldr	r3, [pc, #144]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 8003224:	68da      	ldr	r2, [r3, #12]
 8003226:	69bb      	ldr	r3, [r7, #24]
 8003228:	43db      	mvns	r3, r3
 800322a:	4922      	ldr	r1, [pc, #136]	; (80032b4 <HAL_GPIO_DeInit+0x174>)
 800322c:	4013      	ands	r3, r2
 800322e:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003230:	69bb      	ldr	r3, [r7, #24]
 8003232:	2bff      	cmp	r3, #255	; 0xff
 8003234:	d801      	bhi.n	800323a <HAL_GPIO_DeInit+0xfa>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	e001      	b.n	800323e <HAL_GPIO_DeInit+0xfe>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	3304      	adds	r3, #4
 800323e:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2bff      	cmp	r3, #255	; 0xff
 8003244:	d802      	bhi.n	800324c <HAL_GPIO_DeInit+0x10c>
 8003246:	69fb      	ldr	r3, [r7, #28]
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	e002      	b.n	8003252 <HAL_GPIO_DeInit+0x112>
 800324c:	69fb      	ldr	r3, [r7, #28]
 800324e:	3b08      	subs	r3, #8
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	681a      	ldr	r2, [r3, #0]
 8003258:	210f      	movs	r1, #15
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	fa01 f303 	lsl.w	r3, r1, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	401a      	ands	r2, r3
 8003264:	2104      	movs	r1, #4
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	fa01 f303 	lsl.w	r3, r1, r3
 800326c:	431a      	orrs	r2, r3
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	68da      	ldr	r2, [r3, #12]
 8003276:	69bb      	ldr	r3, [r7, #24]
 8003278:	43db      	mvns	r3, r3
 800327a:	401a      	ands	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	3301      	adds	r3, #1
 8003284:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	fa22 f303 	lsr.w	r3, r2, r3
 800328e:	2b00      	cmp	r3, #0
 8003290:	f47f af5e 	bne.w	8003150 <HAL_GPIO_DeInit+0x10>
  }
}
 8003294:	bf00      	nop
 8003296:	3724      	adds	r7, #36	; 0x24
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	40010000 	.word	0x40010000
 80032a4:	40010800 	.word	0x40010800
 80032a8:	40010c00 	.word	0x40010c00
 80032ac:	40011000 	.word	0x40011000
 80032b0:	40011400 	.word	0x40011400
 80032b4:	40010400 	.word	0x40010400

080032b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	460b      	mov	r3, r1
 80032c2:	807b      	strh	r3, [r7, #2]
 80032c4:	4613      	mov	r3, r2
 80032c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80032c8:	787b      	ldrb	r3, [r7, #1]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80032ce:	887a      	ldrh	r2, [r7, #2]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80032d4:	e003      	b.n	80032de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80032d6:	887b      	ldrh	r3, [r7, #2]
 80032d8:	041a      	lsls	r2, r3, #16
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	611a      	str	r2, [r3, #16]
}
 80032de:	bf00      	nop
 80032e0:	370c      	adds	r7, #12
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bc80      	pop	{r7}
 80032e6:	4770      	bx	lr

080032e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b086      	sub	sp, #24
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d101      	bne.n	80032fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80032f6:	2301      	movs	r3, #1
 80032f8:	e26c      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0301 	and.w	r3, r3, #1
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 8087 	beq.w	8003416 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003308:	4b92      	ldr	r3, [pc, #584]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	f003 030c 	and.w	r3, r3, #12
 8003310:	2b04      	cmp	r3, #4
 8003312:	d00c      	beq.n	800332e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003314:	4b8f      	ldr	r3, [pc, #572]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f003 030c 	and.w	r3, r3, #12
 800331c:	2b08      	cmp	r3, #8
 800331e:	d112      	bne.n	8003346 <HAL_RCC_OscConfig+0x5e>
 8003320:	4b8c      	ldr	r3, [pc, #560]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800332c:	d10b      	bne.n	8003346 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800332e:	4b89      	ldr	r3, [pc, #548]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003336:	2b00      	cmp	r3, #0
 8003338:	d06c      	beq.n	8003414 <HAL_RCC_OscConfig+0x12c>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d168      	bne.n	8003414 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003342:	2301      	movs	r3, #1
 8003344:	e246      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800334e:	d106      	bne.n	800335e <HAL_RCC_OscConfig+0x76>
 8003350:	4b80      	ldr	r3, [pc, #512]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a7f      	ldr	r2, [pc, #508]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003356:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800335a:	6013      	str	r3, [r2, #0]
 800335c:	e02e      	b.n	80033bc <HAL_RCC_OscConfig+0xd4>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	685b      	ldr	r3, [r3, #4]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10c      	bne.n	8003380 <HAL_RCC_OscConfig+0x98>
 8003366:	4b7b      	ldr	r3, [pc, #492]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a7a      	ldr	r2, [pc, #488]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800336c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003370:	6013      	str	r3, [r2, #0]
 8003372:	4b78      	ldr	r3, [pc, #480]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4a77      	ldr	r2, [pc, #476]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003378:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800337c:	6013      	str	r3, [r2, #0]
 800337e:	e01d      	b.n	80033bc <HAL_RCC_OscConfig+0xd4>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003388:	d10c      	bne.n	80033a4 <HAL_RCC_OscConfig+0xbc>
 800338a:	4b72      	ldr	r3, [pc, #456]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a71      	ldr	r2, [pc, #452]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003390:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003394:	6013      	str	r3, [r2, #0]
 8003396:	4b6f      	ldr	r3, [pc, #444]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a6e      	ldr	r2, [pc, #440]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800339c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033a0:	6013      	str	r3, [r2, #0]
 80033a2:	e00b      	b.n	80033bc <HAL_RCC_OscConfig+0xd4>
 80033a4:	4b6b      	ldr	r3, [pc, #428]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a6a      	ldr	r2, [pc, #424]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80033aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033ae:	6013      	str	r3, [r2, #0]
 80033b0:	4b68      	ldr	r3, [pc, #416]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a67      	ldr	r2, [pc, #412]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80033b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d013      	beq.n	80033ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c4:	f7ff fbb2 	bl	8002b2c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033cc:	f7ff fbae 	bl	8002b2c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b64      	cmp	r3, #100	; 0x64
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e1fa      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033de:	4b5d      	ldr	r3, [pc, #372]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCC_OscConfig+0xe4>
 80033ea:	e014      	b.n	8003416 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ec:	f7ff fb9e 	bl	8002b2c <HAL_GetTick>
 80033f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033f2:	e008      	b.n	8003406 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033f4:	f7ff fb9a 	bl	8002b2c <HAL_GetTick>
 80033f8:	4602      	mov	r2, r0
 80033fa:	693b      	ldr	r3, [r7, #16]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	2b64      	cmp	r3, #100	; 0x64
 8003400:	d901      	bls.n	8003406 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e1e6      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003406:	4b53      	ldr	r3, [pc, #332]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340e:	2b00      	cmp	r3, #0
 8003410:	d1f0      	bne.n	80033f4 <HAL_RCC_OscConfig+0x10c>
 8003412:	e000      	b.n	8003416 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d063      	beq.n	80034ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003422:	4b4c      	ldr	r3, [pc, #304]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f003 030c 	and.w	r3, r3, #12
 800342a:	2b00      	cmp	r3, #0
 800342c:	d00b      	beq.n	8003446 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800342e:	4b49      	ldr	r3, [pc, #292]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	f003 030c 	and.w	r3, r3, #12
 8003436:	2b08      	cmp	r3, #8
 8003438:	d11c      	bne.n	8003474 <HAL_RCC_OscConfig+0x18c>
 800343a:	4b46      	ldr	r3, [pc, #280]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003442:	2b00      	cmp	r3, #0
 8003444:	d116      	bne.n	8003474 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003446:	4b43      	ldr	r3, [pc, #268]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 0302 	and.w	r3, r3, #2
 800344e:	2b00      	cmp	r3, #0
 8003450:	d005      	beq.n	800345e <HAL_RCC_OscConfig+0x176>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d001      	beq.n	800345e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e1ba      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800345e:	4b3d      	ldr	r3, [pc, #244]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	695b      	ldr	r3, [r3, #20]
 800346a:	00db      	lsls	r3, r3, #3
 800346c:	4939      	ldr	r1, [pc, #228]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800346e:	4313      	orrs	r3, r2
 8003470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003472:	e03a      	b.n	80034ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	691b      	ldr	r3, [r3, #16]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d020      	beq.n	80034be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800347c:	4b36      	ldr	r3, [pc, #216]	; (8003558 <HAL_RCC_OscConfig+0x270>)
 800347e:	2201      	movs	r2, #1
 8003480:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003482:	f7ff fb53 	bl	8002b2c <HAL_GetTick>
 8003486:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003488:	e008      	b.n	800349c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800348a:	f7ff fb4f 	bl	8002b2c <HAL_GetTick>
 800348e:	4602      	mov	r2, r0
 8003490:	693b      	ldr	r3, [r7, #16]
 8003492:	1ad3      	subs	r3, r2, r3
 8003494:	2b02      	cmp	r3, #2
 8003496:	d901      	bls.n	800349c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003498:	2303      	movs	r3, #3
 800349a:	e19b      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800349c:	4b2d      	ldr	r3, [pc, #180]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d0f0      	beq.n	800348a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034a8:	4b2a      	ldr	r3, [pc, #168]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4927      	ldr	r1, [pc, #156]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	600b      	str	r3, [r1, #0]
 80034bc:	e015      	b.n	80034ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034be:	4b26      	ldr	r3, [pc, #152]	; (8003558 <HAL_RCC_OscConfig+0x270>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c4:	f7ff fb32 	bl	8002b2c <HAL_GetTick>
 80034c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ca:	e008      	b.n	80034de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034cc:	f7ff fb2e 	bl	8002b2c <HAL_GetTick>
 80034d0:	4602      	mov	r2, r0
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	1ad3      	subs	r3, r2, r3
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d901      	bls.n	80034de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034da:	2303      	movs	r3, #3
 80034dc:	e17a      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034de:	4b1d      	ldr	r3, [pc, #116]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0302 	and.w	r3, r3, #2
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d1f0      	bne.n	80034cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0308 	and.w	r3, r3, #8
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d03a      	beq.n	800356c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d019      	beq.n	8003532 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034fe:	4b17      	ldr	r3, [pc, #92]	; (800355c <HAL_RCC_OscConfig+0x274>)
 8003500:	2201      	movs	r2, #1
 8003502:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003504:	f7ff fb12 	bl	8002b2c <HAL_GetTick>
 8003508:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800350a:	e008      	b.n	800351e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800350c:	f7ff fb0e 	bl	8002b2c <HAL_GetTick>
 8003510:	4602      	mov	r2, r0
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	1ad3      	subs	r3, r2, r3
 8003516:	2b02      	cmp	r3, #2
 8003518:	d901      	bls.n	800351e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800351a:	2303      	movs	r3, #3
 800351c:	e15a      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800351e:	4b0d      	ldr	r3, [pc, #52]	; (8003554 <HAL_RCC_OscConfig+0x26c>)
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	f003 0302 	and.w	r3, r3, #2
 8003526:	2b00      	cmp	r3, #0
 8003528:	d0f0      	beq.n	800350c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800352a:	2001      	movs	r0, #1
 800352c:	f000 fada 	bl	8003ae4 <RCC_Delay>
 8003530:	e01c      	b.n	800356c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <HAL_RCC_OscConfig+0x274>)
 8003534:	2200      	movs	r2, #0
 8003536:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003538:	f7ff faf8 	bl	8002b2c <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800353e:	e00f      	b.n	8003560 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003540:	f7ff faf4 	bl	8002b2c <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d908      	bls.n	8003560 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800354e:	2303      	movs	r3, #3
 8003550:	e140      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	42420000 	.word	0x42420000
 800355c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003560:	4b9e      	ldr	r3, [pc, #632]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003564:	f003 0302 	and.w	r3, r3, #2
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1e9      	bne.n	8003540 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0304 	and.w	r3, r3, #4
 8003574:	2b00      	cmp	r3, #0
 8003576:	f000 80a6 	beq.w	80036c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800357a:	2300      	movs	r3, #0
 800357c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800357e:	4b97      	ldr	r3, [pc, #604]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003580:	69db      	ldr	r3, [r3, #28]
 8003582:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d10d      	bne.n	80035a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800358a:	4b94      	ldr	r3, [pc, #592]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800358c:	69db      	ldr	r3, [r3, #28]
 800358e:	4a93      	ldr	r2, [pc, #588]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003594:	61d3      	str	r3, [r2, #28]
 8003596:	4b91      	ldr	r3, [pc, #580]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003598:	69db      	ldr	r3, [r3, #28]
 800359a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800359e:	60bb      	str	r3, [r7, #8]
 80035a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035a2:	2301      	movs	r3, #1
 80035a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035a6:	4b8e      	ldr	r3, [pc, #568]	; (80037e0 <HAL_RCC_OscConfig+0x4f8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d118      	bne.n	80035e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035b2:	4b8b      	ldr	r3, [pc, #556]	; (80037e0 <HAL_RCC_OscConfig+0x4f8>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a8a      	ldr	r2, [pc, #552]	; (80037e0 <HAL_RCC_OscConfig+0x4f8>)
 80035b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035be:	f7ff fab5 	bl	8002b2c <HAL_GetTick>
 80035c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c4:	e008      	b.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035c6:	f7ff fab1 	bl	8002b2c <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	693b      	ldr	r3, [r7, #16]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	2b64      	cmp	r3, #100	; 0x64
 80035d2:	d901      	bls.n	80035d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035d4:	2303      	movs	r3, #3
 80035d6:	e0fd      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d8:	4b81      	ldr	r3, [pc, #516]	; (80037e0 <HAL_RCC_OscConfig+0x4f8>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d0f0      	beq.n	80035c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d106      	bne.n	80035fa <HAL_RCC_OscConfig+0x312>
 80035ec:	4b7b      	ldr	r3, [pc, #492]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80035ee:	6a1b      	ldr	r3, [r3, #32]
 80035f0:	4a7a      	ldr	r2, [pc, #488]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80035f2:	f043 0301 	orr.w	r3, r3, #1
 80035f6:	6213      	str	r3, [r2, #32]
 80035f8:	e02d      	b.n	8003656 <HAL_RCC_OscConfig+0x36e>
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	68db      	ldr	r3, [r3, #12]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10c      	bne.n	800361c <HAL_RCC_OscConfig+0x334>
 8003602:	4b76      	ldr	r3, [pc, #472]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	4a75      	ldr	r2, [pc, #468]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003608:	f023 0301 	bic.w	r3, r3, #1
 800360c:	6213      	str	r3, [r2, #32]
 800360e:	4b73      	ldr	r3, [pc, #460]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	4a72      	ldr	r2, [pc, #456]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003614:	f023 0304 	bic.w	r3, r3, #4
 8003618:	6213      	str	r3, [r2, #32]
 800361a:	e01c      	b.n	8003656 <HAL_RCC_OscConfig+0x36e>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	2b05      	cmp	r3, #5
 8003622:	d10c      	bne.n	800363e <HAL_RCC_OscConfig+0x356>
 8003624:	4b6d      	ldr	r3, [pc, #436]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003626:	6a1b      	ldr	r3, [r3, #32]
 8003628:	4a6c      	ldr	r2, [pc, #432]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800362a:	f043 0304 	orr.w	r3, r3, #4
 800362e:	6213      	str	r3, [r2, #32]
 8003630:	4b6a      	ldr	r3, [pc, #424]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003632:	6a1b      	ldr	r3, [r3, #32]
 8003634:	4a69      	ldr	r2, [pc, #420]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003636:	f043 0301 	orr.w	r3, r3, #1
 800363a:	6213      	str	r3, [r2, #32]
 800363c:	e00b      	b.n	8003656 <HAL_RCC_OscConfig+0x36e>
 800363e:	4b67      	ldr	r3, [pc, #412]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	4a66      	ldr	r2, [pc, #408]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003644:	f023 0301 	bic.w	r3, r3, #1
 8003648:	6213      	str	r3, [r2, #32]
 800364a:	4b64      	ldr	r3, [pc, #400]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800364c:	6a1b      	ldr	r3, [r3, #32]
 800364e:	4a63      	ldr	r2, [pc, #396]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003650:	f023 0304 	bic.w	r3, r3, #4
 8003654:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d015      	beq.n	800368a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800365e:	f7ff fa65 	bl	8002b2c <HAL_GetTick>
 8003662:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003664:	e00a      	b.n	800367c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003666:	f7ff fa61 	bl	8002b2c <HAL_GetTick>
 800366a:	4602      	mov	r2, r0
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	1ad3      	subs	r3, r2, r3
 8003670:	f241 3288 	movw	r2, #5000	; 0x1388
 8003674:	4293      	cmp	r3, r2
 8003676:	d901      	bls.n	800367c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e0ab      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800367c:	4b57      	ldr	r3, [pc, #348]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	f003 0302 	and.w	r3, r3, #2
 8003684:	2b00      	cmp	r3, #0
 8003686:	d0ee      	beq.n	8003666 <HAL_RCC_OscConfig+0x37e>
 8003688:	e014      	b.n	80036b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800368a:	f7ff fa4f 	bl	8002b2c <HAL_GetTick>
 800368e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003690:	e00a      	b.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003692:	f7ff fa4b 	bl	8002b2c <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	693b      	ldr	r3, [r7, #16]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	f241 3288 	movw	r2, #5000	; 0x1388
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e095      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a8:	4b4c      	ldr	r3, [pc, #304]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	f003 0302 	and.w	r3, r3, #2
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d1ee      	bne.n	8003692 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036b4:	7dfb      	ldrb	r3, [r7, #23]
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d105      	bne.n	80036c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ba:	4b48      	ldr	r3, [pc, #288]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	4a47      	ldr	r2, [pc, #284]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80036c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 8081 	beq.w	80037d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036d0:	4b42      	ldr	r3, [pc, #264]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	f003 030c 	and.w	r3, r3, #12
 80036d8:	2b08      	cmp	r3, #8
 80036da:	d061      	beq.n	80037a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	69db      	ldr	r3, [r3, #28]
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d146      	bne.n	8003772 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036e4:	4b3f      	ldr	r3, [pc, #252]	; (80037e4 <HAL_RCC_OscConfig+0x4fc>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036ea:	f7ff fa1f 	bl	8002b2c <HAL_GetTick>
 80036ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80036f0:	e008      	b.n	8003704 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036f2:	f7ff fa1b 	bl	8002b2c <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d901      	bls.n	8003704 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e067      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003704:	4b35      	ldr	r3, [pc, #212]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1f0      	bne.n	80036f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003718:	d108      	bne.n	800372c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800371a:	4b30      	ldr	r3, [pc, #192]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	492d      	ldr	r1, [pc, #180]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003728:	4313      	orrs	r3, r2
 800372a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800372c:	4b2b      	ldr	r3, [pc, #172]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6a19      	ldr	r1, [r3, #32]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	430b      	orrs	r3, r1
 800373e:	4927      	ldr	r1, [pc, #156]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003740:	4313      	orrs	r3, r2
 8003742:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003744:	4b27      	ldr	r3, [pc, #156]	; (80037e4 <HAL_RCC_OscConfig+0x4fc>)
 8003746:	2201      	movs	r2, #1
 8003748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800374a:	f7ff f9ef 	bl	8002b2c <HAL_GetTick>
 800374e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003750:	e008      	b.n	8003764 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003752:	f7ff f9eb 	bl	8002b2c <HAL_GetTick>
 8003756:	4602      	mov	r2, r0
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	1ad3      	subs	r3, r2, r3
 800375c:	2b02      	cmp	r3, #2
 800375e:	d901      	bls.n	8003764 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003760:	2303      	movs	r3, #3
 8003762:	e037      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003764:	4b1d      	ldr	r3, [pc, #116]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800376c:	2b00      	cmp	r3, #0
 800376e:	d0f0      	beq.n	8003752 <HAL_RCC_OscConfig+0x46a>
 8003770:	e02f      	b.n	80037d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003772:	4b1c      	ldr	r3, [pc, #112]	; (80037e4 <HAL_RCC_OscConfig+0x4fc>)
 8003774:	2200      	movs	r2, #0
 8003776:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003778:	f7ff f9d8 	bl	8002b2c <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003780:	f7ff f9d4 	bl	8002b2c <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e020      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003792:	4b12      	ldr	r3, [pc, #72]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0x498>
 800379e:	e018      	b.n	80037d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	69db      	ldr	r3, [r3, #28]
 80037a4:	2b01      	cmp	r3, #1
 80037a6:	d101      	bne.n	80037ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e013      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037ac:	4b0b      	ldr	r3, [pc, #44]	; (80037dc <HAL_RCC_OscConfig+0x4f4>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6a1b      	ldr	r3, [r3, #32]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d106      	bne.n	80037ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d001      	beq.n	80037d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e000      	b.n	80037d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80037d2:	2300      	movs	r3, #0
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	40021000 	.word	0x40021000
 80037e0:	40007000 	.word	0x40007000
 80037e4:	42420060 	.word	0x42420060

080037e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e0d0      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037fc:	4b6a      	ldr	r3, [pc, #424]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0307 	and.w	r3, r3, #7
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d910      	bls.n	800382c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380a:	4b67      	ldr	r3, [pc, #412]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f023 0207 	bic.w	r2, r3, #7
 8003812:	4965      	ldr	r1, [pc, #404]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	4313      	orrs	r3, r2
 8003818:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800381a:	4b63      	ldr	r3, [pc, #396]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d001      	beq.n	800382c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003828:	2301      	movs	r3, #1
 800382a:	e0b8      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d020      	beq.n	800387a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 0304 	and.w	r3, r3, #4
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003844:	4b59      	ldr	r3, [pc, #356]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	4a58      	ldr	r2, [pc, #352]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 800384a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800384e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d005      	beq.n	8003868 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800385c:	4b53      	ldr	r3, [pc, #332]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	4a52      	ldr	r2, [pc, #328]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003862:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003866:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003868:	4b50      	ldr	r3, [pc, #320]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	494d      	ldr	r1, [pc, #308]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003876:	4313      	orrs	r3, r2
 8003878:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	2b00      	cmp	r3, #0
 8003884:	d040      	beq.n	8003908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	2b01      	cmp	r3, #1
 800388c:	d107      	bne.n	800389e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800388e:	4b47      	ldr	r3, [pc, #284]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d115      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e07f      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d107      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a6:	4b41      	ldr	r3, [pc, #260]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d109      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e073      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b6:	4b3d      	ldr	r3, [pc, #244]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e06b      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038c6:	4b39      	ldr	r3, [pc, #228]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f023 0203 	bic.w	r2, r3, #3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	4936      	ldr	r1, [pc, #216]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038d8:	f7ff f928 	bl	8002b2c <HAL_GetTick>
 80038dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038de:	e00a      	b.n	80038f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e0:	f7ff f924 	bl	8002b2c <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e053      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f6:	4b2d      	ldr	r3, [pc, #180]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 020c 	and.w	r2, r3, #12
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	429a      	cmp	r2, r3
 8003906:	d1eb      	bne.n	80038e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003908:	4b27      	ldr	r3, [pc, #156]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0307 	and.w	r3, r3, #7
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d210      	bcs.n	8003938 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003916:	4b24      	ldr	r3, [pc, #144]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f023 0207 	bic.w	r2, r3, #7
 800391e:	4922      	ldr	r1, [pc, #136]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	4313      	orrs	r3, r2
 8003924:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003926:	4b20      	ldr	r3, [pc, #128]	; (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0307 	and.w	r3, r3, #7
 800392e:	683a      	ldr	r2, [r7, #0]
 8003930:	429a      	cmp	r2, r3
 8003932:	d001      	beq.n	8003938 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e032      	b.n	800399e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b00      	cmp	r3, #0
 8003942:	d008      	beq.n	8003956 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003944:	4b19      	ldr	r3, [pc, #100]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	4916      	ldr	r1, [pc, #88]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003952:	4313      	orrs	r3, r2
 8003954:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d009      	beq.n	8003976 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003962:	4b12      	ldr	r3, [pc, #72]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	691b      	ldr	r3, [r3, #16]
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	490e      	ldr	r1, [pc, #56]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003972:	4313      	orrs	r3, r2
 8003974:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003976:	f000 f821 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 800397a:	4601      	mov	r1, r0
 800397c:	4b0b      	ldr	r3, [pc, #44]	; (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 800397e:	685b      	ldr	r3, [r3, #4]
 8003980:	091b      	lsrs	r3, r3, #4
 8003982:	f003 030f 	and.w	r3, r3, #15
 8003986:	4a0a      	ldr	r2, [pc, #40]	; (80039b0 <HAL_RCC_ClockConfig+0x1c8>)
 8003988:	5cd3      	ldrb	r3, [r2, r3]
 800398a:	fa21 f303 	lsr.w	r3, r1, r3
 800398e:	4a09      	ldr	r2, [pc, #36]	; (80039b4 <HAL_RCC_ClockConfig+0x1cc>)
 8003990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003992:	4b09      	ldr	r3, [pc, #36]	; (80039b8 <HAL_RCC_ClockConfig+0x1d0>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	4618      	mov	r0, r3
 8003998:	f7ff f886 	bl	8002aa8 <HAL_InitTick>

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3710      	adds	r7, #16
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}
 80039a6:	bf00      	nop
 80039a8:	40022000 	.word	0x40022000
 80039ac:	40021000 	.word	0x40021000
 80039b0:	0800ac2c 	.word	0x0800ac2c
 80039b4:	20000000 	.word	0x20000000
 80039b8:	20000004 	.word	0x20000004

080039bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039bc:	b490      	push	{r4, r7}
 80039be:	b08a      	sub	sp, #40	; 0x28
 80039c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80039c2:	4b2a      	ldr	r3, [pc, #168]	; (8003a6c <HAL_RCC_GetSysClockFreq+0xb0>)
 80039c4:	1d3c      	adds	r4, r7, #4
 80039c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80039c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80039cc:	4b28      	ldr	r3, [pc, #160]	; (8003a70 <HAL_RCC_GetSysClockFreq+0xb4>)
 80039ce:	881b      	ldrh	r3, [r3, #0]
 80039d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039d2:	2300      	movs	r3, #0
 80039d4:	61fb      	str	r3, [r7, #28]
 80039d6:	2300      	movs	r3, #0
 80039d8:	61bb      	str	r3, [r7, #24]
 80039da:	2300      	movs	r3, #0
 80039dc:	627b      	str	r3, [r7, #36]	; 0x24
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039e2:	2300      	movs	r3, #0
 80039e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039e6:	4b23      	ldr	r3, [pc, #140]	; (8003a74 <HAL_RCC_GetSysClockFreq+0xb8>)
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	f003 030c 	and.w	r3, r3, #12
 80039f2:	2b04      	cmp	r3, #4
 80039f4:	d002      	beq.n	80039fc <HAL_RCC_GetSysClockFreq+0x40>
 80039f6:	2b08      	cmp	r3, #8
 80039f8:	d003      	beq.n	8003a02 <HAL_RCC_GetSysClockFreq+0x46>
 80039fa:	e02d      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039fc:	4b1e      	ldr	r3, [pc, #120]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xbc>)
 80039fe:	623b      	str	r3, [r7, #32]
      break;
 8003a00:	e02d      	b.n	8003a5e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a02:	69fb      	ldr	r3, [r7, #28]
 8003a04:	0c9b      	lsrs	r3, r3, #18
 8003a06:	f003 030f 	and.w	r3, r3, #15
 8003a0a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a0e:	4413      	add	r3, r2
 8003a10:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a14:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d013      	beq.n	8003a48 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a20:	4b14      	ldr	r3, [pc, #80]	; (8003a74 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	0c5b      	lsrs	r3, r3, #17
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003a2e:	4413      	add	r3, r2
 8003a30:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a34:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	4a0f      	ldr	r2, [pc, #60]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a3a:	fb02 f203 	mul.w	r2, r2, r3
 8003a3e:	69bb      	ldr	r3, [r7, #24]
 8003a40:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a44:	627b      	str	r3, [r7, #36]	; 0x24
 8003a46:	e004      	b.n	8003a52 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	4a0c      	ldr	r2, [pc, #48]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003a4c:	fb02 f303 	mul.w	r3, r2, r3
 8003a50:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a54:	623b      	str	r3, [r7, #32]
      break;
 8003a56:	e002      	b.n	8003a5e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a58:	4b07      	ldr	r3, [pc, #28]	; (8003a78 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003a5a:	623b      	str	r3, [r7, #32]
      break;
 8003a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3728      	adds	r7, #40	; 0x28
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bc90      	pop	{r4, r7}
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	08009fd8 	.word	0x08009fd8
 8003a70:	08009fe8 	.word	0x08009fe8
 8003a74:	40021000 	.word	0x40021000
 8003a78:	007a1200 	.word	0x007a1200
 8003a7c:	003d0900 	.word	0x003d0900

08003a80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a80:	b480      	push	{r7}
 8003a82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a84:	4b02      	ldr	r3, [pc, #8]	; (8003a90 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a86:	681b      	ldr	r3, [r3, #0]
}
 8003a88:	4618      	mov	r0, r3
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bc80      	pop	{r7}
 8003a8e:	4770      	bx	lr
 8003a90:	20000000 	.word	0x20000000

08003a94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003a98:	f7ff fff2 	bl	8003a80 <HAL_RCC_GetHCLKFreq>
 8003a9c:	4601      	mov	r1, r0
 8003a9e:	4b05      	ldr	r3, [pc, #20]	; (8003ab4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	0a1b      	lsrs	r3, r3, #8
 8003aa4:	f003 0307 	and.w	r3, r3, #7
 8003aa8:	4a03      	ldr	r2, [pc, #12]	; (8003ab8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003aaa:	5cd3      	ldrb	r3, [r2, r3]
 8003aac:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	40021000 	.word	0x40021000
 8003ab8:	0800ac3c 	.word	0x0800ac3c

08003abc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003ac0:	f7ff ffde 	bl	8003a80 <HAL_RCC_GetHCLKFreq>
 8003ac4:	4601      	mov	r1, r0
 8003ac6:	4b05      	ldr	r3, [pc, #20]	; (8003adc <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	0adb      	lsrs	r3, r3, #11
 8003acc:	f003 0307 	and.w	r3, r3, #7
 8003ad0:	4a03      	ldr	r2, [pc, #12]	; (8003ae0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003ad2:	5cd3      	ldrb	r3, [r2, r3]
 8003ad4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	bd80      	pop	{r7, pc}
 8003adc:	40021000 	.word	0x40021000
 8003ae0:	0800ac3c 	.word	0x0800ac3c

08003ae4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003aec:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <RCC_Delay+0x34>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a0a      	ldr	r2, [pc, #40]	; (8003b1c <RCC_Delay+0x38>)
 8003af2:	fba2 2303 	umull	r2, r3, r2, r3
 8003af6:	0a5b      	lsrs	r3, r3, #9
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b00:	bf00      	nop
  }
  while (Delay --);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	1e5a      	subs	r2, r3, #1
 8003b06:	60fa      	str	r2, [r7, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1f9      	bne.n	8003b00 <RCC_Delay+0x1c>
}
 8003b0c:	bf00      	nop
 8003b0e:	3714      	adds	r7, #20
 8003b10:	46bd      	mov	sp, r7
 8003b12:	bc80      	pop	{r7}
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	20000000 	.word	0x20000000
 8003b1c:	10624dd3 	.word	0x10624dd3

08003b20 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b082      	sub	sp, #8
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d101      	bne.n	8003b32 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	e076      	b.n	8003c20 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d108      	bne.n	8003b4c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003b42:	d009      	beq.n	8003b58 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	61da      	str	r2, [r3, #28]
 8003b4a:	e005      	b.n	8003b58 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fe fe2a 	bl	80027cc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2202      	movs	r2, #2
 8003b7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003b8e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	689b      	ldr	r3, [r3, #8]
 8003b9c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003baa:	431a      	orrs	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	f003 0302 	and.w	r3, r3, #2
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	695b      	ldr	r3, [r3, #20]
 8003bba:	f003 0301 	and.w	r3, r3, #1
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	69db      	ldr	r3, [r3, #28]
 8003bce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a1b      	ldr	r3, [r3, #32]
 8003bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bdc:	ea42 0103 	orr.w	r1, r2, r3
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	430a      	orrs	r2, r1
 8003bee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	699b      	ldr	r3, [r3, #24]
 8003bf4:	0c1a      	lsrs	r2, r3, #16
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f002 0204 	and.w	r2, r2, #4
 8003bfe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	69da      	ldr	r2, [r3, #28]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c0e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3708      	adds	r7, #8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b088      	sub	sp, #32
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	603b      	str	r3, [r7, #0]
 8003c34:	4613      	mov	r3, r2
 8003c36:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_SPI_Transmit+0x22>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e126      	b.n	8003e98 <HAL_SPI_Transmit+0x270>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c52:	f7fe ff6b 	bl	8002b2c <HAL_GetTick>
 8003c56:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003c58:	88fb      	ldrh	r3, [r7, #6]
 8003c5a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d002      	beq.n	8003c6e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003c68:	2302      	movs	r3, #2
 8003c6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c6c:	e10b      	b.n	8003e86 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d002      	beq.n	8003c7a <HAL_SPI_Transmit+0x52>
 8003c74:	88fb      	ldrh	r3, [r7, #6]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003c7e:	e102      	b.n	8003e86 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	2203      	movs	r2, #3
 8003c84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	68ba      	ldr	r2, [r7, #8]
 8003c92:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	88fa      	ldrh	r2, [r7, #6]
 8003c98:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	88fa      	ldrh	r2, [r7, #6]
 8003c9e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	2200      	movs	r2, #0
 8003cb0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2200      	movs	r2, #0
 8003cbc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cc6:	d10f      	bne.n	8003ce8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cd6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ce6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf2:	2b40      	cmp	r3, #64	; 0x40
 8003cf4:	d007      	beq.n	8003d06 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	681a      	ldr	r2, [r3, #0]
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d04:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d0e:	d14b      	bne.n	8003da8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d002      	beq.n	8003d1e <HAL_SPI_Transmit+0xf6>
 8003d18:	8afb      	ldrh	r3, [r7, #22]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d13e      	bne.n	8003d9c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d22:	881a      	ldrh	r2, [r3, #0]
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d2e:	1c9a      	adds	r2, r3, #2
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d38:	b29b      	uxth	r3, r3
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	b29a      	uxth	r2, r3
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003d42:	e02b      	b.n	8003d9c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d112      	bne.n	8003d78 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d56:	881a      	ldrh	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d62:	1c9a      	adds	r2, r3, #2
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	86da      	strh	r2, [r3, #54]	; 0x36
 8003d76:	e011      	b.n	8003d9c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003d78:	f7fe fed8 	bl	8002b2c <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d803      	bhi.n	8003d90 <HAL_SPI_Transmit+0x168>
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d8e:	d102      	bne.n	8003d96 <HAL_SPI_Transmit+0x16e>
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003d9a:	e074      	b.n	8003e86 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d1ce      	bne.n	8003d44 <HAL_SPI_Transmit+0x11c>
 8003da6:	e04c      	b.n	8003e42 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d002      	beq.n	8003db6 <HAL_SPI_Transmit+0x18e>
 8003db0:	8afb      	ldrh	r3, [r7, #22]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d140      	bne.n	8003e38 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	330c      	adds	r3, #12
 8003dc0:	7812      	ldrb	r2, [r2, #0]
 8003dc2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc8:	1c5a      	adds	r2, r3, #1
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003dd2:	b29b      	uxth	r3, r3
 8003dd4:	3b01      	subs	r3, #1
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003ddc:	e02c      	b.n	8003e38 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d113      	bne.n	8003e14 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	330c      	adds	r3, #12
 8003df6:	7812      	ldrb	r2, [r2, #0]
 8003df8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfe:	1c5a      	adds	r2, r3, #1
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e08:	b29b      	uxth	r3, r3
 8003e0a:	3b01      	subs	r3, #1
 8003e0c:	b29a      	uxth	r2, r3
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	86da      	strh	r2, [r3, #54]	; 0x36
 8003e12:	e011      	b.n	8003e38 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e14:	f7fe fe8a 	bl	8002b2c <HAL_GetTick>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	69bb      	ldr	r3, [r7, #24]
 8003e1c:	1ad3      	subs	r3, r2, r3
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d803      	bhi.n	8003e2c <HAL_SPI_Transmit+0x204>
 8003e24:	683b      	ldr	r3, [r7, #0]
 8003e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2a:	d102      	bne.n	8003e32 <HAL_SPI_Transmit+0x20a>
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d102      	bne.n	8003e38 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003e32:	2303      	movs	r3, #3
 8003e34:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003e36:	e026      	b.n	8003e86 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d1cd      	bne.n	8003dde <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	6839      	ldr	r1, [r7, #0]
 8003e46:	68f8      	ldr	r0, [r7, #12]
 8003e48:	f000 f8b2 	bl	8003fb0 <SPI_EndRxTxTransaction>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	2220      	movs	r2, #32
 8003e56:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	689b      	ldr	r3, [r3, #8]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d10a      	bne.n	8003e76 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e60:	2300      	movs	r3, #0
 8003e62:	613b      	str	r3, [r7, #16]
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	613b      	str	r3, [r7, #16]
 8003e74:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d002      	beq.n	8003e84 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	77fb      	strb	r3, [r7, #31]
 8003e82:	e000      	b.n	8003e86 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003e84:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	2200      	movs	r2, #0
 8003e92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003e96:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3720      	adds	r7, #32
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b088      	sub	sp, #32
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	603b      	str	r3, [r7, #0]
 8003eac:	4613      	mov	r3, r2
 8003eae:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003eb0:	f7fe fe3c 	bl	8002b2c <HAL_GetTick>
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb8:	1a9b      	subs	r3, r3, r2
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	4413      	add	r3, r2
 8003ebe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ec0:	f7fe fe34 	bl	8002b2c <HAL_GetTick>
 8003ec4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ec6:	4b39      	ldr	r3, [pc, #228]	; (8003fac <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	015b      	lsls	r3, r3, #5
 8003ecc:	0d1b      	lsrs	r3, r3, #20
 8003ece:	69fa      	ldr	r2, [r7, #28]
 8003ed0:	fb02 f303 	mul.w	r3, r2, r3
 8003ed4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ed6:	e054      	b.n	8003f82 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ede:	d050      	beq.n	8003f82 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ee0:	f7fe fe24 	bl	8002b2c <HAL_GetTick>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	69bb      	ldr	r3, [r7, #24]
 8003ee8:	1ad3      	subs	r3, r2, r3
 8003eea:	69fa      	ldr	r2, [r7, #28]
 8003eec:	429a      	cmp	r2, r3
 8003eee:	d902      	bls.n	8003ef6 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003ef0:	69fb      	ldr	r3, [r7, #28]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d13d      	bne.n	8003f72 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	685a      	ldr	r2, [r3, #4]
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003f04:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003f0e:	d111      	bne.n	8003f34 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	689b      	ldr	r3, [r3, #8]
 8003f14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f18:	d004      	beq.n	8003f24 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f22:	d107      	bne.n	8003f34 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f32:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f3c:	d10f      	bne.n	8003f5e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f4c:	601a      	str	r2, [r3, #0]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681a      	ldr	r2, [r3, #0]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f5c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e017      	b.n	8003fa2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d101      	bne.n	8003f7c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	3b01      	subs	r3, #1
 8003f80:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	689a      	ldr	r2, [r3, #8]
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	bf0c      	ite	eq
 8003f92:	2301      	moveq	r3, #1
 8003f94:	2300      	movne	r3, #0
 8003f96:	b2db      	uxtb	r3, r3
 8003f98:	461a      	mov	r2, r3
 8003f9a:	79fb      	ldrb	r3, [r7, #7]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d19b      	bne.n	8003ed8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	3720      	adds	r7, #32
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20000000 	.word	0x20000000

08003fb0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af02      	add	r7, sp, #8
 8003fb6:	60f8      	str	r0, [r7, #12]
 8003fb8:	60b9      	str	r1, [r7, #8]
 8003fba:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	9300      	str	r3, [sp, #0]
 8003fc0:	68bb      	ldr	r3, [r7, #8]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	2180      	movs	r1, #128	; 0x80
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f7ff ff6a 	bl	8003ea0 <SPI_WaitFlagStateUntilTimeout>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d007      	beq.n	8003fe2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fd6:	f043 0220 	orr.w	r2, r3, #32
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003fde:	2303      	movs	r3, #3
 8003fe0:	e000      	b.n	8003fe4 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e041      	b.n	8004082 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d106      	bne.n	8004018 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2200      	movs	r2, #0
 800400e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7fe fc18 	bl	8002848 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681a      	ldr	r2, [r3, #0]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	3304      	adds	r3, #4
 8004028:	4619      	mov	r1, r3
 800402a:	4610      	mov	r0, r2
 800402c:	f000 fa92 	bl	8004554 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2201      	movs	r2, #1
 8004034:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2201      	movs	r2, #1
 800403c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2201      	movs	r2, #1
 8004044:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2201      	movs	r2, #1
 8004054:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2201      	movs	r2, #1
 800406c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2201      	movs	r2, #1
 8004074:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2201      	movs	r2, #1
 800407c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3708      	adds	r7, #8
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b01      	cmp	r3, #1
 800409e:	d001      	beq.n	80040a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e03a      	b.n	800411a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2202      	movs	r2, #2
 80040a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68da      	ldr	r2, [r3, #12]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f042 0201 	orr.w	r2, r2, #1
 80040ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a18      	ldr	r2, [pc, #96]	; (8004124 <HAL_TIM_Base_Start_IT+0x98>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d00e      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0x58>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ce:	d009      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0x58>
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4a14      	ldr	r2, [pc, #80]	; (8004128 <HAL_TIM_Base_Start_IT+0x9c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d004      	beq.n	80040e4 <HAL_TIM_Base_Start_IT+0x58>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	4a13      	ldr	r2, [pc, #76]	; (800412c <HAL_TIM_Base_Start_IT+0xa0>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d111      	bne.n	8004108 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	689b      	ldr	r3, [r3, #8]
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2b06      	cmp	r3, #6
 80040f4:	d010      	beq.n	8004118 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f042 0201 	orr.w	r2, r2, #1
 8004104:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004106:	e007      	b.n	8004118 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3714      	adds	r7, #20
 800411e:	46bd      	mov	sp, r7
 8004120:	bc80      	pop	{r7}
 8004122:	4770      	bx	lr
 8004124:	40012c00 	.word	0x40012c00
 8004128:	40000400 	.word	0x40000400
 800412c:	40000800 	.word	0x40000800

08004130 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68da      	ldr	r2, [r3, #12]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f022 0201 	bic.w	r2, r2, #1
 8004146:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	6a1a      	ldr	r2, [r3, #32]
 800414e:	f241 1311 	movw	r3, #4369	; 0x1111
 8004152:	4013      	ands	r3, r2
 8004154:	2b00      	cmp	r3, #0
 8004156:	d10f      	bne.n	8004178 <HAL_TIM_Base_Stop_IT+0x48>
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	6a1a      	ldr	r2, [r3, #32]
 800415e:	f240 4344 	movw	r3, #1092	; 0x444
 8004162:	4013      	ands	r3, r2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d107      	bne.n	8004178 <HAL_TIM_Base_Stop_IT+0x48>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f022 0201 	bic.w	r2, r2, #1
 8004176:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004180:	2300      	movs	r3, #0
}
 8004182:	4618      	mov	r0, r3
 8004184:	370c      	adds	r7, #12
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr

0800418c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	691b      	ldr	r3, [r3, #16]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d122      	bne.n	80041e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	68db      	ldr	r3, [r3, #12]
 80041a8:	f003 0302 	and.w	r3, r3, #2
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d11b      	bne.n	80041e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f06f 0202 	mvn.w	r2, #2
 80041b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d003      	beq.n	80041d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041ce:	6878      	ldr	r0, [r7, #4]
 80041d0:	f000 f9a4 	bl	800451c <HAL_TIM_IC_CaptureCallback>
 80041d4:	e005      	b.n	80041e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 f997 	bl	800450a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041dc:	6878      	ldr	r0, [r7, #4]
 80041de:	f000 f9a6 	bl	800452e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	f003 0304 	and.w	r3, r3, #4
 80041f2:	2b04      	cmp	r3, #4
 80041f4:	d122      	bne.n	800423c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	f003 0304 	and.w	r3, r3, #4
 8004200:	2b04      	cmp	r3, #4
 8004202:	d11b      	bne.n	800423c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f06f 0204 	mvn.w	r2, #4
 800420c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2202      	movs	r2, #2
 8004212:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	699b      	ldr	r3, [r3, #24]
 800421a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800421e:	2b00      	cmp	r3, #0
 8004220:	d003      	beq.n	800422a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 f97a 	bl	800451c <HAL_TIM_IC_CaptureCallback>
 8004228:	e005      	b.n	8004236 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 f96d 	bl	800450a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f000 f97c 	bl	800452e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	f003 0308 	and.w	r3, r3, #8
 8004246:	2b08      	cmp	r3, #8
 8004248:	d122      	bne.n	8004290 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	f003 0308 	and.w	r3, r3, #8
 8004254:	2b08      	cmp	r3, #8
 8004256:	d11b      	bne.n	8004290 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f06f 0208 	mvn.w	r2, #8
 8004260:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2204      	movs	r2, #4
 8004266:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f003 0303 	and.w	r3, r3, #3
 8004272:	2b00      	cmp	r3, #0
 8004274:	d003      	beq.n	800427e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004276:	6878      	ldr	r0, [r7, #4]
 8004278:	f000 f950 	bl	800451c <HAL_TIM_IC_CaptureCallback>
 800427c:	e005      	b.n	800428a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 f943 	bl	800450a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f000 f952 	bl	800452e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	2b10      	cmp	r3, #16
 800429c:	d122      	bne.n	80042e4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	68db      	ldr	r3, [r3, #12]
 80042a4:	f003 0310 	and.w	r3, r3, #16
 80042a8:	2b10      	cmp	r3, #16
 80042aa:	d11b      	bne.n	80042e4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f06f 0210 	mvn.w	r2, #16
 80042b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2208      	movs	r2, #8
 80042ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	69db      	ldr	r3, [r3, #28]
 80042c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d003      	beq.n	80042d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042ca:	6878      	ldr	r0, [r7, #4]
 80042cc:	f000 f926 	bl	800451c <HAL_TIM_IC_CaptureCallback>
 80042d0:	e005      	b.n	80042de <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f919 	bl	800450a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f928 	bl	800452e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2200      	movs	r2, #0
 80042e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	691b      	ldr	r3, [r3, #16]
 80042ea:	f003 0301 	and.w	r3, r3, #1
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d10e      	bne.n	8004310 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d107      	bne.n	8004310 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f06f 0201 	mvn.w	r2, #1
 8004308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800430a:	6878      	ldr	r0, [r7, #4]
 800430c:	f001 fe30 	bl	8005f70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800431a:	2b80      	cmp	r3, #128	; 0x80
 800431c:	d10e      	bne.n	800433c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004328:	2b80      	cmp	r3, #128	; 0x80
 800432a:	d107      	bne.n	800433c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f000 fa6b 	bl	8004812 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004346:	2b40      	cmp	r3, #64	; 0x40
 8004348:	d10e      	bne.n	8004368 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68db      	ldr	r3, [r3, #12]
 8004350:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004354:	2b40      	cmp	r3, #64	; 0x40
 8004356:	d107      	bne.n	8004368 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f000 f8ec 	bl	8004540 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	f003 0320 	and.w	r3, r3, #32
 8004372:	2b20      	cmp	r3, #32
 8004374:	d10e      	bne.n	8004394 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f003 0320 	and.w	r3, r3, #32
 8004380:	2b20      	cmp	r3, #32
 8004382:	d107      	bne.n	8004394 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	f06f 0220 	mvn.w	r2, #32
 800438c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800438e:	6878      	ldr	r0, [r7, #4]
 8004390:	f000 fa36 	bl	8004800 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004394:	bf00      	nop
 8004396:	3708      	adds	r7, #8
 8004398:	46bd      	mov	sp, r7
 800439a:	bd80      	pop	{r7, pc}

0800439c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b084      	sub	sp, #16
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d101      	bne.n	80043b4 <HAL_TIM_ConfigClockSource+0x18>
 80043b0:	2302      	movs	r3, #2
 80043b2:	e0a6      	b.n	8004502 <HAL_TIM_ConfigClockSource+0x166>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2202      	movs	r2, #2
 80043c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80043d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80043da:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2b40      	cmp	r3, #64	; 0x40
 80043ea:	d067      	beq.n	80044bc <HAL_TIM_ConfigClockSource+0x120>
 80043ec:	2b40      	cmp	r3, #64	; 0x40
 80043ee:	d80b      	bhi.n	8004408 <HAL_TIM_ConfigClockSource+0x6c>
 80043f0:	2b10      	cmp	r3, #16
 80043f2:	d073      	beq.n	80044dc <HAL_TIM_ConfigClockSource+0x140>
 80043f4:	2b10      	cmp	r3, #16
 80043f6:	d802      	bhi.n	80043fe <HAL_TIM_ConfigClockSource+0x62>
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d06f      	beq.n	80044dc <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80043fc:	e078      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80043fe:	2b20      	cmp	r3, #32
 8004400:	d06c      	beq.n	80044dc <HAL_TIM_ConfigClockSource+0x140>
 8004402:	2b30      	cmp	r3, #48	; 0x30
 8004404:	d06a      	beq.n	80044dc <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004406:	e073      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004408:	2b70      	cmp	r3, #112	; 0x70
 800440a:	d00d      	beq.n	8004428 <HAL_TIM_ConfigClockSource+0x8c>
 800440c:	2b70      	cmp	r3, #112	; 0x70
 800440e:	d804      	bhi.n	800441a <HAL_TIM_ConfigClockSource+0x7e>
 8004410:	2b50      	cmp	r3, #80	; 0x50
 8004412:	d033      	beq.n	800447c <HAL_TIM_ConfigClockSource+0xe0>
 8004414:	2b60      	cmp	r3, #96	; 0x60
 8004416:	d041      	beq.n	800449c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004418:	e06a      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800441a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800441e:	d066      	beq.n	80044ee <HAL_TIM_ConfigClockSource+0x152>
 8004420:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004424:	d017      	beq.n	8004456 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004426:	e063      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6818      	ldr	r0, [r3, #0]
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	6899      	ldr	r1, [r3, #8]
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	685a      	ldr	r2, [r3, #4]
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f000 f965 	bl	8004706 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800444a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	609a      	str	r2, [r3, #8]
      break;
 8004454:	e04c      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6818      	ldr	r0, [r3, #0]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	6899      	ldr	r1, [r3, #8]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685a      	ldr	r2, [r3, #4]
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	68db      	ldr	r3, [r3, #12]
 8004466:	f000 f94e 	bl	8004706 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	689a      	ldr	r2, [r3, #8]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004478:	609a      	str	r2, [r3, #8]
      break;
 800447a:	e039      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6818      	ldr	r0, [r3, #0]
 8004480:	683b      	ldr	r3, [r7, #0]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	68db      	ldr	r3, [r3, #12]
 8004488:	461a      	mov	r2, r3
 800448a:	f000 f8c5 	bl	8004618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	2150      	movs	r1, #80	; 0x50
 8004494:	4618      	mov	r0, r3
 8004496:	f000 f91c 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 800449a:	e029      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	6859      	ldr	r1, [r3, #4]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	68db      	ldr	r3, [r3, #12]
 80044a8:	461a      	mov	r2, r3
 80044aa:	f000 f8e3 	bl	8004674 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	2160      	movs	r1, #96	; 0x60
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 f90c 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 80044ba:	e019      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6818      	ldr	r0, [r3, #0]
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	6859      	ldr	r1, [r3, #4]
 80044c4:	683b      	ldr	r3, [r7, #0]
 80044c6:	68db      	ldr	r3, [r3, #12]
 80044c8:	461a      	mov	r2, r3
 80044ca:	f000 f8a5 	bl	8004618 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	2140      	movs	r1, #64	; 0x40
 80044d4:	4618      	mov	r0, r3
 80044d6:	f000 f8fc 	bl	80046d2 <TIM_ITRx_SetConfig>
      break;
 80044da:	e009      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4619      	mov	r1, r3
 80044e6:	4610      	mov	r0, r2
 80044e8:	f000 f8f3 	bl	80046d2 <TIM_ITRx_SetConfig>
        break;
 80044ec:	e000      	b.n	80044f0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80044ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}

0800450a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800450a:	b480      	push	{r7}
 800450c:	b083      	sub	sp, #12
 800450e:	af00      	add	r7, sp, #0
 8004510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004512:	bf00      	nop
 8004514:	370c      	adds	r7, #12
 8004516:	46bd      	mov	sp, r7
 8004518:	bc80      	pop	{r7}
 800451a:	4770      	bx	lr

0800451c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004524:	bf00      	nop
 8004526:	370c      	adds	r7, #12
 8004528:	46bd      	mov	sp, r7
 800452a:	bc80      	pop	{r7}
 800452c:	4770      	bx	lr

0800452e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004536:	bf00      	nop
 8004538:	370c      	adds	r7, #12
 800453a:	46bd      	mov	sp, r7
 800453c:	bc80      	pop	{r7}
 800453e:	4770      	bx	lr

08004540 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004548:	bf00      	nop
 800454a:	370c      	adds	r7, #12
 800454c:	46bd      	mov	sp, r7
 800454e:	bc80      	pop	{r7}
 8004550:	4770      	bx	lr
	...

08004554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a29      	ldr	r2, [pc, #164]	; (800460c <TIM_Base_SetConfig+0xb8>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d00b      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004572:	d007      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	4a26      	ldr	r2, [pc, #152]	; (8004610 <TIM_Base_SetConfig+0xbc>)
 8004578:	4293      	cmp	r3, r2
 800457a:	d003      	beq.n	8004584 <TIM_Base_SetConfig+0x30>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a25      	ldr	r2, [pc, #148]	; (8004614 <TIM_Base_SetConfig+0xc0>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d108      	bne.n	8004596 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800458a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	68fa      	ldr	r2, [r7, #12]
 8004592:	4313      	orrs	r3, r2
 8004594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a1c      	ldr	r2, [pc, #112]	; (800460c <TIM_Base_SetConfig+0xb8>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d00b      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045a4:	d007      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a19      	ldr	r2, [pc, #100]	; (8004610 <TIM_Base_SetConfig+0xbc>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d003      	beq.n	80045b6 <TIM_Base_SetConfig+0x62>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a18      	ldr	r2, [pc, #96]	; (8004614 <TIM_Base_SetConfig+0xc0>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d108      	bne.n	80045c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	68db      	ldr	r3, [r3, #12]
 80045c2:	68fa      	ldr	r2, [r7, #12]
 80045c4:	4313      	orrs	r3, r2
 80045c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	695b      	ldr	r3, [r3, #20]
 80045d2:	4313      	orrs	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a07      	ldr	r2, [pc, #28]	; (800460c <TIM_Base_SetConfig+0xb8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d103      	bne.n	80045fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	691a      	ldr	r2, [r3, #16]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	615a      	str	r2, [r3, #20]
}
 8004602:	bf00      	nop
 8004604:	3714      	adds	r7, #20
 8004606:	46bd      	mov	sp, r7
 8004608:	bc80      	pop	{r7}
 800460a:	4770      	bx	lr
 800460c:	40012c00 	.word	0x40012c00
 8004610:	40000400 	.word	0x40000400
 8004614:	40000800 	.word	0x40000800

08004618 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004618:	b480      	push	{r7}
 800461a:	b087      	sub	sp, #28
 800461c:	af00      	add	r7, sp, #0
 800461e:	60f8      	str	r0, [r7, #12]
 8004620:	60b9      	str	r1, [r7, #8]
 8004622:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6a1b      	ldr	r3, [r3, #32]
 8004628:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a1b      	ldr	r3, [r3, #32]
 800462e:	f023 0201 	bic.w	r2, r3, #1
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	699b      	ldr	r3, [r3, #24]
 800463a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004642:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	011b      	lsls	r3, r3, #4
 8004648:	693a      	ldr	r2, [r7, #16]
 800464a:	4313      	orrs	r3, r2
 800464c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f023 030a 	bic.w	r3, r3, #10
 8004654:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	68bb      	ldr	r3, [r7, #8]
 800465a:	4313      	orrs	r3, r2
 800465c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	697a      	ldr	r2, [r7, #20]
 8004668:	621a      	str	r2, [r3, #32]
}
 800466a:	bf00      	nop
 800466c:	371c      	adds	r7, #28
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr

08004674 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004674:	b480      	push	{r7}
 8004676:	b087      	sub	sp, #28
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6a1b      	ldr	r3, [r3, #32]
 8004684:	f023 0210 	bic.w	r2, r3, #16
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	699b      	ldr	r3, [r3, #24]
 8004690:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	6a1b      	ldr	r3, [r3, #32]
 8004696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800469e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	031b      	lsls	r3, r3, #12
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80046b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	011b      	lsls	r3, r3, #4
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	697a      	ldr	r2, [r7, #20]
 80046c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	693a      	ldr	r2, [r7, #16]
 80046c6:	621a      	str	r2, [r3, #32]
}
 80046c8:	bf00      	nop
 80046ca:	371c      	adds	r7, #28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	bc80      	pop	{r7}
 80046d0:	4770      	bx	lr

080046d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046d2:	b480      	push	{r7}
 80046d4:	b085      	sub	sp, #20
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
 80046da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	689b      	ldr	r3, [r3, #8]
 80046e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	4313      	orrs	r3, r2
 80046f0:	f043 0307 	orr.w	r3, r3, #7
 80046f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	609a      	str	r2, [r3, #8]
}
 80046fc:	bf00      	nop
 80046fe:	3714      	adds	r7, #20
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr

08004706 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004706:	b480      	push	{r7}
 8004708:	b087      	sub	sp, #28
 800470a:	af00      	add	r7, sp, #0
 800470c:	60f8      	str	r0, [r7, #12]
 800470e:	60b9      	str	r1, [r7, #8]
 8004710:	607a      	str	r2, [r7, #4]
 8004712:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800471a:	697b      	ldr	r3, [r7, #20]
 800471c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004720:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004722:	683b      	ldr	r3, [r7, #0]
 8004724:	021a      	lsls	r2, r3, #8
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	431a      	orrs	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	4313      	orrs	r3, r2
 800472e:	697a      	ldr	r2, [r7, #20]
 8004730:	4313      	orrs	r3, r2
 8004732:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	609a      	str	r2, [r3, #8]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	bc80      	pop	{r7}
 8004742:	4770      	bx	lr

08004744 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
 800474c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004758:	2302      	movs	r3, #2
 800475a:	e046      	b.n	80047ea <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	689b      	ldr	r3, [r3, #8]
 800477a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004782:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	4313      	orrs	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a16      	ldr	r2, [pc, #88]	; (80047f4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d00e      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a8:	d009      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4a12      	ldr	r2, [pc, #72]	; (80047f8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d004      	beq.n	80047be <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a10      	ldr	r2, [pc, #64]	; (80047fc <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d10c      	bne.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685b      	ldr	r3, [r3, #4]
 80047ca:	68ba      	ldr	r2, [r7, #8]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2200      	movs	r2, #0
 80047e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	40012c00 	.word	0x40012c00
 80047f8:	40000400 	.word	0x40000400
 80047fc:	40000800 	.word	0x40000800

08004800 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004800:	b480      	push	{r7}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004808:	bf00      	nop
 800480a:	370c      	adds	r7, #12
 800480c:	46bd      	mov	sp, r7
 800480e:	bc80      	pop	{r7}
 8004810:	4770      	bx	lr

08004812 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	bc80      	pop	{r7}
 8004822:	4770      	bx	lr

08004824 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b082      	sub	sp, #8
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e03f      	b.n	80048b6 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800483c:	b2db      	uxtb	r3, r3
 800483e:	2b00      	cmp	r3, #0
 8004840:	d106      	bne.n	8004850 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800484a:	6878      	ldr	r0, [r7, #4]
 800484c:	f7fe f822 	bl	8002894 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2224      	movs	r2, #36	; 0x24
 8004854:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004866:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 fbc7 	bl	8004ffc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	691a      	ldr	r2, [r3, #16]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800487c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	695a      	ldr	r2, [r3, #20]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800488c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	68da      	ldr	r2, [r3, #12]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800489c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2220      	movs	r2, #32
 80048a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80048be:	b480      	push	{r7}
 80048c0:	b085      	sub	sp, #20
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	60f8      	str	r0, [r7, #12]
 80048c6:	60b9      	str	r1, [r7, #8]
 80048c8:	4613      	mov	r3, r2
 80048ca:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b20      	cmp	r3, #32
 80048d6:	d130      	bne.n	800493a <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d002      	beq.n	80048e4 <HAL_UART_Transmit_IT+0x26>
 80048de:	88fb      	ldrh	r3, [r7, #6]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80048e4:	2301      	movs	r3, #1
 80048e6:	e029      	b.n	800493c <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d101      	bne.n	80048f6 <HAL_UART_Transmit_IT+0x38>
 80048f2:	2302      	movs	r3, #2
 80048f4:	e022      	b.n	800493c <HAL_UART_Transmit_IT+0x7e>
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	68ba      	ldr	r2, [r7, #8]
 8004902:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	88fa      	ldrh	r2, [r7, #6]
 8004908:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	88fa      	ldrh	r2, [r7, #6]
 800490e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	2221      	movs	r2, #33	; 0x21
 800491a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	68da      	ldr	r2, [r3, #12]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004934:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004936:	2300      	movs	r3, #0
 8004938:	e000      	b.n	800493c <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800493a:	2302      	movs	r3, #2
  }
}
 800493c:	4618      	mov	r0, r3
 800493e:	3714      	adds	r7, #20
 8004940:	46bd      	mov	sp, r7
 8004942:	bc80      	pop	{r7}
 8004944:	4770      	bx	lr

08004946 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004946:	b480      	push	{r7}
 8004948:	b085      	sub	sp, #20
 800494a:	af00      	add	r7, sp, #0
 800494c:	60f8      	str	r0, [r7, #12]
 800494e:	60b9      	str	r1, [r7, #8]
 8004950:	4613      	mov	r3, r2
 8004952:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b20      	cmp	r3, #32
 800495e:	d140      	bne.n	80049e2 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_UART_Receive_IT+0x26>
 8004966:	88fb      	ldrh	r3, [r7, #6]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d101      	bne.n	8004970 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e039      	b.n	80049e4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_UART_Receive_IT+0x38>
 800497a:	2302      	movs	r3, #2
 800497c:	e032      	b.n	80049e4 <HAL_UART_Receive_IT+0x9e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	68ba      	ldr	r2, [r7, #8]
 800498a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	88fa      	ldrh	r2, [r7, #6]
 8004990:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	88fa      	ldrh	r2, [r7, #6]
 8004996:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2200      	movs	r2, #0
 800499c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2222      	movs	r2, #34	; 0x22
 80049a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	68da      	ldr	r2, [r3, #12]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049bc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f042 0201 	orr.w	r2, r2, #1
 80049cc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68da      	ldr	r2, [r3, #12]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f042 0220 	orr.w	r2, r2, #32
 80049dc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80049de:	2300      	movs	r3, #0
 80049e0:	e000      	b.n	80049e4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80049e2:	2302      	movs	r3, #2
  }
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3714      	adds	r7, #20
 80049e8:	46bd      	mov	sp, r7
 80049ea:	bc80      	pop	{r7}
 80049ec:	4770      	bx	lr
	...

080049f0 <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68da      	ldr	r2, [r3, #12]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8004a06:	60da      	str	r2, [r3, #12]

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	695b      	ldr	r3, [r3, #20]
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d02a      	beq.n	8004a6c <HAL_UART_AbortTransmit_IT+0x7c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	695a      	ldr	r2, [r3, #20]
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004a24:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d013      	beq.n	8004a56 <HAL_UART_AbortTransmit_IT+0x66>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a32:	4a16      	ldr	r2, [pc, #88]	; (8004a8c <HAL_UART_AbortTransmit_IT+0x9c>)
 8004a34:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	f7fe f9b0 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004a40:	4603      	mov	r3, r0
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d01c      	beq.n	8004a80 <HAL_UART_AbortTransmit_IT+0x90>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a50:	4610      	mov	r0, r2
 8004a52:	4798      	blx	r3
 8004a54:	e014      	b.n	8004a80 <HAL_UART_AbortTransmit_IT+0x90>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8004a64:	6878      	ldr	r0, [r7, #4]
 8004a66:	f000 f974 	bl	8004d52 <HAL_UART_AbortTransmitCpltCallback>
 8004a6a:	e009      	b.n	8004a80 <HAL_UART_AbortTransmit_IT+0x90>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2220      	movs	r2, #32
 8004a76:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 8004a7a:	6878      	ldr	r0, [r7, #4]
 8004a7c:	f000 f969 	bl	8004d52 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004a80:	2300      	movs	r3, #0
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3708      	adds	r7, #8
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}
 8004a8a:	bf00      	nop
 8004a8c:	08004dd9 	.word	0x08004dd9

08004a90 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b082      	sub	sp, #8
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68da      	ldr	r2, [r3, #12]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004aa6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	695a      	ldr	r2, [r3, #20]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f022 0201 	bic.w	r2, r2, #1
 8004ab6:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	695b      	ldr	r3, [r3, #20]
 8004abe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d02a      	beq.n	8004b1c <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	695a      	ldr	r2, [r3, #20]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ad4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d013      	beq.n	8004b06 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae2:	4a16      	ldr	r2, [pc, #88]	; (8004b3c <HAL_UART_AbortReceive_IT+0xac>)
 8004ae4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aea:	4618      	mov	r0, r3
 8004aec:	f7fe f958 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d01c      	beq.n	8004b30 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b00:	4610      	mov	r0, r2
 8004b02:	4798      	blx	r3
 8004b04:	e014      	b.n	8004b30 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2200      	movs	r2, #0
 8004b0a:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	f000 f925 	bl	8004d64 <HAL_UART_AbortReceiveCpltCallback>
 8004b1a:	e009      	b.n	8004b30 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2220      	movs	r2, #32
 8004b26:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8004b2a:	6878      	ldr	r0, [r7, #4]
 8004b2c:	f000 f91a 	bl	8004d64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3708      	adds	r7, #8
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	08004e03 	.word	0x08004e03

08004b40 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b088      	sub	sp, #32
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004b60:	2300      	movs	r3, #0
 8004b62:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b68:	69fb      	ldr	r3, [r7, #28]
 8004b6a:	f003 030f 	and.w	r3, r3, #15
 8004b6e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10d      	bne.n	8004b92 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	f003 0320 	and.w	r3, r3, #32
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d008      	beq.n	8004b92 <HAL_UART_IRQHandler+0x52>
 8004b80:	69bb      	ldr	r3, [r7, #24]
 8004b82:	f003 0320 	and.w	r3, r3, #32
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d003      	beq.n	8004b92 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 f9b5 	bl	8004efa <UART_Receive_IT>
      return;
 8004b90:	e0d1      	b.n	8004d36 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b92:	693b      	ldr	r3, [r7, #16]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	f000 80b0 	beq.w	8004cfa <HAL_UART_IRQHandler+0x1ba>
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <HAL_UART_IRQHandler+0x70>
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	f000 80a5 	beq.w	8004cfa <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00a      	beq.n	8004bd0 <HAL_UART_IRQHandler+0x90>
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc8:	f043 0201 	orr.w	r2, r3, #1
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	f003 0304 	and.w	r3, r3, #4
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00a      	beq.n	8004bf0 <HAL_UART_IRQHandler+0xb0>
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be8:	f043 0202 	orr.w	r2, r3, #2
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f003 0302 	and.w	r3, r3, #2
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <HAL_UART_IRQHandler+0xd0>
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	f043 0204 	orr.w	r2, r3, #4
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	f003 0308 	and.w	r3, r3, #8
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00f      	beq.n	8004c3a <HAL_UART_IRQHandler+0xfa>
 8004c1a:	69bb      	ldr	r3, [r7, #24]
 8004c1c:	f003 0320 	and.w	r3, r3, #32
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d104      	bne.n	8004c2e <HAL_UART_IRQHandler+0xee>
 8004c24:	697b      	ldr	r3, [r7, #20]
 8004c26:	f003 0301 	and.w	r3, r3, #1
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d005      	beq.n	8004c3a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c32:	f043 0208 	orr.w	r2, r3, #8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d078      	beq.n	8004d34 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c42:	69fb      	ldr	r3, [r7, #28]
 8004c44:	f003 0320 	and.w	r3, r3, #32
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d007      	beq.n	8004c5c <HAL_UART_IRQHandler+0x11c>
 8004c4c:	69bb      	ldr	r3, [r7, #24]
 8004c4e:	f003 0320 	and.w	r3, r3, #32
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004c56:	6878      	ldr	r0, [r7, #4]
 8004c58:	f000 f94f 	bl	8004efa <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	695b      	ldr	r3, [r3, #20]
 8004c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	bf14      	ite	ne
 8004c6a:	2301      	movne	r3, #1
 8004c6c:	2300      	moveq	r3, #0
 8004c6e:	b2db      	uxtb	r3, r3
 8004c70:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c76:	f003 0308 	and.w	r3, r3, #8
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d102      	bne.n	8004c84 <HAL_UART_IRQHandler+0x144>
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d031      	beq.n	8004ce8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c84:	6878      	ldr	r0, [r7, #4]
 8004c86:	f000 f876 	bl	8004d76 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d023      	beq.n	8004ce0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	695a      	ldr	r2, [r3, #20]
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ca6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d013      	beq.n	8004cd8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cb4:	4a21      	ldr	r2, [pc, #132]	; (8004d3c <HAL_UART_IRQHandler+0x1fc>)
 8004cb6:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fe f86f 	bl	8002da0 <HAL_DMA_Abort_IT>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d016      	beq.n	8004cf6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cce:	687a      	ldr	r2, [r7, #4]
 8004cd0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004cd2:	4610      	mov	r0, r2
 8004cd4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cd6:	e00e      	b.n	8004cf6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cd8:	6878      	ldr	r0, [r7, #4]
 8004cda:	f000 f831 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cde:	e00a      	b.n	8004cf6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ce0:	6878      	ldr	r0, [r7, #4]
 8004ce2:	f000 f82d 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce6:	e006      	b.n	8004cf6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ce8:	6878      	ldr	r0, [r7, #4]
 8004cea:	f000 f829 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2200      	movs	r2, #0
 8004cf2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004cf4:	e01e      	b.n	8004d34 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cf6:	bf00      	nop
    return;
 8004cf8:	e01c      	b.n	8004d34 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cfa:	69fb      	ldr	r3, [r7, #28]
 8004cfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d008      	beq.n	8004d16 <HAL_UART_IRQHandler+0x1d6>
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d003      	beq.n	8004d16 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f000 f88c 	bl	8004e2c <UART_Transmit_IT>
    return;
 8004d14:	e00f      	b.n	8004d36 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00a      	beq.n	8004d36 <HAL_UART_IRQHandler+0x1f6>
 8004d20:	69bb      	ldr	r3, [r7, #24]
 8004d22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d005      	beq.n	8004d36 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8004d2a:	6878      	ldr	r0, [r7, #4]
 8004d2c:	f000 f8cd 	bl	8004eca <UART_EndTransmit_IT>
    return;
 8004d30:	bf00      	nop
 8004d32:	e000      	b.n	8004d36 <HAL_UART_IRQHandler+0x1f6>
    return;
 8004d34:	bf00      	nop
  }
}
 8004d36:	3720      	adds	r7, #32
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}
 8004d3c:	08004db1 	.word	0x08004db1

08004d40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bc80      	pop	{r7}
 8004d50:	4770      	bx	lr

08004d52 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8004d5a:	bf00      	nop
 8004d5c:	370c      	adds	r7, #12
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bc80      	pop	{r7}
 8004d62:	4770      	bx	lr

08004d64 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bc80      	pop	{r7}
 8004d74:	4770      	bx	lr

08004d76 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004d76:	b480      	push	{r7}
 8004d78:	b083      	sub	sp, #12
 8004d7a:	af00      	add	r7, sp, #0
 8004d7c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	68da      	ldr	r2, [r3, #12]
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004d8c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	695a      	ldr	r2, [r3, #20]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0201 	bic.w	r2, r2, #1
 8004d9c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004da6:	bf00      	nop
 8004da8:	370c      	adds	r7, #12
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bc80      	pop	{r7}
 8004dae:	4770      	bx	lr

08004db0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7ff ffb8 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dd0:	bf00      	nop
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de4:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f7ff ffac 	bl	8004d52 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dfa:	bf00      	nop
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b084      	sub	sp, #16
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0e:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2220      	movs	r2, #32
 8004e1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f7ff ffa0 	bl	8004d64 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e24:	bf00      	nop
 8004e26:	3710      	adds	r7, #16
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b085      	sub	sp, #20
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	2b21      	cmp	r3, #33	; 0x21
 8004e3e:	d13e      	bne.n	8004ebe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e48:	d114      	bne.n	8004e74 <UART_Transmit_IT+0x48>
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d110      	bne.n	8004e74 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a1b      	ldr	r3, [r3, #32]
 8004e56:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	881b      	ldrh	r3, [r3, #0]
 8004e5c:	461a      	mov	r2, r3
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e66:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6a1b      	ldr	r3, [r3, #32]
 8004e6c:	1c9a      	adds	r2, r3, #2
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	621a      	str	r2, [r3, #32]
 8004e72:	e008      	b.n	8004e86 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6a1b      	ldr	r3, [r3, #32]
 8004e78:	1c59      	adds	r1, r3, #1
 8004e7a:	687a      	ldr	r2, [r7, #4]
 8004e7c:	6211      	str	r1, [r2, #32]
 8004e7e:	781a      	ldrb	r2, [r3, #0]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	3b01      	subs	r3, #1
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	4619      	mov	r1, r3
 8004e94:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d10f      	bne.n	8004eba <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	68da      	ldr	r2, [r3, #12]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ea8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004eb8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	e000      	b.n	8004ec0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004ebe:	2302      	movs	r3, #2
  }
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bc80      	pop	{r7}
 8004ec8:	4770      	bx	lr

08004eca <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004eca:	b580      	push	{r7, lr}
 8004ecc:	b082      	sub	sp, #8
 8004ece:	af00      	add	r7, sp, #0
 8004ed0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	68da      	ldr	r2, [r3, #12]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ee0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	2220      	movs	r2, #32
 8004ee6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	f000 fff8 	bl	8005ee0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	3708      	adds	r7, #8
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	bd80      	pop	{r7, pc}

08004efa <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004efa:	b580      	push	{r7, lr}
 8004efc:	b084      	sub	sp, #16
 8004efe:	af00      	add	r7, sp, #0
 8004f00:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b22      	cmp	r3, #34	; 0x22
 8004f0c:	d170      	bne.n	8004ff0 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f16:	d117      	bne.n	8004f48 <UART_Receive_IT+0x4e>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d113      	bne.n	8004f48 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f28:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f36:	b29a      	uxth	r2, r3
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	1c9a      	adds	r2, r3, #2
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	629a      	str	r2, [r3, #40]	; 0x28
 8004f46:	e026      	b.n	8004f96 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4c:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	689b      	ldr	r3, [r3, #8]
 8004f56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f5a:	d007      	beq.n	8004f6c <UART_Receive_IT+0x72>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10a      	bne.n	8004f7a <UART_Receive_IT+0x80>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	691b      	ldr	r3, [r3, #16]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d106      	bne.n	8004f7a <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	b2da      	uxtb	r2, r3
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	701a      	strb	r2, [r3, #0]
 8004f78:	e008      	b.n	8004f8c <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f86:	b2da      	uxtb	r2, r3
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f90:	1c5a      	adds	r2, r3, #1
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	3b01      	subs	r3, #1
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d120      	bne.n	8004fec <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68da      	ldr	r2, [r3, #12]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0220 	bic.w	r2, r2, #32
 8004fb8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	68da      	ldr	r2, [r3, #12]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004fc8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	695a      	ldr	r2, [r3, #20]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f022 0201 	bic.w	r2, r2, #1
 8004fd8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 ff5c 	bl	8005ea0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	e002      	b.n	8004ff2 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8004fec:	2300      	movs	r3, #0
 8004fee:	e000      	b.n	8004ff2 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8004ff0:	2302      	movs	r3, #2
  }
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3710      	adds	r7, #16
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b084      	sub	sp, #16
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	68da      	ldr	r2, [r3, #12]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	430a      	orrs	r2, r1
 8005018:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	689a      	ldr	r2, [r3, #8]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	431a      	orrs	r2, r3
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	4313      	orrs	r3, r2
 800502a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68db      	ldr	r3, [r3, #12]
 8005032:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005036:	f023 030c 	bic.w	r3, r3, #12
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6812      	ldr	r2, [r2, #0]
 800503e:	68b9      	ldr	r1, [r7, #8]
 8005040:	430b      	orrs	r3, r1
 8005042:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	699a      	ldr	r2, [r3, #24]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	430a      	orrs	r2, r1
 8005058:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a2c      	ldr	r2, [pc, #176]	; (8005110 <UART_SetConfig+0x114>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d103      	bne.n	800506c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005064:	f7fe fd2a 	bl	8003abc <HAL_RCC_GetPCLK2Freq>
 8005068:	60f8      	str	r0, [r7, #12]
 800506a:	e002      	b.n	8005072 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800506c:	f7fe fd12 	bl	8003a94 <HAL_RCC_GetPCLK1Freq>
 8005070:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4613      	mov	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4413      	add	r3, r2
 800507a:	009a      	lsls	r2, r3, #2
 800507c:	441a      	add	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	fbb2 f3f3 	udiv	r3, r2, r3
 8005088:	4a22      	ldr	r2, [pc, #136]	; (8005114 <UART_SetConfig+0x118>)
 800508a:	fba2 2303 	umull	r2, r3, r2, r3
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	0119      	lsls	r1, r3, #4
 8005092:	68fa      	ldr	r2, [r7, #12]
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	009a      	lsls	r2, r3, #2
 800509c:	441a      	add	r2, r3
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80050a8:	4b1a      	ldr	r3, [pc, #104]	; (8005114 <UART_SetConfig+0x118>)
 80050aa:	fba3 0302 	umull	r0, r3, r3, r2
 80050ae:	095b      	lsrs	r3, r3, #5
 80050b0:	2064      	movs	r0, #100	; 0x64
 80050b2:	fb00 f303 	mul.w	r3, r0, r3
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	011b      	lsls	r3, r3, #4
 80050ba:	3332      	adds	r3, #50	; 0x32
 80050bc:	4a15      	ldr	r2, [pc, #84]	; (8005114 <UART_SetConfig+0x118>)
 80050be:	fba2 2303 	umull	r2, r3, r2, r3
 80050c2:	095b      	lsrs	r3, r3, #5
 80050c4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050c8:	4419      	add	r1, r3
 80050ca:	68fa      	ldr	r2, [r7, #12]
 80050cc:	4613      	mov	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	4413      	add	r3, r2
 80050d2:	009a      	lsls	r2, r3, #2
 80050d4:	441a      	add	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80050e0:	4b0c      	ldr	r3, [pc, #48]	; (8005114 <UART_SetConfig+0x118>)
 80050e2:	fba3 0302 	umull	r0, r3, r3, r2
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	2064      	movs	r0, #100	; 0x64
 80050ea:	fb00 f303 	mul.w	r3, r0, r3
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	3332      	adds	r3, #50	; 0x32
 80050f4:	4a07      	ldr	r2, [pc, #28]	; (8005114 <UART_SetConfig+0x118>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	f003 020f 	and.w	r2, r3, #15
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	440a      	add	r2, r1
 8005106:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005108:	bf00      	nop
 800510a:	3710      	adds	r7, #16
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}
 8005110:	40013800 	.word	0x40013800
 8005114:	51eb851f 	.word	0x51eb851f

08005118 <eMBRegInputCB>:
 * @param usNRegs input register number
 *
 * @return result
 */
eMBErrorCode eMBRegInputCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs )
{
 8005118:	b480      	push	{r7}
 800511a:	b087      	sub	sp, #28
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	807b      	strh	r3, [r7, #2]
 8005124:	4613      	mov	r3, r2
 8005126:	803b      	strh	r3, [r7, #0]
#if S_REG_INPUT_NREGS > 0
    eMBErrorCode    eStatus = MB_ENOERR;
 8005128:	2300      	movs	r3, #0
 800512a:	75fb      	strb	r3, [r7, #23]
    USHORT *        pusRegInputBuf;
    USHORT          REG_INPUT_START;
    USHORT          REG_INPUT_NREGS;
    USHORT          usRegInStart;

    pusRegInputBuf = usSRegInBuf;
 800512c:	4b22      	ldr	r3, [pc, #136]	; (80051b8 <eMBRegInputCB+0xa0>)
 800512e:	613b      	str	r3, [r7, #16]
    REG_INPUT_START = S_REG_INPUT_START;
 8005130:	2300      	movs	r3, #0
 8005132:	81fb      	strh	r3, [r7, #14]
    REG_INPUT_NREGS = S_REG_INPUT_NREGS;
 8005134:	230a      	movs	r3, #10
 8005136:	81bb      	strh	r3, [r7, #12]
    usRegInStart = usSRegInStart;
 8005138:	4b20      	ldr	r3, [pc, #128]	; (80051bc <eMBRegInputCB+0xa4>)
 800513a:	881b      	ldrh	r3, [r3, #0]
 800513c:	817b      	strh	r3, [r7, #10]

    /* it already plus one in modbus function method. */
    usAddress--;
 800513e:	887b      	ldrh	r3, [r7, #2]
 8005140:	3b01      	subs	r3, #1
 8005142:	807b      	strh	r3, [r7, #2]

    if ((usAddress >= REG_INPUT_START) && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8005144:	887a      	ldrh	r2, [r7, #2]
 8005146:	89fb      	ldrh	r3, [r7, #14]
 8005148:	429a      	cmp	r2, r3
 800514a:	d32c      	bcc.n	80051a6 <eMBRegInputCB+0x8e>
 800514c:	887a      	ldrh	r2, [r7, #2]
 800514e:	883b      	ldrh	r3, [r7, #0]
 8005150:	441a      	add	r2, r3
 8005152:	89f9      	ldrh	r1, [r7, #14]
 8005154:	89bb      	ldrh	r3, [r7, #12]
 8005156:	440b      	add	r3, r1
 8005158:	429a      	cmp	r2, r3
 800515a:	dc24      	bgt.n	80051a6 <eMBRegInputCB+0x8e>
    {
        iRegIndex = usAddress - usRegInStart;
 800515c:	887a      	ldrh	r2, [r7, #2]
 800515e:	897b      	ldrh	r3, [r7, #10]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	82bb      	strh	r3, [r7, #20]
        while (usNRegs > 0)
 8005164:	e01b      	b.n	800519e <eMBRegInputCB+0x86>
        {
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] >> 8);
 8005166:	8abb      	ldrh	r3, [r7, #20]
 8005168:	005b      	lsls	r3, r3, #1
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	4413      	add	r3, r2
 800516e:	881b      	ldrh	r3, [r3, #0]
 8005170:	0a1b      	lsrs	r3, r3, #8
 8005172:	b299      	uxth	r1, r3
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	1c5a      	adds	r2, r3, #1
 8005178:	607a      	str	r2, [r7, #4]
 800517a:	b2ca      	uxtb	r2, r1
 800517c:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = (UCHAR) (pusRegInputBuf[iRegIndex] & 0xFF);
 800517e:	8abb      	ldrh	r3, [r7, #20]
 8005180:	005b      	lsls	r3, r3, #1
 8005182:	693a      	ldr	r2, [r7, #16]
 8005184:	4413      	add	r3, r2
 8005186:	8819      	ldrh	r1, [r3, #0]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	1c5a      	adds	r2, r3, #1
 800518c:	607a      	str	r2, [r7, #4]
 800518e:	b2ca      	uxtb	r2, r1
 8005190:	701a      	strb	r2, [r3, #0]
            iRegIndex++;
 8005192:	8abb      	ldrh	r3, [r7, #20]
 8005194:	3301      	adds	r3, #1
 8005196:	82bb      	strh	r3, [r7, #20]
            usNRegs--;
 8005198:	883b      	ldrh	r3, [r7, #0]
 800519a:	3b01      	subs	r3, #1
 800519c:	803b      	strh	r3, [r7, #0]
        while (usNRegs > 0)
 800519e:	883b      	ldrh	r3, [r7, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d1e0      	bne.n	8005166 <eMBRegInputCB+0x4e>
    if ((usAddress >= REG_INPUT_START) && (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 80051a4:	e001      	b.n	80051aa <eMBRegInputCB+0x92>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 80051a6:	2301      	movs	r3, #1
 80051a8:	75fb      	strb	r3, [r7, #23]
    }

    return eStatus;
 80051aa:	7dfb      	ldrb	r3, [r7, #23]
#else
	return MB_ENOREG;
#endif
}
 80051ac:	4618      	mov	r0, r3
 80051ae:	371c      	adds	r7, #28
 80051b0:	46bd      	mov	sp, r7
 80051b2:	bc80      	pop	{r7}
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	2000075c 	.word	0x2000075c
 80051bc:	200002bc 	.word	0x200002bc

080051c0 <eMBRegHoldingCB>:
 * @param eMode read or write
 *
 * @return result
 */
eMBErrorCode eMBRegHoldingCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNRegs, eMBRegisterMode eMode)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	60f8      	str	r0, [r7, #12]
 80051c8:	4608      	mov	r0, r1
 80051ca:	4611      	mov	r1, r2
 80051cc:	461a      	mov	r2, r3
 80051ce:	4603      	mov	r3, r0
 80051d0:	817b      	strh	r3, [r7, #10]
 80051d2:	460b      	mov	r3, r1
 80051d4:	813b      	strh	r3, [r7, #8]
 80051d6:	4613      	mov	r3, r2
 80051d8:	71fb      	strb	r3, [r7, #7]
    {
        eStatus = MB_ENOREG;
    }
    return eStatus;
#else
	return MB_ENOREG;
 80051da:	2301      	movs	r3, #1
#endif
}
 80051dc:	4618      	mov	r0, r3
 80051de:	3714      	adds	r7, #20
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bc80      	pop	{r7}
 80051e4:	4770      	bx	lr

080051e6 <eMBRegCoilsCB>:
 * @param eMode read or write
 *
 * @return result
 */
eMBErrorCode eMBRegCoilsCB(UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNCoils, eMBRegisterMode eMode)
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	60f8      	str	r0, [r7, #12]
 80051ee:	4608      	mov	r0, r1
 80051f0:	4611      	mov	r1, r2
 80051f2:	461a      	mov	r2, r3
 80051f4:	4603      	mov	r3, r0
 80051f6:	817b      	strh	r3, [r7, #10]
 80051f8:	460b      	mov	r3, r1
 80051fa:	813b      	strh	r3, [r7, #8]
 80051fc:	4613      	mov	r3, r2
 80051fe:	71fb      	strb	r3, [r7, #7]
    {
        eStatus = MB_ENOREG;
    }
    return eStatus;
#else
	return MB_ENOREG;
 8005200:	2301      	movs	r3, #1
#endif
}
 8005202:	4618      	mov	r0, r3
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr

0800520c <eMBRegDiscreteCB>:
 * @param usNDiscrete discrete number
 *
 * @return result
 */
eMBErrorCode eMBRegDiscreteCB( UCHAR * pucRegBuffer, USHORT usAddress, USHORT usNDiscrete )
{
 800520c:	b480      	push	{r7}
 800520e:	b083      	sub	sp, #12
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	460b      	mov	r3, r1
 8005216:	807b      	strh	r3, [r7, #2]
 8005218:	4613      	mov	r3, r2
 800521a:	803b      	strh	r3, [r7, #0]
        eStatus = MB_ENOREG;
    }

    return eStatus;
#else
	return MB_ENOREG;
 800521c:	2301      	movs	r3, #1
#endif
}
 800521e:	4618      	mov	r0, r3
 8005220:	370c      	adds	r7, #12
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr

08005228 <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b086      	sub	sp, #24
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8005232:	2300      	movs	r3, #0
 8005234:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	881b      	ldrh	r3, [r3, #0]
 800523a:	2b05      	cmp	r3, #5
 800523c:	d16c      	bne.n	8005318 <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	3301      	adds	r3, #1
 8005242:	781b      	ldrb	r3, [r3, #0]
 8005244:	b29b      	uxth	r3, r3
 8005246:	021b      	lsls	r3, r3, #8
 8005248:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	3302      	adds	r3, #2
 800524e:	781b      	ldrb	r3, [r3, #0]
 8005250:	b29a      	uxth	r2, r3
 8005252:	8abb      	ldrh	r3, [r7, #20]
 8005254:	4313      	orrs	r3, r2
 8005256:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8005258:	8abb      	ldrh	r3, [r7, #20]
 800525a:	3301      	adds	r3, #1
 800525c:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	3303      	adds	r3, #3
 8005262:	781b      	ldrb	r3, [r3, #0]
 8005264:	b29b      	uxth	r3, r3
 8005266:	021b      	lsls	r3, r3, #8
 8005268:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	3304      	adds	r3, #4
 800526e:	781b      	ldrb	r3, [r3, #0]
 8005270:	b29a      	uxth	r2, r3
 8005272:	8a7b      	ldrh	r3, [r7, #18]
 8005274:	4313      	orrs	r3, r2
 8005276:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 8005278:	8a7b      	ldrh	r3, [r7, #18]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d049      	beq.n	8005312 <eMBFuncReadCoils+0xea>
 800527e:	8a7b      	ldrh	r3, [r7, #18]
 8005280:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005284:	d245      	bcs.n	8005312 <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	2200      	movs	r2, #0
 800528e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	1c5a      	adds	r2, r3, #1
 8005294:	60fa      	str	r2, [r7, #12]
 8005296:	2201      	movs	r2, #1
 8005298:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	881b      	ldrh	r3, [r3, #0]
 800529e:	3301      	adds	r3, #1
 80052a0:	b29a      	uxth	r2, r3
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80052a6:	8a7b      	ldrh	r3, [r7, #18]
 80052a8:	f003 0307 	and.w	r3, r3, #7
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d006      	beq.n	80052be <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80052b0:	8a7b      	ldrh	r3, [r7, #18]
 80052b2:	08db      	lsrs	r3, r3, #3
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	3301      	adds	r3, #1
 80052ba:	75fb      	strb	r3, [r7, #23]
 80052bc:	e003      	b.n	80052c6 <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 80052be:	8a7b      	ldrh	r3, [r7, #18]
 80052c0:	08db      	lsrs	r3, r3, #3
 80052c2:	b29b      	uxth	r3, r3
 80052c4:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	60fa      	str	r2, [r7, #12]
 80052cc:	7dfa      	ldrb	r2, [r7, #23]
 80052ce:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	881b      	ldrh	r3, [r3, #0]
 80052d4:	3301      	adds	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 80052dc:	8a7a      	ldrh	r2, [r7, #18]
 80052de:	8ab9      	ldrh	r1, [r7, #20]
 80052e0:	2300      	movs	r3, #0
 80052e2:	68f8      	ldr	r0, [r7, #12]
 80052e4:	f7ff ff7f 	bl	80051e6 <eMBRegCoilsCB>
 80052e8:	4603      	mov	r3, r0
 80052ea:	72fb      	strb	r3, [r7, #11]
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80052ec:	7afb      	ldrb	r3, [r7, #11]
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d006      	beq.n	8005300 <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80052f2:	7afb      	ldrb	r3, [r7, #11]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 fb87 	bl	8005a08 <prveMBError2Exception>
 80052fa:	4603      	mov	r3, r0
 80052fc:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 80052fe:	e00d      	b.n	800531c <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	881a      	ldrh	r2, [r3, #0]
 8005304:	7dfb      	ldrb	r3, [r7, #23]
 8005306:	b29b      	uxth	r3, r3
 8005308:	4413      	add	r3, r2
 800530a:	b29a      	uxth	r2, r3
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8005310:	e004      	b.n	800531c <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005312:	2303      	movs	r3, #3
 8005314:	75bb      	strb	r3, [r7, #22]
 8005316:	e001      	b.n	800531c <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005318:	2303      	movs	r3, #3
 800531a:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 800531c:	7dbb      	ldrb	r3, [r7, #22]
}
 800531e:	4618      	mov	r0, r3
 8005320:	3718      	adds	r7, #24
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}

08005326 <eMBFuncWriteCoil>:
#endif

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b084      	sub	sp, #16
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
 800532e:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 8005330:	2300      	movs	r3, #0
 8005332:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	881b      	ldrh	r3, [r3, #0]
 8005338:	2b05      	cmp	r3, #5
 800533a:	d140      	bne.n	80053be <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	3301      	adds	r3, #1
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	b29b      	uxth	r3, r3
 8005344:	021b      	lsls	r3, r3, #8
 8005346:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	3302      	adds	r3, #2
 800534c:	781b      	ldrb	r3, [r3, #0]
 800534e:	b29a      	uxth	r2, r3
 8005350:	89bb      	ldrh	r3, [r7, #12]
 8005352:	4313      	orrs	r3, r2
 8005354:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8005356:	89bb      	ldrh	r3, [r7, #12]
 8005358:	3301      	adds	r3, #1
 800535a:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	3304      	adds	r3, #4
 8005360:	781b      	ldrb	r3, [r3, #0]
 8005362:	2b00      	cmp	r3, #0
 8005364:	d128      	bne.n	80053b8 <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	3303      	adds	r3, #3
 800536a:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 800536c:	2bff      	cmp	r3, #255	; 0xff
 800536e:	d004      	beq.n	800537a <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	3303      	adds	r3, #3
 8005374:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 8005376:	2b00      	cmp	r3, #0
 8005378:	d11e      	bne.n	80053b8 <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 800537a:	2300      	movs	r3, #0
 800537c:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3303      	adds	r3, #3
 8005382:	781b      	ldrb	r3, [r3, #0]
 8005384:	2bff      	cmp	r3, #255	; 0xff
 8005386:	d102      	bne.n	800538e <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 8005388:	2301      	movs	r3, #1
 800538a:	723b      	strb	r3, [r7, #8]
 800538c:	e001      	b.n	8005392 <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 800538e:	2300      	movs	r3, #0
 8005390:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
 8005392:	89b9      	ldrh	r1, [r7, #12]
 8005394:	f107 0008 	add.w	r0, r7, #8
 8005398:	2301      	movs	r3, #1
 800539a:	2201      	movs	r2, #1
 800539c:	f7ff ff23 	bl	80051e6 <eMBRegCoilsCB>
 80053a0:	4603      	mov	r3, r0
 80053a2:	72fb      	strb	r3, [r7, #11]
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80053a4:	7afb      	ldrb	r3, [r7, #11]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00b      	beq.n	80053c2 <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80053aa:	7afb      	ldrb	r3, [r7, #11]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f000 fb2b 	bl	8005a08 <prveMBError2Exception>
 80053b2:	4603      	mov	r3, r0
 80053b4:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80053b6:	e004      	b.n	80053c2 <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80053b8:	2303      	movs	r3, #3
 80053ba:	73fb      	strb	r3, [r7, #15]
 80053bc:	e001      	b.n	80053c2 <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80053be:	2303      	movs	r3, #3
 80053c0:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80053c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c4:	4618      	mov	r0, r3
 80053c6:	3710      	adds	r7, #16
 80053c8:	46bd      	mov	sp, r7
 80053ca:	bd80      	pop	{r7, pc}

080053cc <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b084      	sub	sp, #16
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 80053d6:	2300      	movs	r3, #0
 80053d8:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	881b      	ldrh	r3, [r3, #0]
 80053de:	2b05      	cmp	r3, #5
 80053e0:	d954      	bls.n	800548c <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	3301      	adds	r3, #1
 80053e6:	781b      	ldrb	r3, [r3, #0]
 80053e8:	b29b      	uxth	r3, r3
 80053ea:	021b      	lsls	r3, r3, #8
 80053ec:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	3302      	adds	r3, #2
 80053f2:	781b      	ldrb	r3, [r3, #0]
 80053f4:	b29a      	uxth	r2, r3
 80053f6:	89bb      	ldrh	r3, [r7, #12]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80053fc:	89bb      	ldrh	r3, [r7, #12]
 80053fe:	3301      	adds	r3, #1
 8005400:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	3303      	adds	r3, #3
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	b29b      	uxth	r3, r3
 800540a:	021b      	lsls	r3, r3, #8
 800540c:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	3304      	adds	r3, #4
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	b29a      	uxth	r2, r3
 8005416:	897b      	ldrh	r3, [r7, #10]
 8005418:	4313      	orrs	r3, r2
 800541a:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	795b      	ldrb	r3, [r3, #5]
 8005420:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8005422:	897b      	ldrh	r3, [r7, #10]
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	2b00      	cmp	r3, #0
 800542a:	d006      	beq.n	800543a <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 800542c:	897b      	ldrh	r3, [r7, #10]
 800542e:	08db      	lsrs	r3, r3, #3
 8005430:	b29b      	uxth	r3, r3
 8005432:	b2db      	uxtb	r3, r3
 8005434:	3301      	adds	r3, #1
 8005436:	73fb      	strb	r3, [r7, #15]
 8005438:	e003      	b.n	8005442 <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800543a:	897b      	ldrh	r3, [r7, #10]
 800543c:	08db      	lsrs	r3, r3, #3
 800543e:	b29b      	uxth	r3, r3
 8005440:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 8005442:	897b      	ldrh	r3, [r7, #10]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d01e      	beq.n	8005486 <eMBFuncWriteMultipleCoils+0xba>
 8005448:	897b      	ldrh	r3, [r7, #10]
 800544a:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 800544e:	d81a      	bhi.n	8005486 <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8005450:	7bfa      	ldrb	r2, [r7, #15]
 8005452:	7a7b      	ldrb	r3, [r7, #9]
 8005454:	429a      	cmp	r2, r3
 8005456:	d116      	bne.n	8005486 <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	1d98      	adds	r0, r3, #6
            eRegStatus =
 800545c:	897a      	ldrh	r2, [r7, #10]
 800545e:	89b9      	ldrh	r1, [r7, #12]
 8005460:	2301      	movs	r3, #1
 8005462:	f7ff fec0 	bl	80051e6 <eMBRegCoilsCB>
 8005466:	4603      	mov	r3, r0
 8005468:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800546a:	7a3b      	ldrb	r3, [r7, #8]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d006      	beq.n	800547e <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8005470:	7a3b      	ldrb	r3, [r7, #8]
 8005472:	4618      	mov	r0, r3
 8005474:	f000 fac8 	bl	8005a08 <prveMBError2Exception>
 8005478:	4603      	mov	r3, r0
 800547a:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 800547c:	e008      	b.n	8005490 <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2205      	movs	r2, #5
 8005482:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8005484:	e004      	b.n	8005490 <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005486:	2303      	movs	r3, #3
 8005488:	73bb      	strb	r3, [r7, #14]
 800548a:	e001      	b.n	8005490 <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800548c:	2303      	movs	r3, #3
 800548e:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 8005490:	7bbb      	ldrb	r3, [r7, #14]
}
 8005492:	4618      	mov	r0, r3
 8005494:	3710      	adds	r7, #16
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}

0800549a <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b086      	sub	sp, #24
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80054a4:	2300      	movs	r3, #0
 80054a6:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	881b      	ldrh	r3, [r3, #0]
 80054ac:	2b05      	cmp	r3, #5
 80054ae:	d16c      	bne.n	800558a <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	3301      	adds	r3, #1
 80054b4:	781b      	ldrb	r3, [r3, #0]
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	021b      	lsls	r3, r3, #8
 80054ba:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	3302      	adds	r3, #2
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	b29a      	uxth	r2, r3
 80054c4:	8abb      	ldrh	r3, [r7, #20]
 80054c6:	4313      	orrs	r3, r2
 80054c8:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80054ca:	8abb      	ldrh	r3, [r7, #20]
 80054cc:	3301      	adds	r3, #1
 80054ce:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	3303      	adds	r3, #3
 80054d4:	781b      	ldrb	r3, [r3, #0]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	021b      	lsls	r3, r3, #8
 80054da:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	3304      	adds	r3, #4
 80054e0:	781b      	ldrb	r3, [r3, #0]
 80054e2:	b29a      	uxth	r2, r3
 80054e4:	8a7b      	ldrh	r3, [r7, #18]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 80054ea:	8a7b      	ldrh	r3, [r7, #18]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d049      	beq.n	8005584 <eMBFuncReadDiscreteInputs+0xea>
 80054f0:	8a7b      	ldrh	r3, [r7, #18]
 80054f2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80054f6:	d245      	bcs.n	8005584 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	2200      	movs	r2, #0
 8005500:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	1c5a      	adds	r2, r3, #1
 8005506:	60fa      	str	r2, [r7, #12]
 8005508:	2202      	movs	r2, #2
 800550a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	881b      	ldrh	r3, [r3, #0]
 8005510:	3301      	adds	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 8005518:	8a7b      	ldrh	r3, [r7, #18]
 800551a:	f003 0307 	and.w	r3, r3, #7
 800551e:	2b00      	cmp	r3, #0
 8005520:	d006      	beq.n	8005530 <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8005522:	8a7b      	ldrh	r3, [r7, #18]
 8005524:	08db      	lsrs	r3, r3, #3
 8005526:	b29b      	uxth	r3, r3
 8005528:	b2db      	uxtb	r3, r3
 800552a:	3301      	adds	r3, #1
 800552c:	75fb      	strb	r3, [r7, #23]
 800552e:	e003      	b.n	8005538 <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8005530:	8a7b      	ldrh	r3, [r7, #18]
 8005532:	08db      	lsrs	r3, r3, #3
 8005534:	b29b      	uxth	r3, r3
 8005536:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	1c5a      	adds	r2, r3, #1
 800553c:	60fa      	str	r2, [r7, #12]
 800553e:	7dfa      	ldrb	r2, [r7, #23]
 8005540:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	881b      	ldrh	r3, [r3, #0]
 8005546:	3301      	adds	r3, #1
 8005548:	b29a      	uxth	r2, r3
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 800554e:	8a7a      	ldrh	r2, [r7, #18]
 8005550:	8abb      	ldrh	r3, [r7, #20]
 8005552:	4619      	mov	r1, r3
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	f7ff fe59 	bl	800520c <eMBRegDiscreteCB>
 800555a:	4603      	mov	r3, r0
 800555c:	72fb      	strb	r3, [r7, #11]
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800555e:	7afb      	ldrb	r3, [r7, #11]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d006      	beq.n	8005572 <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8005564:	7afb      	ldrb	r3, [r7, #11]
 8005566:	4618      	mov	r0, r3
 8005568:	f000 fa4e 	bl	8005a08 <prveMBError2Exception>
 800556c:	4603      	mov	r3, r0
 800556e:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8005570:	e00d      	b.n	800558e <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	881a      	ldrh	r2, [r3, #0]
 8005576:	7dfb      	ldrb	r3, [r7, #23]
 8005578:	b29b      	uxth	r3, r3
 800557a:	4413      	add	r3, r2
 800557c:	b29a      	uxth	r2, r3
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8005582:	e004      	b.n	800558e <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005584:	2303      	movs	r3, #3
 8005586:	75bb      	strb	r3, [r7, #22]
 8005588:	e001      	b.n	800558e <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800558a:	2303      	movs	r3, #3
 800558c:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 800558e:	7dbb      	ldrb	r3, [r7, #22]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 80055a2:	2300      	movs	r3, #0
 80055a4:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	881b      	ldrh	r3, [r3, #0]
 80055aa:	2b05      	cmp	r3, #5
 80055ac:	d122      	bne.n	80055f4 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	3301      	adds	r3, #1
 80055b2:	781b      	ldrb	r3, [r3, #0]
 80055b4:	b29b      	uxth	r3, r3
 80055b6:	021b      	lsls	r3, r3, #8
 80055b8:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	3302      	adds	r3, #2
 80055be:	781b      	ldrb	r3, [r3, #0]
 80055c0:	b29a      	uxth	r2, r3
 80055c2:	89bb      	ldrh	r3, [r7, #12]
 80055c4:	4313      	orrs	r3, r2
 80055c6:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 80055c8:	89bb      	ldrh	r3, [r7, #12]
 80055ca:	3301      	adds	r3, #1
 80055cc:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	1cd8      	adds	r0, r3, #3
 80055d2:	89b9      	ldrh	r1, [r7, #12]
 80055d4:	2301      	movs	r3, #1
 80055d6:	2201      	movs	r2, #1
 80055d8:	f7ff fdf2 	bl	80051c0 <eMBRegHoldingCB>
 80055dc:	4603      	mov	r3, r0
 80055de:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 80055e0:	7afb      	ldrb	r3, [r7, #11]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d008      	beq.n	80055f8 <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 80055e6:	7afb      	ldrb	r3, [r7, #11]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f000 fa0d 	bl	8005a08 <prveMBError2Exception>
 80055ee:	4603      	mov	r3, r0
 80055f0:	73fb      	strb	r3, [r7, #15]
 80055f2:	e001      	b.n	80055f8 <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80055f4:	2303      	movs	r3, #3
 80055f6:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80055f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3710      	adds	r7, #16
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}

08005602 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b084      	sub	sp, #16
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
 800560a:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 800560c:	2300      	movs	r3, #0
 800560e:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8005610:	683b      	ldr	r3, [r7, #0]
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	2b05      	cmp	r3, #5
 8005616:	d946      	bls.n	80056a6 <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	3301      	adds	r3, #1
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	b29b      	uxth	r3, r3
 8005620:	021b      	lsls	r3, r3, #8
 8005622:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	3302      	adds	r3, #2
 8005628:	781b      	ldrb	r3, [r3, #0]
 800562a:	b29a      	uxth	r2, r3
 800562c:	89bb      	ldrh	r3, [r7, #12]
 800562e:	4313      	orrs	r3, r2
 8005630:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8005632:	89bb      	ldrh	r3, [r7, #12]
 8005634:	3301      	adds	r3, #1
 8005636:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	3303      	adds	r3, #3
 800563c:	781b      	ldrb	r3, [r3, #0]
 800563e:	b29b      	uxth	r3, r3
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	3304      	adds	r3, #4
 8005648:	781b      	ldrb	r3, [r3, #0]
 800564a:	b29a      	uxth	r2, r3
 800564c:	897b      	ldrh	r3, [r7, #10]
 800564e:	4313      	orrs	r3, r2
 8005650:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	795b      	ldrb	r3, [r3, #5]
 8005656:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 8005658:	897b      	ldrh	r3, [r7, #10]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d020      	beq.n	80056a0 <eMBFuncWriteMultipleHoldingRegister+0x9e>
 800565e:	897b      	ldrh	r3, [r7, #10]
 8005660:	2b78      	cmp	r3, #120	; 0x78
 8005662:	d81d      	bhi.n	80056a0 <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 8005664:	897b      	ldrh	r3, [r7, #10]
 8005666:	b2db      	uxtb	r3, r3
 8005668:	005b      	lsls	r3, r3, #1
 800566a:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 800566c:	7a7a      	ldrb	r2, [r7, #9]
 800566e:	429a      	cmp	r2, r3
 8005670:	d116      	bne.n	80056a0 <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	1d98      	adds	r0, r3, #6
            eRegStatus =
 8005676:	897a      	ldrh	r2, [r7, #10]
 8005678:	89b9      	ldrh	r1, [r7, #12]
 800567a:	2301      	movs	r3, #1
 800567c:	f7ff fda0 	bl	80051c0 <eMBRegHoldingCB>
 8005680:	4603      	mov	r3, r0
 8005682:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8005684:	7a3b      	ldrb	r3, [r7, #8]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d006      	beq.n	8005698 <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800568a:	7a3b      	ldrb	r3, [r7, #8]
 800568c:	4618      	mov	r0, r3
 800568e:	f000 f9bb 	bl	8005a08 <prveMBError2Exception>
 8005692:	4603      	mov	r3, r0
 8005694:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 8005696:	e008      	b.n	80056aa <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	2205      	movs	r2, #5
 800569c:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 800569e:	e004      	b.n	80056aa <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80056a0:	2303      	movs	r3, #3
 80056a2:	73fb      	strb	r3, [r7, #15]
 80056a4:	e001      	b.n	80056aa <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80056a6:	2303      	movs	r3, #3
 80056a8:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80056aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80056be:	2300      	movs	r3, #0
 80056c0:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80056c2:	683b      	ldr	r3, [r7, #0]
 80056c4:	881b      	ldrh	r3, [r3, #0]
 80056c6:	2b05      	cmp	r3, #5
 80056c8:	d15f      	bne.n	800578a <eMBFuncReadHoldingRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	3301      	adds	r3, #1
 80056ce:	781b      	ldrb	r3, [r3, #0]
 80056d0:	b29b      	uxth	r3, r3
 80056d2:	021b      	lsls	r3, r3, #8
 80056d4:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	3302      	adds	r3, #2
 80056da:	781b      	ldrb	r3, [r3, #0]
 80056dc:	b29a      	uxth	r2, r3
 80056de:	8abb      	ldrh	r3, [r7, #20]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 80056e4:	8abb      	ldrh	r3, [r7, #20]
 80056e6:	3301      	adds	r3, #1
 80056e8:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	3303      	adds	r3, #3
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	021b      	lsls	r3, r3, #8
 80056f4:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	3304      	adds	r3, #4
 80056fa:	781b      	ldrb	r3, [r3, #0]
 80056fc:	b29a      	uxth	r2, r3
 80056fe:	8a7b      	ldrh	r3, [r7, #18]
 8005700:	4313      	orrs	r3, r2
 8005702:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8005704:	8a7b      	ldrh	r3, [r7, #18]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d03c      	beq.n	8005784 <eMBFuncReadHoldingRegister+0xd0>
 800570a:	8a7b      	ldrh	r3, [r7, #18]
 800570c:	2b7d      	cmp	r3, #125	; 0x7d
 800570e:	d839      	bhi.n	8005784 <eMBFuncReadHoldingRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	2200      	movs	r2, #0
 8005718:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	1c5a      	adds	r2, r3, #1
 800571e:	60fa      	str	r2, [r7, #12]
 8005720:	2203      	movs	r2, #3
 8005722:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	881b      	ldrh	r3, [r3, #0]
 8005728:	3301      	adds	r3, #1
 800572a:	b29a      	uxth	r2, r3
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 8005730:	8a7b      	ldrh	r3, [r7, #18]
 8005732:	b2da      	uxtb	r2, r3
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	1c59      	adds	r1, r3, #1
 8005738:	60f9      	str	r1, [r7, #12]
 800573a:	0052      	lsls	r2, r2, #1
 800573c:	b2d2      	uxtb	r2, r2
 800573e:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	881b      	ldrh	r3, [r3, #0]
 8005744:	3301      	adds	r3, #1
 8005746:	b29a      	uxth	r2, r3
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 800574c:	8a7a      	ldrh	r2, [r7, #18]
 800574e:	8ab9      	ldrh	r1, [r7, #20]
 8005750:	2300      	movs	r3, #0
 8005752:	68f8      	ldr	r0, [r7, #12]
 8005754:	f7ff fd34 	bl	80051c0 <eMBRegHoldingCB>
 8005758:	4603      	mov	r3, r0
 800575a:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800575c:	7afb      	ldrb	r3, [r7, #11]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d006      	beq.n	8005770 <eMBFuncReadHoldingRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8005762:	7afb      	ldrb	r3, [r7, #11]
 8005764:	4618      	mov	r0, r3
 8005766:	f000 f94f 	bl	8005a08 <prveMBError2Exception>
 800576a:	4603      	mov	r3, r0
 800576c:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 800576e:	e00e      	b.n	800578e <eMBFuncReadHoldingRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	881a      	ldrh	r2, [r3, #0]
 8005774:	8a7b      	ldrh	r3, [r7, #18]
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	b29b      	uxth	r3, r3
 800577a:	4413      	add	r3, r2
 800577c:	b29a      	uxth	r2, r3
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8005782:	e004      	b.n	800578e <eMBFuncReadHoldingRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8005784:	2303      	movs	r3, #3
 8005786:	75fb      	strb	r3, [r7, #23]
 8005788:	e001      	b.n	800578e <eMBFuncReadHoldingRegister+0xda>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800578a:	2303      	movs	r3, #3
 800578c:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 800578e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b086      	sub	sp, #24
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80057a2:	2300      	movs	r3, #0
 80057a4:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	881b      	ldrh	r3, [r3, #0]
 80057aa:	2b09      	cmp	r3, #9
 80057ac:	f240 8099 	bls.w	80058e2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	3301      	adds	r3, #1
 80057b4:	781b      	ldrb	r3, [r3, #0]
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	021b      	lsls	r3, r3, #8
 80057ba:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3302      	adds	r3, #2
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	b29a      	uxth	r2, r3
 80057c4:	8abb      	ldrh	r3, [r7, #20]
 80057c6:	4313      	orrs	r3, r2
 80057c8:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 80057ca:	8abb      	ldrh	r3, [r7, #20]
 80057cc:	3301      	adds	r3, #1
 80057ce:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3303      	adds	r3, #3
 80057d4:	781b      	ldrb	r3, [r3, #0]
 80057d6:	b29b      	uxth	r3, r3
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	3304      	adds	r3, #4
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	8a7b      	ldrh	r3, [r7, #18]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	3305      	adds	r3, #5
 80057ee:	781b      	ldrb	r3, [r3, #0]
 80057f0:	b29b      	uxth	r3, r3
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	3306      	adds	r3, #6
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	8a3b      	ldrh	r3, [r7, #16]
 8005800:	4313      	orrs	r3, r2
 8005802:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 8005804:	8a3b      	ldrh	r3, [r7, #16]
 8005806:	3301      	adds	r3, #1
 8005808:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	3307      	adds	r3, #7
 800580e:	781b      	ldrb	r3, [r3, #0]
 8005810:	b29b      	uxth	r3, r3
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	3308      	adds	r3, #8
 800581a:	781b      	ldrb	r3, [r3, #0]
 800581c:	b29a      	uxth	r2, r3
 800581e:	89fb      	ldrh	r3, [r7, #14]
 8005820:	4313      	orrs	r3, r2
 8005822:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	7a5b      	ldrb	r3, [r3, #9]
 8005828:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 800582a:	8a7b      	ldrh	r3, [r7, #18]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d056      	beq.n	80058de <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8005830:	8a7b      	ldrh	r3, [r7, #18]
 8005832:	2b7d      	cmp	r3, #125	; 0x7d
 8005834:	d853      	bhi.n	80058de <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8005836:	89fb      	ldrh	r3, [r7, #14]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d050      	beq.n	80058de <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800583c:	89fb      	ldrh	r3, [r7, #14]
 800583e:	2b79      	cmp	r3, #121	; 0x79
 8005840:	d84d      	bhi.n	80058de <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8005842:	89fb      	ldrh	r3, [r7, #14]
 8005844:	005a      	lsls	r2, r3, #1
 8005846:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8005848:	429a      	cmp	r2, r3
 800584a:	d148      	bne.n	80058de <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	f103 000a 	add.w	r0, r3, #10
 8005852:	89fa      	ldrh	r2, [r7, #14]
 8005854:	8a39      	ldrh	r1, [r7, #16]
 8005856:	2301      	movs	r3, #1
 8005858:	f7ff fcb2 	bl	80051c0 <eMBRegHoldingCB>
 800585c:	4603      	mov	r3, r0
 800585e:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 8005860:	7dbb      	ldrb	r3, [r7, #22]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d131      	bne.n	80058ca <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	2200      	movs	r2, #0
 800586e:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 8005870:	68bb      	ldr	r3, [r7, #8]
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	60ba      	str	r2, [r7, #8]
 8005876:	2217      	movs	r2, #23
 8005878:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	881b      	ldrh	r3, [r3, #0]
 800587e:	3301      	adds	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	683b      	ldr	r3, [r7, #0]
 8005884:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 8005886:	8a7b      	ldrh	r3, [r7, #18]
 8005888:	b2da      	uxtb	r2, r3
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	1c59      	adds	r1, r3, #1
 800588e:	60b9      	str	r1, [r7, #8]
 8005890:	0052      	lsls	r2, r2, #1
 8005892:	b2d2      	uxtb	r2, r2
 8005894:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	881b      	ldrh	r3, [r3, #0]
 800589a:	3301      	adds	r3, #1
 800589c:	b29a      	uxth	r2, r3
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
 80058a2:	8a7a      	ldrh	r2, [r7, #18]
 80058a4:	8ab9      	ldrh	r1, [r7, #20]
 80058a6:	2300      	movs	r3, #0
 80058a8:	68b8      	ldr	r0, [r7, #8]
 80058aa:	f7ff fc89 	bl	80051c0 <eMBRegHoldingCB>
 80058ae:	4603      	mov	r3, r0
 80058b0:	75bb      	strb	r3, [r7, #22]
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
                if( eRegStatus == MB_ENOERR )
 80058b2:	7dbb      	ldrb	r3, [r7, #22]
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d108      	bne.n	80058ca <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 80058b8:	683b      	ldr	r3, [r7, #0]
 80058ba:	881a      	ldrh	r2, [r3, #0]
 80058bc:	8a7b      	ldrh	r3, [r7, #18]
 80058be:	005b      	lsls	r3, r3, #1
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	4413      	add	r3, r2
 80058c4:	b29a      	uxth	r2, r3
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 80058ca:	7dbb      	ldrb	r3, [r7, #22]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d008      	beq.n	80058e2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80058d0:	7dbb      	ldrb	r3, [r7, #22]
 80058d2:	4618      	mov	r0, r3
 80058d4:	f000 f898 	bl	8005a08 <prveMBError2Exception>
 80058d8:	4603      	mov	r3, r0
 80058da:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 80058dc:	e001      	b.n	80058e2 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80058de:	2303      	movs	r3, #3
 80058e0:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 80058e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3718      	adds	r7, #24
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80058f6:	2300      	movs	r3, #0
 80058f8:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	881b      	ldrh	r3, [r3, #0]
 80058fe:	2b05      	cmp	r3, #5
 8005900:	d15f      	bne.n	80059c2 <eMBFuncReadInputRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	3301      	adds	r3, #1
 8005906:	781b      	ldrb	r3, [r3, #0]
 8005908:	b29b      	uxth	r3, r3
 800590a:	021b      	lsls	r3, r3, #8
 800590c:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	3302      	adds	r3, #2
 8005912:	781b      	ldrb	r3, [r3, #0]
 8005914:	b29a      	uxth	r2, r3
 8005916:	8abb      	ldrh	r3, [r7, #20]
 8005918:	4313      	orrs	r3, r2
 800591a:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800591c:	8abb      	ldrh	r3, [r7, #20]
 800591e:	3301      	adds	r3, #1
 8005920:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	3303      	adds	r3, #3
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	b29b      	uxth	r3, r3
 800592a:	021b      	lsls	r3, r3, #8
 800592c:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	3304      	adds	r3, #4
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	b29a      	uxth	r2, r3
 8005936:	8a7b      	ldrh	r3, [r7, #18]
 8005938:	4313      	orrs	r3, r2
 800593a:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 800593c:	8a7b      	ldrh	r3, [r7, #18]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d03c      	beq.n	80059bc <eMBFuncReadInputRegister+0xd0>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8005942:	8a7b      	ldrh	r3, [r7, #18]
 8005944:	2b7c      	cmp	r3, #124	; 0x7c
 8005946:	d839      	bhi.n	80059bc <eMBFuncReadInputRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2200      	movs	r2, #0
 8005950:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	60fa      	str	r2, [r7, #12]
 8005958:	2204      	movs	r2, #4
 800595a:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	881b      	ldrh	r3, [r3, #0]
 8005960:	3301      	adds	r3, #1
 8005962:	b29a      	uxth	r2, r3
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8005968:	8a7b      	ldrh	r3, [r7, #18]
 800596a:	b2da      	uxtb	r2, r3
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	1c59      	adds	r1, r3, #1
 8005970:	60f9      	str	r1, [r7, #12]
 8005972:	0052      	lsls	r2, r2, #1
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	881b      	ldrh	r3, [r3, #0]
 800597c:	3301      	adds	r3, #1
 800597e:	b29a      	uxth	r2, r3
 8005980:	683b      	ldr	r3, [r7, #0]
 8005982:	801a      	strh	r2, [r3, #0]

            eRegStatus =
 8005984:	8a7a      	ldrh	r2, [r7, #18]
 8005986:	8abb      	ldrh	r3, [r7, #20]
 8005988:	4619      	mov	r1, r3
 800598a:	68f8      	ldr	r0, [r7, #12]
 800598c:	f7ff fbc4 	bl	8005118 <eMBRegInputCB>
 8005990:	4603      	mov	r3, r0
 8005992:	72fb      	strb	r3, [r7, #11]
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8005994:	7afb      	ldrb	r3, [r7, #11]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d006      	beq.n	80059a8 <eMBFuncReadInputRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 800599a:	7afb      	ldrb	r3, [r7, #11]
 800599c:	4618      	mov	r0, r3
 800599e:	f000 f833 	bl	8005a08 <prveMBError2Exception>
 80059a2:	4603      	mov	r3, r0
 80059a4:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 80059a6:	e00e      	b.n	80059c6 <eMBFuncReadInputRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 80059a8:	683b      	ldr	r3, [r7, #0]
 80059aa:	881a      	ldrh	r2, [r3, #0]
 80059ac:	8a7b      	ldrh	r3, [r7, #18]
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	4413      	add	r3, r2
 80059b4:	b29a      	uxth	r2, r3
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80059ba:	e004      	b.n	80059c6 <eMBFuncReadInputRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80059bc:	2303      	movs	r3, #3
 80059be:	75fb      	strb	r3, [r7, #23]
 80059c0:	e001      	b.n	80059c6 <eMBFuncReadInputRegister+0xda>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80059c2:	2303      	movs	r3, #3
 80059c4:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 80059c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3718      	adds	r7, #24
 80059cc:	46bd      	mov	sp, r7
 80059ce:	bd80      	pop	{r7, pc}

080059d0 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b082      	sub	sp, #8
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	1c58      	adds	r0, r3, #1
 80059de:	4b08      	ldr	r3, [pc, #32]	; (8005a00 <eMBFuncReportSlaveID+0x30>)
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	4907      	ldr	r1, [pc, #28]	; (8005a04 <eMBFuncReportSlaveID+0x34>)
 80059e6:	f000 fcf9 	bl	80063dc <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 80059ea:	4b05      	ldr	r3, [pc, #20]	; (8005a00 <eMBFuncReportSlaveID+0x30>)
 80059ec:	881b      	ldrh	r3, [r3, #0]
 80059ee:	3301      	adds	r3, #1
 80059f0:	b29a      	uxth	r2, r3
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}
 8005a00:	200002e0 	.word	0x200002e0
 8005a04:	200002c0 	.word	0x200002c0

08005a08 <prveMBError2Exception>:
    return ( UCHAR ) usWordBuf;
}

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b085      	sub	sp, #20
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	4603      	mov	r3, r0
 8005a10:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8005a12:	79fb      	ldrb	r3, [r7, #7]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d006      	beq.n	8005a26 <prveMBError2Exception+0x1e>
 8005a18:	2b07      	cmp	r3, #7
 8005a1a:	d007      	beq.n	8005a2c <prveMBError2Exception+0x24>
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d108      	bne.n	8005a32 <prveMBError2Exception+0x2a>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8005a20:	2300      	movs	r3, #0
 8005a22:	73fb      	strb	r3, [r7, #15]
            break;
 8005a24:	e008      	b.n	8005a38 <prveMBError2Exception+0x30>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8005a26:	2302      	movs	r3, #2
 8005a28:	73fb      	strb	r3, [r7, #15]
            break;
 8005a2a:	e005      	b.n	8005a38 <prveMBError2Exception+0x30>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8005a2c:	2306      	movs	r3, #6
 8005a2e:	73fb      	strb	r3, [r7, #15]
            break;
 8005a30:	e002      	b.n	8005a38 <prveMBError2Exception+0x30>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8005a32:	2304      	movs	r3, #4
 8005a34:	73fb      	strb	r3, [r7, #15]
            break;
 8005a36:	bf00      	nop
    }

    return eStatus;
 8005a38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bc80      	pop	{r7}
 8005a42:	4770      	bx	lr

08005a44 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, void *dHUART, ULONG ulBaudRate, void *dHTIM )
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b086      	sub	sp, #24
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	60ba      	str	r2, [r7, #8]
 8005a4c:	607b      	str	r3, [r7, #4]
 8005a4e:	4603      	mov	r3, r0
 8005a50:	73fb      	strb	r3, [r7, #15]
 8005a52:	460b      	mov	r3, r1
 8005a54:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005a56:	2300      	movs	r3, #0
 8005a58:	75fb      	strb	r3, [r7, #23]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8005a5a:	7bbb      	ldrb	r3, [r7, #14]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <eMBInit+0x28>
 8005a60:	7bbb      	ldrb	r3, [r7, #14]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d002      	beq.n	8005a6c <eMBInit+0x28>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8005a66:	7bbb      	ldrb	r3, [r7, #14]
 8005a68:	2bf7      	cmp	r3, #247	; 0xf7
 8005a6a:	d902      	bls.n	8005a72 <eMBInit+0x2e>
    {
        eStatus = MB_EINVAL;
 8005a6c:	2302      	movs	r3, #2
 8005a6e:	75fb      	strb	r3, [r7, #23]
 8005a70:	e03b      	b.n	8005aea <eMBInit+0xa6>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8005a72:	4a20      	ldr	r2, [pc, #128]	; (8005af4 <eMBInit+0xb0>)
 8005a74:	7bbb      	ldrb	r3, [r7, #14]
 8005a76:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 8005a78:	7bfb      	ldrb	r3, [r7, #15]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d121      	bne.n	8005ac2 <eMBInit+0x7e>
        {
#if MB_SLAVE_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8005a7e:	4b1e      	ldr	r3, [pc, #120]	; (8005af8 <eMBInit+0xb4>)
 8005a80:	4a1e      	ldr	r2, [pc, #120]	; (8005afc <eMBInit+0xb8>)
 8005a82:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 8005a84:	4b1e      	ldr	r3, [pc, #120]	; (8005b00 <eMBInit+0xbc>)
 8005a86:	4a1f      	ldr	r2, [pc, #124]	; (8005b04 <eMBInit+0xc0>)
 8005a88:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 8005a8a:	4b1f      	ldr	r3, [pc, #124]	; (8005b08 <eMBInit+0xc4>)
 8005a8c:	4a1f      	ldr	r2, [pc, #124]	; (8005b0c <eMBInit+0xc8>)
 8005a8e:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8005a90:	4b1f      	ldr	r3, [pc, #124]	; (8005b10 <eMBInit+0xcc>)
 8005a92:	4a20      	ldr	r2, [pc, #128]	; (8005b14 <eMBInit+0xd0>)
 8005a94:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8005a96:	4b20      	ldr	r3, [pc, #128]	; (8005b18 <eMBInit+0xd4>)
 8005a98:	2200      	movs	r2, #0
 8005a9a:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8005a9c:	4b1f      	ldr	r3, [pc, #124]	; (8005b1c <eMBInit+0xd8>)
 8005a9e:	4a20      	ldr	r2, [pc, #128]	; (8005b20 <eMBInit+0xdc>)
 8005aa0:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8005aa2:	4b20      	ldr	r3, [pc, #128]	; (8005b24 <eMBInit+0xe0>)
 8005aa4:	4a20      	ldr	r2, [pc, #128]	; (8005b28 <eMBInit+0xe4>)
 8005aa6:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8005aa8:	4b20      	ldr	r3, [pc, #128]	; (8005b2c <eMBInit+0xe8>)
 8005aaa:	4a21      	ldr	r2, [pc, #132]	; (8005b30 <eMBInit+0xec>)
 8005aac:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, dHUART, ulBaudRate, dHTIM );
 8005aae:	4b11      	ldr	r3, [pc, #68]	; (8005af4 <eMBInit+0xb0>)
 8005ab0:	7818      	ldrb	r0, [r3, #0]
 8005ab2:	6a3b      	ldr	r3, [r7, #32]
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	68b9      	ldr	r1, [r7, #8]
 8005ab8:	f000 fab6 	bl	8006028 <eMBRTUInit>
 8005abc:	4603      	mov	r3, r0
 8005abe:	75fb      	strb	r3, [r7, #23]
            break;
 8005ac0:	e002      	b.n	8005ac8 <eMBInit+0x84>

            eStatus = eMBASCIIInit( ucMBAddress, dHUART, ulBaudRate, dHTIM );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	75fb      	strb	r3, [r7, #23]
            break;
 8005ac6:	bf00      	nop
        }

        if( eStatus == MB_ENOERR )
 8005ac8:	7dfb      	ldrb	r3, [r7, #23]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10d      	bne.n	8005aea <eMBInit+0xa6>
        {
            if( !xMBPortEventInit(  ) )
 8005ace:	f000 f935 	bl	8005d3c <xMBPortEventInit>
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d102      	bne.n	8005ade <eMBInit+0x9a>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	75fb      	strb	r3, [r7, #23]
 8005adc:	e005      	b.n	8005aea <eMBInit+0xa6>
            }
            else
            {
                eMBCurrentMode = eMode;
 8005ade:	4a15      	ldr	r2, [pc, #84]	; (8005b34 <eMBInit+0xf0>)
 8005ae0:	7bfb      	ldrb	r3, [r7, #15]
 8005ae2:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 8005ae4:	4b14      	ldr	r3, [pc, #80]	; (8005b38 <eMBInit+0xf4>)
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8005aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3718      	adds	r7, #24
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	200002e2 	.word	0x200002e2
 8005af8:	200002e8 	.word	0x200002e8
 8005afc:	08006099 	.word	0x08006099
 8005b00:	200002ec 	.word	0x200002ec
 8005b04:	080060c1 	.word	0x080060c1
 8005b08:	200002e4 	.word	0x200002e4
 8005b0c:	0800614d 	.word	0x0800614d
 8005b10:	200002f0 	.word	0x200002f0
 8005b14:	080060dd 	.word	0x080060dd
 8005b18:	200002f4 	.word	0x200002f4
 8005b1c:	20000778 	.word	0x20000778
 8005b20:	08006215 	.word	0x08006215
 8005b24:	20000770 	.word	0x20000770
 8005b28:	080062c1 	.word	0x080062c1
 8005b2c:	20000774 	.word	0x20000774
 8005b30:	08006339 	.word	0x08006339
 8005b34:	200002e3 	.word	0x200002e3
 8005b38:	20000009 	.word	0x20000009

08005b3c <eMBEnable>:
}


eMBErrorCode
eMBEnable( void )
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	b082      	sub	sp, #8
 8005b40:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 8005b42:	2300      	movs	r3, #0
 8005b44:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 8005b46:	4b09      	ldr	r3, [pc, #36]	; (8005b6c <eMBEnable+0x30>)
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	2b01      	cmp	r3, #1
 8005b4c:	d106      	bne.n	8005b5c <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8005b4e:	4b08      	ldr	r3, [pc, #32]	; (8005b70 <eMBEnable+0x34>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8005b54:	4b05      	ldr	r3, [pc, #20]	; (8005b6c <eMBEnable+0x30>)
 8005b56:	2200      	movs	r2, #0
 8005b58:	701a      	strb	r2, [r3, #0]
 8005b5a:	e001      	b.n	8005b60 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8005b5c:	2306      	movs	r3, #6
 8005b5e:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8005b60:	79fb      	ldrb	r3, [r7, #7]
}
 8005b62:	4618      	mov	r0, r3
 8005b64:	3708      	adds	r7, #8
 8005b66:	46bd      	mov	sp, r7
 8005b68:	bd80      	pop	{r7, pc}
 8005b6a:	bf00      	nop
 8005b6c:	20000009 	.word	0x20000009
 8005b70:	200002e8 	.word	0x200002e8

08005b74 <eMBPoll>:
    }
    return eStatus;
}

eMBErrorCode eMBPoll( void )
{
 8005b74:	b590      	push	{r4, r7, lr}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8005b7e:	4b55      	ldr	r3, [pc, #340]	; (8005cd4 <eMBPoll+0x160>)
 8005b80:	781b      	ldrb	r3, [r3, #0]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d001      	beq.n	8005b8a <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 8005b86:	2306      	movs	r3, #6
 8005b88:	e09f      	b.n	8005cca <eMBPoll+0x156>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8005b8a:	1cbb      	adds	r3, r7, #2
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	f000 f8f7 	bl	8005d80 <xMBPortEventGet>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	f040 8097 	bne.w	8005cc8 <eMBPoll+0x154>
    {
        switch ( eEvent )
 8005b9a:	78bb      	ldrb	r3, [r7, #2]
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	2b07      	cmp	r3, #7
 8005ba0:	f200 8092 	bhi.w	8005cc8 <eMBPoll+0x154>
 8005ba4:	a201      	add	r2, pc, #4	; (adr r2, 8005bac <eMBPoll+0x38>)
 8005ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005baa:	bf00      	nop
 8005bac:	08005cc9 	.word	0x08005cc9
 8005bb0:	08005bcd 	.word	0x08005bcd
 8005bb4:	08005cc9 	.word	0x08005cc9
 8005bb8:	08005bff 	.word	0x08005bff
 8005bbc:	08005cc9 	.word	0x08005cc9
 8005bc0:	08005cc9 	.word	0x08005cc9
 8005bc4:	08005cc9 	.word	0x08005cc9
 8005bc8:	08005cc9 	.word	0x08005cc9
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8005bcc:	4b42      	ldr	r3, [pc, #264]	; (8005cd8 <eMBPoll+0x164>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a42      	ldr	r2, [pc, #264]	; (8005cdc <eMBPoll+0x168>)
 8005bd2:	4943      	ldr	r1, [pc, #268]	; (8005ce0 <eMBPoll+0x16c>)
 8005bd4:	4843      	ldr	r0, [pc, #268]	; (8005ce4 <eMBPoll+0x170>)
 8005bd6:	4798      	blx	r3
 8005bd8:	4603      	mov	r3, r0
 8005bda:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 8005bdc:	78fb      	ldrb	r3, [r7, #3]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d16f      	bne.n	8005cc2 <eMBPoll+0x14e>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8005be2:	4b40      	ldr	r3, [pc, #256]	; (8005ce4 <eMBPoll+0x170>)
 8005be4:	781a      	ldrb	r2, [r3, #0]
 8005be6:	4b40      	ldr	r3, [pc, #256]	; (8005ce8 <eMBPoll+0x174>)
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d003      	beq.n	8005bf6 <eMBPoll+0x82>
 8005bee:	4b3d      	ldr	r3, [pc, #244]	; (8005ce4 <eMBPoll+0x170>)
 8005bf0:	781b      	ldrb	r3, [r3, #0]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d165      	bne.n	8005cc2 <eMBPoll+0x14e>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8005bf6:	2004      	movs	r0, #4
 8005bf8:	f000 f8ac 	bl	8005d54 <xMBPortEventPost>
                }
            }
            break;
 8005bfc:	e061      	b.n	8005cc2 <eMBPoll+0x14e>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8005bfe:	4b38      	ldr	r3, [pc, #224]	; (8005ce0 <eMBPoll+0x16c>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	781a      	ldrb	r2, [r3, #0]
 8005c04:	4b39      	ldr	r3, [pc, #228]	; (8005cec <eMBPoll+0x178>)
 8005c06:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8005c08:	4b39      	ldr	r3, [pc, #228]	; (8005cf0 <eMBPoll+0x17c>)
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005c0e:	2300      	movs	r3, #0
 8005c10:	607b      	str	r3, [r7, #4]
 8005c12:	e01f      	b.n	8005c54 <eMBPoll+0xe0>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8005c14:	4a37      	ldr	r2, [pc, #220]	; (8005cf4 <eMBPoll+0x180>)
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d01d      	beq.n	8005c5c <eMBPoll+0xe8>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8005c20:	4a34      	ldr	r2, [pc, #208]	; (8005cf4 <eMBPoll+0x180>)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8005c28:	4b30      	ldr	r3, [pc, #192]	; (8005cec <eMBPoll+0x178>)
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d10e      	bne.n	8005c4e <eMBPoll+0xda>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8005c30:	4a30      	ldr	r2, [pc, #192]	; (8005cf4 <eMBPoll+0x180>)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	00db      	lsls	r3, r3, #3
 8005c36:	4413      	add	r3, r2
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	4a29      	ldr	r2, [pc, #164]	; (8005ce0 <eMBPoll+0x16c>)
 8005c3c:	6812      	ldr	r2, [r2, #0]
 8005c3e:	4927      	ldr	r1, [pc, #156]	; (8005cdc <eMBPoll+0x168>)
 8005c40:	4610      	mov	r0, r2
 8005c42:	4798      	blx	r3
 8005c44:	4603      	mov	r3, r0
 8005c46:	461a      	mov	r2, r3
 8005c48:	4b29      	ldr	r3, [pc, #164]	; (8005cf0 <eMBPoll+0x17c>)
 8005c4a:	701a      	strb	r2, [r3, #0]
                    break;
 8005c4c:	e007      	b.n	8005c5e <eMBPoll+0xea>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	3301      	adds	r3, #1
 8005c52:	607b      	str	r3, [r7, #4]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2b0f      	cmp	r3, #15
 8005c58:	dddc      	ble.n	8005c14 <eMBPoll+0xa0>
 8005c5a:	e000      	b.n	8005c5e <eMBPoll+0xea>
                    break;
 8005c5c:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8005c5e:	4b21      	ldr	r3, [pc, #132]	; (8005ce4 <eMBPoll+0x170>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d02f      	beq.n	8005cc6 <eMBPoll+0x152>
            {
                if( eException != MB_EX_NONE )
 8005c66:	4b22      	ldr	r3, [pc, #136]	; (8005cf0 <eMBPoll+0x17c>)
 8005c68:	781b      	ldrb	r3, [r3, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d01d      	beq.n	8005caa <eMBPoll+0x136>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 8005c6e:	4b1b      	ldr	r3, [pc, #108]	; (8005cdc <eMBPoll+0x168>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8005c74:	4b1d      	ldr	r3, [pc, #116]	; (8005cec <eMBPoll+0x178>)
 8005c76:	781a      	ldrb	r2, [r3, #0]
 8005c78:	4b19      	ldr	r3, [pc, #100]	; (8005ce0 <eMBPoll+0x16c>)
 8005c7a:	6819      	ldr	r1, [r3, #0]
 8005c7c:	4b17      	ldr	r3, [pc, #92]	; (8005cdc <eMBPoll+0x168>)
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	1c58      	adds	r0, r3, #1
 8005c82:	b284      	uxth	r4, r0
 8005c84:	4815      	ldr	r0, [pc, #84]	; (8005cdc <eMBPoll+0x168>)
 8005c86:	8004      	strh	r4, [r0, #0]
 8005c88:	440b      	add	r3, r1
 8005c8a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005c8e:	b2d2      	uxtb	r2, r2
 8005c90:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 8005c92:	4b13      	ldr	r3, [pc, #76]	; (8005ce0 <eMBPoll+0x16c>)
 8005c94:	681a      	ldr	r2, [r3, #0]
 8005c96:	4b11      	ldr	r3, [pc, #68]	; (8005cdc <eMBPoll+0x168>)
 8005c98:	881b      	ldrh	r3, [r3, #0]
 8005c9a:	1c59      	adds	r1, r3, #1
 8005c9c:	b288      	uxth	r0, r1
 8005c9e:	490f      	ldr	r1, [pc, #60]	; (8005cdc <eMBPoll+0x168>)
 8005ca0:	8008      	strh	r0, [r1, #0]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	4a12      	ldr	r2, [pc, #72]	; (8005cf0 <eMBPoll+0x17c>)
 8005ca6:	7812      	ldrb	r2, [r2, #0]
 8005ca8:	701a      	strb	r2, [r3, #0]
                }
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8005caa:	4b13      	ldr	r3, [pc, #76]	; (8005cf8 <eMBPoll+0x184>)
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a0e      	ldr	r2, [pc, #56]	; (8005ce8 <eMBPoll+0x174>)
 8005cb0:	7810      	ldrb	r0, [r2, #0]
 8005cb2:	4a0b      	ldr	r2, [pc, #44]	; (8005ce0 <eMBPoll+0x16c>)
 8005cb4:	6811      	ldr	r1, [r2, #0]
 8005cb6:	4a09      	ldr	r2, [pc, #36]	; (8005cdc <eMBPoll+0x168>)
 8005cb8:	8812      	ldrh	r2, [r2, #0]
 8005cba:	4798      	blx	r3
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	70fb      	strb	r3, [r7, #3]
            }
            break;
 8005cc0:	e001      	b.n	8005cc6 <eMBPoll+0x152>
            break;
 8005cc2:	bf00      	nop
 8005cc4:	e000      	b.n	8005cc8 <eMBPoll+0x154>
            break;
 8005cc6:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bd90      	pop	{r4, r7, pc}
 8005cd2:	bf00      	nop
 8005cd4:	20000009 	.word	0x20000009
 8005cd8:	200002f0 	.word	0x200002f0
 8005cdc:	20000300 	.word	0x20000300
 8005ce0:	200002fc 	.word	0x200002fc
 8005ce4:	200002f8 	.word	0x200002f8
 8005ce8:	200002e2 	.word	0x200002e2
 8005cec:	20000302 	.word	0x20000302
 8005cf0:	20000303 	.word	0x20000303
 8005cf4:	2000000c 	.word	0x2000000c
 8005cf8:	200002e4 	.word	0x200002e4

08005cfc <__critical_enter>:
#include "main.h"

static uint32_t lock_count = 0;

void __critical_enter(void)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005d00:	b672      	cpsid	i
	__disable_irq();
	lock_count++;
 8005d02:	4b04      	ldr	r3, [pc, #16]	; (8005d14 <__critical_enter+0x18>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3301      	adds	r3, #1
 8005d08:	4a02      	ldr	r2, [pc, #8]	; (8005d14 <__critical_enter+0x18>)
 8005d0a:	6013      	str	r3, [r2, #0]
}
 8005d0c:	bf00      	nop
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bc80      	pop	{r7}
 8005d12:	4770      	bx	lr
 8005d14:	20000304 	.word	0x20000304

08005d18 <__critical_exit>:

void __critical_exit(void)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
	lock_count--;
 8005d1c:	4b06      	ldr	r3, [pc, #24]	; (8005d38 <__critical_exit+0x20>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	3b01      	subs	r3, #1
 8005d22:	4a05      	ldr	r2, [pc, #20]	; (8005d38 <__critical_exit+0x20>)
 8005d24:	6013      	str	r3, [r2, #0]
	if (lock_count == 0)
 8005d26:	4b04      	ldr	r3, [pc, #16]	; (8005d38 <__critical_exit+0x20>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d100      	bne.n	8005d30 <__critical_exit+0x18>
  __ASM volatile ("cpsie i" : : : "memory");
 8005d2e:	b662      	cpsie	i
		__enable_irq();
}
 8005d30:	bf00      	nop
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bc80      	pop	{r7}
 8005d36:	4770      	bx	lr
 8005d38:	20000304 	.word	0x20000304

08005d3c <xMBPortEventInit>:
static eMBEventType eQueuedEvent;
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortEventInit( void )
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 8005d40:	4b03      	ldr	r3, [pc, #12]	; (8005d50 <xMBPortEventInit+0x14>)
 8005d42:	2200      	movs	r2, #0
 8005d44:	701a      	strb	r2, [r3, #0]
    return TRUE;
 8005d46:	2301      	movs	r3, #1
}
 8005d48:	4618      	mov	r0, r3
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	bc80      	pop	{r7}
 8005d4e:	4770      	bx	lr
 8005d50:	20000309 	.word	0x20000309

08005d54 <xMBPortEventPost>:

BOOL xMBPortEventPost( eMBEventType eEvent )
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	4603      	mov	r3, r0
 8005d5c:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 8005d5e:	4b06      	ldr	r3, [pc, #24]	; (8005d78 <xMBPortEventPost+0x24>)
 8005d60:	2201      	movs	r2, #1
 8005d62:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 8005d64:	4a05      	ldr	r2, [pc, #20]	; (8005d7c <xMBPortEventPost+0x28>)
 8005d66:	79fb      	ldrb	r3, [r7, #7]
 8005d68:	7013      	strb	r3, [r2, #0]
    return TRUE;
 8005d6a:	2301      	movs	r3, #1
}
 8005d6c:	4618      	mov	r0, r3
 8005d6e:	370c      	adds	r7, #12
 8005d70:	46bd      	mov	sp, r7
 8005d72:	bc80      	pop	{r7}
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	20000309 	.word	0x20000309
 8005d7c:	20000308 	.word	0x20000308

08005d80 <xMBPortEventGet>:

BOOL xMBPortEventGet( eMBEventType * eEvent )
{
 8005d80:	b480      	push	{r7}
 8005d82:	b085      	sub	sp, #20
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 8005d8c:	4b09      	ldr	r3, [pc, #36]	; (8005db4 <xMBPortEventGet+0x34>)
 8005d8e:	781b      	ldrb	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d008      	beq.n	8005da6 <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 8005d94:	4b08      	ldr	r3, [pc, #32]	; (8005db8 <xMBPortEventGet+0x38>)
 8005d96:	781a      	ldrb	r2, [r3, #0]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 8005d9c:	4b05      	ldr	r3, [pc, #20]	; (8005db4 <xMBPortEventGet+0x34>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 8005da2:	2301      	movs	r3, #1
 8005da4:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 8005da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3714      	adds	r7, #20
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bc80      	pop	{r7}
 8005db0:	4770      	bx	lr
 8005db2:	bf00      	nop
 8005db4:	20000309 	.word	0x20000309
 8005db8:	20000308 	.word	0x20000308

08005dbc <xMBPortSerialInit>:
#define RS485_RTS_HIGH 	HAL_GPIO_WritePin(RS485_RTS_GPIO_Port, RS485_RTS_Pin, GPIO_PIN_SET)


/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortSerialInit( void *dHUART, ULONG ulBaudRate, void *dHTIM )
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	60f8      	str	r0, [r7, #12]
 8005dc4:	60b9      	str	r1, [r7, #8]
 8005dc6:	607a      	str	r2, [r7, #4]
	uart = (UART_HandleTypeDef *)dHUART;
 8005dc8:	4a04      	ldr	r2, [pc, #16]	; (8005ddc <xMBPortSerialInit+0x20>)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6013      	str	r3, [r2, #0]

	return TRUE;
 8005dce:	2301      	movs	r3, #1
}
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	3714      	adds	r7, #20
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	bc80      	pop	{r7}
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	20000784 	.word	0x20000784

08005de0 <vMBPortSerialEnable>:

void vMBPortSerialEnable(BOOL xRxEnable, BOOL xTxEnable)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b082      	sub	sp, #8
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	4603      	mov	r3, r0
 8005de8:	460a      	mov	r2, r1
 8005dea:	71fb      	strb	r3, [r7, #7]
 8005dec:	4613      	mov	r3, r2
 8005dee:	71bb      	strb	r3, [r7, #6]
	if(xRxEnable)
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d00d      	beq.n	8005e12 <vMBPortSerialEnable+0x32>
	{
		RS485_RTS_LOW;
 8005df6:	2200      	movs	r2, #0
 8005df8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005dfc:	4812      	ldr	r0, [pc, #72]	; (8005e48 <vMBPortSerialEnable+0x68>)
 8005dfe:	f7fd fa5b 	bl	80032b8 <HAL_GPIO_WritePin>
		HAL_UART_Receive_IT(uart, &singlechar, 1);
 8005e02:	4b12      	ldr	r3, [pc, #72]	; (8005e4c <vMBPortSerialEnable+0x6c>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	2201      	movs	r2, #1
 8005e08:	4911      	ldr	r1, [pc, #68]	; (8005e50 <vMBPortSerialEnable+0x70>)
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fe fd9b 	bl	8004946 <HAL_UART_Receive_IT>
 8005e10:	e004      	b.n	8005e1c <vMBPortSerialEnable+0x3c>
	}	
	else
	{
		HAL_UART_AbortReceive_IT(uart);
 8005e12:	4b0e      	ldr	r3, [pc, #56]	; (8005e4c <vMBPortSerialEnable+0x6c>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fe fe3a 	bl	8004a90 <HAL_UART_AbortReceive_IT>
	}

	if(xTxEnable)
 8005e1c:	79bb      	ldrb	r3, [r7, #6]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d009      	beq.n	8005e36 <vMBPortSerialEnable+0x56>
	{
		RS485_RTS_HIGH;
 8005e22:	2201      	movs	r2, #1
 8005e24:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005e28:	4807      	ldr	r0, [pc, #28]	; (8005e48 <vMBPortSerialEnable+0x68>)
 8005e2a:	f7fd fa45 	bl	80032b8 <HAL_GPIO_WritePin>
		pxMBFrameCBTransmitterEmpty();
 8005e2e:	4b09      	ldr	r3, [pc, #36]	; (8005e54 <vMBPortSerialEnable+0x74>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	4798      	blx	r3
	}
	else
	{
		HAL_UART_AbortTransmit_IT(uart);
	}
}
 8005e34:	e004      	b.n	8005e40 <vMBPortSerialEnable+0x60>
		HAL_UART_AbortTransmit_IT(uart);
 8005e36:	4b05      	ldr	r3, [pc, #20]	; (8005e4c <vMBPortSerialEnable+0x6c>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f7fe fdd8 	bl	80049f0 <HAL_UART_AbortTransmit_IT>
}
 8005e40:	bf00      	nop
 8005e42:	3708      	adds	r7, #8
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40010800 	.word	0x40010800
 8005e4c:	20000784 	.word	0x20000784
 8005e50:	2000030a 	.word	0x2000030a
 8005e54:	20000770 	.word	0x20000770

08005e58 <xMBPortSerialPutBytes>:
	HAL_UART_Transmit_IT(uart, (uint8_t*)&ucByte, 1);
	return TRUE;
}

BOOL xMBPortSerialPutBytes(volatile UCHAR *ucByte, USHORT usSize)
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
 8005e60:	460b      	mov	r3, r1
 8005e62:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit_IT(uart, (uint8_t *)ucByte, usSize);
 8005e64:	4b05      	ldr	r3, [pc, #20]	; (8005e7c <xMBPortSerialPutBytes+0x24>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	887a      	ldrh	r2, [r7, #2]
 8005e6a:	6879      	ldr	r1, [r7, #4]
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f7fe fd26 	bl	80048be <HAL_UART_Transmit_IT>
	return TRUE;
 8005e72:	2301      	movs	r3, #1
}
 8005e74:	4618      	mov	r0, r3
 8005e76:	3708      	adds	r7, #8
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	bd80      	pop	{r7, pc}
 8005e7c:	20000784 	.word	0x20000784

08005e80 <xMBPortSerialGetByte>:

BOOL xMBPortSerialGetByte(CHAR * pucByte)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b083      	sub	sp, #12
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
	*pucByte = (uint8_t)(singlechar);
 8005e88:	4b04      	ldr	r3, [pc, #16]	; (8005e9c <xMBPortSerialGetByte+0x1c>)
 8005e8a:	781a      	ldrb	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	701a      	strb	r2, [r3, #0]
	return TRUE;
 8005e90:	2301      	movs	r3, #1
}
 8005e92:	4618      	mov	r0, r3
 8005e94:	370c      	adds	r7, #12
 8005e96:	46bd      	mov	sp, r7
 8005e98:	bc80      	pop	{r7}
 8005e9a:	4770      	bx	lr
 8005e9c:	2000030a 	.word	0x2000030a

08005ea0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b082      	sub	sp, #8
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == uart->Instance)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	4b09      	ldr	r3, [pc, #36]	; (8005ed4 <HAL_UART_RxCpltCallback+0x34>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d109      	bne.n	8005eca <HAL_UART_RxCpltCallback+0x2a>
	{
		pxMBFrameCBByteReceived();
 8005eb6:	4b08      	ldr	r3, [pc, #32]	; (8005ed8 <HAL_UART_RxCpltCallback+0x38>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4798      	blx	r3
		HAL_UART_Receive_IT(uart, &singlechar, 1);
 8005ebc:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <HAL_UART_RxCpltCallback+0x34>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	4906      	ldr	r1, [pc, #24]	; (8005edc <HAL_UART_RxCpltCallback+0x3c>)
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	f7fe fd3e 	bl	8004946 <HAL_UART_Receive_IT>
	}
}
 8005eca:	bf00      	nop
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	20000784 	.word	0x20000784
 8005ed8:	20000778 	.word	0x20000778
 8005edc:	2000030a 	.word	0x2000030a

08005ee0 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
	if(huart->Instance == uart->Instance)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	4b05      	ldr	r3, [pc, #20]	; (8005f04 <HAL_UART_TxCpltCallback+0x24>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d102      	bne.n	8005efc <HAL_UART_TxCpltCallback+0x1c>
	{
		pxMBFrameCBTransmitterEmpty();
 8005ef6:	4b04      	ldr	r3, [pc, #16]	; (8005f08 <HAL_UART_TxCpltCallback+0x28>)
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4798      	blx	r3
	}
}
 8005efc:	bf00      	nop
 8005efe:	3708      	adds	r7, #8
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	20000784 	.word	0x20000784
 8005f08:	20000770 	.word	0x20000770

08005f0c <xMBPortTimersInit>:
static uint16_t timeout = 0;
volatile uint16_t counter = 0;

/* ----------------------- Start implementation -----------------------------*/
BOOL xMBPortTimersInit( USHORT usTim1Timerout50us, void *dHTIM )
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b083      	sub	sp, #12
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	4603      	mov	r3, r0
 8005f14:	6039      	str	r1, [r7, #0]
 8005f16:	80fb      	strh	r3, [r7, #6]
	tim = (TIM_HandleTypeDef *)dHTIM;
 8005f18:	4a05      	ldr	r2, [pc, #20]	; (8005f30 <xMBPortTimersInit+0x24>)
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	6013      	str	r3, [r2, #0]
	timeout = usTim1Timerout50us;
 8005f1e:	4a05      	ldr	r2, [pc, #20]	; (8005f34 <xMBPortTimersInit+0x28>)
 8005f20:	88fb      	ldrh	r3, [r7, #6]
 8005f22:	8013      	strh	r3, [r2, #0]
	return TRUE;
 8005f24:	2301      	movs	r3, #1
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	370c      	adds	r7, #12
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bc80      	pop	{r7}
 8005f2e:	4770      	bx	lr
 8005f30:	20000788 	.word	0x20000788
 8005f34:	2000030c 	.word	0x2000030c

08005f38 <vMBPortTimersEnable>:

inline void vMBPortTimersEnable(  )
{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	af00      	add	r7, sp, #0
	counter=0;
 8005f3c:	4b04      	ldr	r3, [pc, #16]	; (8005f50 <vMBPortTimersEnable+0x18>)
 8005f3e:	2200      	movs	r2, #0
 8005f40:	801a      	strh	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(tim);
 8005f42:	4b04      	ldr	r3, [pc, #16]	; (8005f54 <vMBPortTimersEnable+0x1c>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fe f8a0 	bl	800408c <HAL_TIM_Base_Start_IT>
}
 8005f4c:	bf00      	nop
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	2000030e 	.word	0x2000030e
 8005f54:	20000788 	.word	0x20000788

08005f58 <vMBPortTimersDisable>:

inline void vMBPortTimersDisable(  )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Stop_IT(tim);
 8005f5c:	4b03      	ldr	r3, [pc, #12]	; (8005f6c <vMBPortTimersDisable+0x14>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4618      	mov	r0, r3
 8005f62:	f7fe f8e5 	bl	8004130 <HAL_TIM_Base_Stop_IT>
}
 8005f66:	bf00      	nop
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	20000788 	.word	0x20000788

08005f70 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b082      	sub	sp, #8
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
	if(htim->Instance == tim->Instance)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	4b0b      	ldr	r3, [pc, #44]	; (8005fac <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	429a      	cmp	r2, r3
 8005f84:	d10e      	bne.n	8005fa4 <HAL_TIM_PeriodElapsedCallback+0x34>
	{
		if((++counter) >= timeout)
 8005f86:	4b0a      	ldr	r3, [pc, #40]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8005f88:	881b      	ldrh	r3, [r3, #0]
 8005f8a:	b29b      	uxth	r3, r3
 8005f8c:	3301      	adds	r3, #1
 8005f8e:	b29b      	uxth	r3, r3
 8005f90:	4a07      	ldr	r2, [pc, #28]	; (8005fb0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8005f92:	4619      	mov	r1, r3
 8005f94:	8011      	strh	r1, [r2, #0]
 8005f96:	4a07      	ldr	r2, [pc, #28]	; (8005fb4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8005f98:	8812      	ldrh	r2, [r2, #0]
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d302      	bcc.n	8005fa4 <HAL_TIM_PeriodElapsedCallback+0x34>
			pxMBPortCBTimerExpired();
 8005f9e:	4b06      	ldr	r3, [pc, #24]	; (8005fb8 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	4798      	blx	r3
	}
}
 8005fa4:	bf00      	nop
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	20000788 	.word	0x20000788
 8005fb0:	2000030e 	.word	0x2000030e
 8005fb4:	2000030c 	.word	0x2000030c
 8005fb8:	20000774 	.word	0x20000774

08005fbc <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	460b      	mov	r3, r1
 8005fc6:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 8005fc8:	23ff      	movs	r3, #255	; 0xff
 8005fca:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 8005fcc:	23ff      	movs	r3, #255	; 0xff
 8005fce:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 8005fd0:	e013      	b.n	8005ffa <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	1c5a      	adds	r2, r3, #1
 8005fd6:	607a      	str	r2, [r7, #4]
 8005fd8:	781a      	ldrb	r2, [r3, #0]
 8005fda:	7bbb      	ldrb	r3, [r7, #14]
 8005fdc:	4053      	eors	r3, r2
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 8005fe2:	4a0f      	ldr	r2, [pc, #60]	; (8006020 <usMBCRC16+0x64>)
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	4413      	add	r3, r2
 8005fe8:	781a      	ldrb	r2, [r3, #0]
 8005fea:	7bfb      	ldrb	r3, [r7, #15]
 8005fec:	4053      	eors	r3, r2
 8005fee:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 8005ff0:	4a0c      	ldr	r2, [pc, #48]	; (8006024 <usMBCRC16+0x68>)
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	781b      	ldrb	r3, [r3, #0]
 8005ff8:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 8005ffa:	887b      	ldrh	r3, [r7, #2]
 8005ffc:	1e5a      	subs	r2, r3, #1
 8005ffe:	807a      	strh	r2, [r7, #2]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e6      	bne.n	8005fd2 <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 8006004:	7bfb      	ldrb	r3, [r7, #15]
 8006006:	021b      	lsls	r3, r3, #8
 8006008:	b21a      	sxth	r2, r3
 800600a:	7bbb      	ldrb	r3, [r7, #14]
 800600c:	b21b      	sxth	r3, r3
 800600e:	4313      	orrs	r3, r2
 8006010:	b21b      	sxth	r3, r3
 8006012:	b29b      	uxth	r3, r3
}
 8006014:	4618      	mov	r0, r3
 8006016:	3714      	adds	r7, #20
 8006018:	46bd      	mov	sp, r7
 800601a:	bc80      	pop	{r7}
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	0800ac44 	.word	0x0800ac44
 8006024:	0800ad44 	.word	0x0800ad44

08006028 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, void *dHUART, ULONG ulBaudRate, void *dHTIM )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	60b9      	str	r1, [r7, #8]
 8006030:	607a      	str	r2, [r7, #4]
 8006032:	603b      	str	r3, [r7, #0]
 8006034:	4603      	mov	r3, r0
 8006036:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eStatus = MB_ENOERR;
 8006038:	2300      	movs	r3, #0
 800603a:	75fb      	strb	r3, [r7, #23]
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 800603c:	f7ff fe5e 	bl	8005cfc <__critical_enter>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( dHUART, ulBaudRate, dHTIM ) != TRUE )
 8006040:	683a      	ldr	r2, [r7, #0]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	68b8      	ldr	r0, [r7, #8]
 8006046:	f7ff feb9 	bl	8005dbc <xMBPortSerialInit>
 800604a:	4603      	mov	r3, r0
 800604c:	2b01      	cmp	r3, #1
 800604e:	d002      	beq.n	8006056 <eMBRTUInit+0x2e>
    {
        eStatus = MB_EPORTERR;
 8006050:	2303      	movs	r3, #3
 8006052:	75fb      	strb	r3, [r7, #23]
 8006054:	e017      	b.n	8006086 <eMBRTUInit+0x5e>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 800605c:	d902      	bls.n	8006064 <eMBRTUInit+0x3c>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 800605e:	2323      	movs	r3, #35	; 0x23
 8006060:	613b      	str	r3, [r7, #16]
 8006062:	e005      	b.n	8006070 <eMBRTUInit+0x48>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	005b      	lsls	r3, r3, #1
 8006068:	4a0a      	ldr	r2, [pc, #40]	; (8006094 <eMBRTUInit+0x6c>)
 800606a:	fbb2 f3f3 	udiv	r3, r2, r3
 800606e:	613b      	str	r3, [r7, #16]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us, dHTIM ) != TRUE )
 8006070:	693b      	ldr	r3, [r7, #16]
 8006072:	b29b      	uxth	r3, r3
 8006074:	6839      	ldr	r1, [r7, #0]
 8006076:	4618      	mov	r0, r3
 8006078:	f7ff ff48 	bl	8005f0c <xMBPortTimersInit>
 800607c:	4603      	mov	r3, r0
 800607e:	2b01      	cmp	r3, #1
 8006080:	d001      	beq.n	8006086 <eMBRTUInit+0x5e>
        {
            eStatus = MB_EPORTERR;
 8006082:	2303      	movs	r3, #3
 8006084:	75fb      	strb	r3, [r7, #23]
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8006086:	f7ff fe47 	bl	8005d18 <__critical_exit>

    return eStatus;
 800608a:	7dfb      	ldrb	r3, [r7, #23]
}
 800608c:	4618      	mov	r0, r3
 800608e:	3718      	adds	r7, #24
 8006090:	46bd      	mov	sp, r7
 8006092:	bd80      	pop	{r7, pc}
 8006094:	00177fa0 	.word	0x00177fa0

08006098 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 800609c:	f7ff fe2e 	bl	8005cfc <__critical_enter>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 80060a0:	4b06      	ldr	r3, [pc, #24]	; (80060bc <eMBRTUStart+0x24>)
 80060a2:	2200      	movs	r2, #0
 80060a4:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 80060a6:	2100      	movs	r1, #0
 80060a8:	2001      	movs	r0, #1
 80060aa:	f7ff fe99 	bl	8005de0 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 80060ae:	f7ff ff43 	bl	8005f38 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 80060b2:	f7ff fe31 	bl	8005d18 <__critical_exit>
}
 80060b6:	bf00      	nop
 80060b8:	bd80      	pop	{r7, pc}
 80060ba:	bf00      	nop
 80060bc:	20000311 	.word	0x20000311

080060c0 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 80060c4:	f7ff fe1a 	bl	8005cfc <__critical_enter>
    vMBPortSerialEnable( FALSE, FALSE );
 80060c8:	2100      	movs	r1, #0
 80060ca:	2000      	movs	r0, #0
 80060cc:	f7ff fe88 	bl	8005de0 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 80060d0:	f7ff ff42 	bl	8005f58 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 80060d4:	f7ff fe20 	bl	8005d18 <__critical_exit>
}
 80060d8:	bf00      	nop
 80060da:	bd80      	pop	{r7, pc}

080060dc <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b086      	sub	sp, #24
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	60b9      	str	r1, [r7, #8]
 80060e6:	607a      	str	r2, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 80060e8:	2300      	movs	r3, #0
 80060ea:	75fb      	strb	r3, [r7, #23]

    ENTER_CRITICAL_SECTION(  );
 80060ec:	f7ff fe06 	bl	8005cfc <__critical_enter>
    assert_param( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 80060f0:	4b13      	ldr	r3, [pc, #76]	; (8006140 <eMBRTUReceive+0x64>)
 80060f2:	881b      	ldrh	r3, [r3, #0]
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	2b03      	cmp	r3, #3
 80060f8:	d919      	bls.n	800612e <eMBRTUReceive+0x52>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 80060fa:	4b11      	ldr	r3, [pc, #68]	; (8006140 <eMBRTUReceive+0x64>)
 80060fc:	881b      	ldrh	r3, [r3, #0]
 80060fe:	b29b      	uxth	r3, r3
 8006100:	4619      	mov	r1, r3
 8006102:	4810      	ldr	r0, [pc, #64]	; (8006144 <eMBRTUReceive+0x68>)
 8006104:	f7ff ff5a 	bl	8005fbc <usMBCRC16>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d10f      	bne.n	800612e <eMBRTUReceive+0x52>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 800610e:	4b0d      	ldr	r3, [pc, #52]	; (8006144 <eMBRTUReceive+0x68>)
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	b2da      	uxtb	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 8006118:	4b09      	ldr	r3, [pc, #36]	; (8006140 <eMBRTUReceive+0x64>)
 800611a:	881b      	ldrh	r3, [r3, #0]
 800611c:	b29b      	uxth	r3, r3
 800611e:	3b03      	subs	r3, #3
 8006120:	b29a      	uxth	r2, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 8006126:	68bb      	ldr	r3, [r7, #8]
 8006128:	4a07      	ldr	r2, [pc, #28]	; (8006148 <eMBRTUReceive+0x6c>)
 800612a:	601a      	str	r2, [r3, #0]
 800612c:	e001      	b.n	8006132 <eMBRTUReceive+0x56>
    }
    else
    {
        eStatus = MB_EIO;
 800612e:	2305      	movs	r3, #5
 8006130:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 8006132:	f7ff fdf1 	bl	8005d18 <__critical_exit>
    return eStatus;
 8006136:	7dfb      	ldrb	r3, [r7, #23]
}
 8006138:	4618      	mov	r0, r3
 800613a:	3718      	adds	r7, #24
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}
 8006140:	2000031a 	.word	0x2000031a
 8006144:	2000078c 	.word	0x2000078c
 8006148:	2000078d 	.word	0x2000078d

0800614c <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 800614c:	b580      	push	{r7, lr}
 800614e:	b084      	sub	sp, #16
 8006150:	af00      	add	r7, sp, #0
 8006152:	4603      	mov	r3, r0
 8006154:	6039      	str	r1, [r7, #0]
 8006156:	71fb      	strb	r3, [r7, #7]
 8006158:	4613      	mov	r3, r2
 800615a:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 800615c:	2300      	movs	r3, #0
 800615e:	73fb      	strb	r3, [r7, #15]
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8006160:	f7ff fdcc 	bl	8005cfc <__critical_enter>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8006164:	4b26      	ldr	r3, [pc, #152]	; (8006200 <eMBRTUSend+0xb4>)
 8006166:	781b      	ldrb	r3, [r3, #0]
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b01      	cmp	r3, #1
 800616c:	d13f      	bne.n	80061ee <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	3b01      	subs	r3, #1
 8006172:	4a24      	ldr	r2, [pc, #144]	; (8006204 <eMBRTUSend+0xb8>)
 8006174:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 8006176:	4b24      	ldr	r3, [pc, #144]	; (8006208 <eMBRTUSend+0xbc>)
 8006178:	2201      	movs	r2, #1
 800617a:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 800617c:	4b21      	ldr	r3, [pc, #132]	; (8006204 <eMBRTUSend+0xb8>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	79fa      	ldrb	r2, [r7, #7]
 8006182:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 8006184:	4b20      	ldr	r3, [pc, #128]	; (8006208 <eMBRTUSend+0xbc>)
 8006186:	881b      	ldrh	r3, [r3, #0]
 8006188:	b29a      	uxth	r2, r3
 800618a:	88bb      	ldrh	r3, [r7, #4]
 800618c:	4413      	add	r3, r2
 800618e:	b29a      	uxth	r2, r3
 8006190:	4b1d      	ldr	r3, [pc, #116]	; (8006208 <eMBRTUSend+0xbc>)
 8006192:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 8006194:	4b1b      	ldr	r3, [pc, #108]	; (8006204 <eMBRTUSend+0xb8>)
 8006196:	681a      	ldr	r2, [r3, #0]
 8006198:	4b1b      	ldr	r3, [pc, #108]	; (8006208 <eMBRTUSend+0xbc>)
 800619a:	881b      	ldrh	r3, [r3, #0]
 800619c:	b29b      	uxth	r3, r3
 800619e:	4619      	mov	r1, r3
 80061a0:	4610      	mov	r0, r2
 80061a2:	f7ff ff0b 	bl	8005fbc <usMBCRC16>
 80061a6:	4603      	mov	r3, r0
 80061a8:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 80061aa:	4b17      	ldr	r3, [pc, #92]	; (8006208 <eMBRTUSend+0xbc>)
 80061ac:	881b      	ldrh	r3, [r3, #0]
 80061ae:	b29b      	uxth	r3, r3
 80061b0:	1c5a      	adds	r2, r3, #1
 80061b2:	b291      	uxth	r1, r2
 80061b4:	4a14      	ldr	r2, [pc, #80]	; (8006208 <eMBRTUSend+0xbc>)
 80061b6:	8011      	strh	r1, [r2, #0]
 80061b8:	461a      	mov	r2, r3
 80061ba:	89bb      	ldrh	r3, [r7, #12]
 80061bc:	b2d9      	uxtb	r1, r3
 80061be:	4b13      	ldr	r3, [pc, #76]	; (800620c <eMBRTUSend+0xc0>)
 80061c0:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 80061c2:	89bb      	ldrh	r3, [r7, #12]
 80061c4:	0a1b      	lsrs	r3, r3, #8
 80061c6:	b299      	uxth	r1, r3
 80061c8:	4b0f      	ldr	r3, [pc, #60]	; (8006208 <eMBRTUSend+0xbc>)
 80061ca:	881b      	ldrh	r3, [r3, #0]
 80061cc:	b29b      	uxth	r3, r3
 80061ce:	1c5a      	adds	r2, r3, #1
 80061d0:	b290      	uxth	r0, r2
 80061d2:	4a0d      	ldr	r2, [pc, #52]	; (8006208 <eMBRTUSend+0xbc>)
 80061d4:	8010      	strh	r0, [r2, #0]
 80061d6:	461a      	mov	r2, r3
 80061d8:	b2c9      	uxtb	r1, r1
 80061da:	4b0c      	ldr	r3, [pc, #48]	; (800620c <eMBRTUSend+0xc0>)
 80061dc:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 80061de:	4b0c      	ldr	r3, [pc, #48]	; (8006210 <eMBRTUSend+0xc4>)
 80061e0:	2201      	movs	r2, #1
 80061e2:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 80061e4:	2101      	movs	r1, #1
 80061e6:	2000      	movs	r0, #0
 80061e8:	f7ff fdfa 	bl	8005de0 <vMBPortSerialEnable>
 80061ec:	e001      	b.n	80061f2 <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 80061ee:	2305      	movs	r3, #5
 80061f0:	73fb      	strb	r3, [r7, #15]
    }
    EXIT_CRITICAL_SECTION(  );
 80061f2:	f7ff fd91 	bl	8005d18 <__critical_exit>
    return eStatus;
 80061f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	3710      	adds	r7, #16
 80061fc:	46bd      	mov	sp, r7
 80061fe:	bd80      	pop	{r7, pc}
 8006200:	20000311 	.word	0x20000311
 8006204:	20000314 	.word	0x20000314
 8006208:	20000318 	.word	0x20000318
 800620c:	2000078c 	.word	0x2000078c
 8006210:	20000310 	.word	0x20000310

08006214 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800621a:	2300      	movs	r3, #0
 800621c:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert_param( eSndState == STATE_TX_IDLE );

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 800621e:	1dbb      	adds	r3, r7, #6
 8006220:	4618      	mov	r0, r3
 8006222:	f7ff fe2d 	bl	8005e80 <xMBPortSerialGetByte>

    switch ( eRcvState )
 8006226:	4b23      	ldr	r3, [pc, #140]	; (80062b4 <xMBRTUReceiveFSM+0xa0>)
 8006228:	781b      	ldrb	r3, [r3, #0]
 800622a:	b2db      	uxtb	r3, r3
 800622c:	2b03      	cmp	r3, #3
 800622e:	d83c      	bhi.n	80062aa <xMBRTUReceiveFSM+0x96>
 8006230:	a201      	add	r2, pc, #4	; (adr r2, 8006238 <xMBRTUReceiveFSM+0x24>)
 8006232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006236:	bf00      	nop
 8006238:	08006249 	.word	0x08006249
 800623c:	08006255 	.word	0x08006255
 8006240:	0800627d 	.word	0x0800627d
 8006244:	0800624f 	.word	0x0800624f
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable( );
 8006248:	f7ff fe76 	bl	8005f38 <vMBPortTimersEnable>
        break;
 800624c:	e02d      	b.n	80062aa <xMBRTUReceiveFSM+0x96>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable( );
 800624e:	f7ff fe73 	bl	8005f38 <vMBPortTimersEnable>
        break;
 8006252:	e02a      	b.n	80062aa <xMBRTUReceiveFSM+0x96>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 8006254:	4b18      	ldr	r3, [pc, #96]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 8006256:	2200      	movs	r2, #0
 8006258:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 800625a:	4b17      	ldr	r3, [pc, #92]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 800625c:	881b      	ldrh	r3, [r3, #0]
 800625e:	b29b      	uxth	r3, r3
 8006260:	1c5a      	adds	r2, r3, #1
 8006262:	b291      	uxth	r1, r2
 8006264:	4a14      	ldr	r2, [pc, #80]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 8006266:	8011      	strh	r1, [r2, #0]
 8006268:	461a      	mov	r2, r3
 800626a:	79b9      	ldrb	r1, [r7, #6]
 800626c:	4b13      	ldr	r3, [pc, #76]	; (80062bc <xMBRTUReceiveFSM+0xa8>)
 800626e:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 8006270:	4b10      	ldr	r3, [pc, #64]	; (80062b4 <xMBRTUReceiveFSM+0xa0>)
 8006272:	2202      	movs	r2, #2
 8006274:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable( );
 8006276:	f7ff fe5f 	bl	8005f38 <vMBPortTimersEnable>
        break;
 800627a:	e016      	b.n	80062aa <xMBRTUReceiveFSM+0x96>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 800627c:	4b0e      	ldr	r3, [pc, #56]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 800627e:	881b      	ldrh	r3, [r3, #0]
 8006280:	b29b      	uxth	r3, r3
 8006282:	2bff      	cmp	r3, #255	; 0xff
 8006284:	d80b      	bhi.n	800629e <xMBRTUReceiveFSM+0x8a>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 8006286:	4b0c      	ldr	r3, [pc, #48]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	b29b      	uxth	r3, r3
 800628c:	1c5a      	adds	r2, r3, #1
 800628e:	b291      	uxth	r1, r2
 8006290:	4a09      	ldr	r2, [pc, #36]	; (80062b8 <xMBRTUReceiveFSM+0xa4>)
 8006292:	8011      	strh	r1, [r2, #0]
 8006294:	461a      	mov	r2, r3
 8006296:	79b9      	ldrb	r1, [r7, #6]
 8006298:	4b08      	ldr	r3, [pc, #32]	; (80062bc <xMBRTUReceiveFSM+0xa8>)
 800629a:	5499      	strb	r1, [r3, r2]
 800629c:	e002      	b.n	80062a4 <xMBRTUReceiveFSM+0x90>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 800629e:	4b05      	ldr	r3, [pc, #20]	; (80062b4 <xMBRTUReceiveFSM+0xa0>)
 80062a0:	2203      	movs	r2, #3
 80062a2:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable();
 80062a4:	f7ff fe48 	bl	8005f38 <vMBPortTimersEnable>
        break;
 80062a8:	bf00      	nop
    }
    return xTaskNeedSwitch;
 80062aa:	79fb      	ldrb	r3, [r7, #7]
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	3708      	adds	r7, #8
 80062b0:	46bd      	mov	sp, r7
 80062b2:	bd80      	pop	{r7, pc}
 80062b4:	20000311 	.word	0x20000311
 80062b8:	2000031a 	.word	0x2000031a
 80062bc:	2000078c 	.word	0x2000078c

080062c0 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 80062c0:	b580      	push	{r7, lr}
 80062c2:	b082      	sub	sp, #8
 80062c4:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80062c6:	2300      	movs	r3, #0
 80062c8:	71fb      	strb	r3, [r7, #7]

    assert_param( eRcvState == STATE_RX_IDLE );

    switch ( eSndState )
 80062ca:	4b18      	ldr	r3, [pc, #96]	; (800632c <xMBRTUTransmitFSM+0x6c>)
 80062cc:	781b      	ldrb	r3, [r3, #0]
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d002      	beq.n	80062da <xMBRTUTransmitFSM+0x1a>
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	d005      	beq.n	80062e4 <xMBRTUTransmitFSM+0x24>
 80062d8:	e023      	b.n	8006322 <xMBRTUTransmitFSM+0x62>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 80062da:	2100      	movs	r1, #0
 80062dc:	2001      	movs	r0, #1
 80062de:	f7ff fd7f 	bl	8005de0 <vMBPortSerialEnable>
        break;
 80062e2:	e01e      	b.n	8006322 <xMBRTUTransmitFSM+0x62>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 80062e4:	4b12      	ldr	r3, [pc, #72]	; (8006330 <xMBRTUTransmitFSM+0x70>)
 80062e6:	881b      	ldrh	r3, [r3, #0]
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d00c      	beq.n	8006308 <xMBRTUTransmitFSM+0x48>
        {
#if SEND_ALL_BYTES_IN_ONE_CALL > 0
			xMBPortSerialPutBytes(pucSndBufferCur, usSndBufferCount);
 80062ee:	4b11      	ldr	r3, [pc, #68]	; (8006334 <xMBRTUTransmitFSM+0x74>)
 80062f0:	681a      	ldr	r2, [r3, #0]
 80062f2:	4b0f      	ldr	r3, [pc, #60]	; (8006330 <xMBRTUTransmitFSM+0x70>)
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	4619      	mov	r1, r3
 80062fa:	4610      	mov	r0, r2
 80062fc:	f7ff fdac 	bl	8005e58 <xMBPortSerialPutBytes>
			usSndBufferCount = 0;
 8006300:	4b0b      	ldr	r3, [pc, #44]	; (8006330 <xMBRTUTransmitFSM+0x70>)
 8006302:	2200      	movs	r2, #0
 8006304:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 8006306:	e00b      	b.n	8006320 <xMBRTUTransmitFSM+0x60>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8006308:	2008      	movs	r0, #8
 800630a:	f7ff fd23 	bl	8005d54 <xMBPortEventPost>
 800630e:	4603      	mov	r3, r0
 8006310:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8006312:	2100      	movs	r1, #0
 8006314:	2001      	movs	r0, #1
 8006316:	f7ff fd63 	bl	8005de0 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 800631a:	4b04      	ldr	r3, [pc, #16]	; (800632c <xMBRTUTransmitFSM+0x6c>)
 800631c:	2200      	movs	r2, #0
 800631e:	701a      	strb	r2, [r3, #0]
        break;
 8006320:	bf00      	nop
    }

    return xNeedPoll;
 8006322:	79fb      	ldrb	r3, [r7, #7]
}
 8006324:	4618      	mov	r0, r3
 8006326:	3708      	adds	r7, #8
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	20000310 	.word	0x20000310
 8006330:	20000318 	.word	0x20000318
 8006334:	20000314 	.word	0x20000314

08006338 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 800633e:	2300      	movs	r3, #0
 8006340:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 8006342:	4b10      	ldr	r3, [pc, #64]	; (8006384 <xMBRTUTimerT35Expired+0x4c>)
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	b2db      	uxtb	r3, r3
 8006348:	2b02      	cmp	r3, #2
 800634a:	d00a      	beq.n	8006362 <xMBRTUTimerT35Expired+0x2a>
 800634c:	2b03      	cmp	r3, #3
 800634e:	d00e      	beq.n	800636e <xMBRTUTimerT35Expired+0x36>
 8006350:	2b00      	cmp	r3, #0
 8006352:	d000      	beq.n	8006356 <xMBRTUTimerT35Expired+0x1e>

        /* Function called in an illegal state. */
    default:
        assert_param( ( eRcvState == STATE_RX_INIT ) ||
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
         break;
 8006354:	e00c      	b.n	8006370 <xMBRTUTimerT35Expired+0x38>
        xNeedPoll = xMBPortEventPost( EV_READY );
 8006356:	2001      	movs	r0, #1
 8006358:	f7ff fcfc 	bl	8005d54 <xMBPortEventPost>
 800635c:	4603      	mov	r3, r0
 800635e:	71fb      	strb	r3, [r7, #7]
        break;
 8006360:	e006      	b.n	8006370 <xMBRTUTimerT35Expired+0x38>
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 8006362:	2002      	movs	r0, #2
 8006364:	f7ff fcf6 	bl	8005d54 <xMBPortEventPost>
 8006368:	4603      	mov	r3, r0
 800636a:	71fb      	strb	r3, [r7, #7]
        break;
 800636c:	e000      	b.n	8006370 <xMBRTUTimerT35Expired+0x38>
        break;
 800636e:	bf00      	nop
    }

    vMBPortTimersDisable(  );
 8006370:	f7ff fdf2 	bl	8005f58 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 8006374:	4b03      	ldr	r3, [pc, #12]	; (8006384 <xMBRTUTimerT35Expired+0x4c>)
 8006376:	2201      	movs	r2, #1
 8006378:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 800637a:	79fb      	ldrb	r3, [r7, #7]
}
 800637c:	4618      	mov	r0, r3
 800637e:	3708      	adds	r7, #8
 8006380:	46bd      	mov	sp, r7
 8006382:	bd80      	pop	{r7, pc}
 8006384:	20000311 	.word	0x20000311

08006388 <__errno>:
 8006388:	4b01      	ldr	r3, [pc, #4]	; (8006390 <__errno+0x8>)
 800638a:	6818      	ldr	r0, [r3, #0]
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	2000008c 	.word	0x2000008c

08006394 <__libc_init_array>:
 8006394:	b570      	push	{r4, r5, r6, lr}
 8006396:	2500      	movs	r5, #0
 8006398:	4e0c      	ldr	r6, [pc, #48]	; (80063cc <__libc_init_array+0x38>)
 800639a:	4c0d      	ldr	r4, [pc, #52]	; (80063d0 <__libc_init_array+0x3c>)
 800639c:	1ba4      	subs	r4, r4, r6
 800639e:	10a4      	asrs	r4, r4, #2
 80063a0:	42a5      	cmp	r5, r4
 80063a2:	d109      	bne.n	80063b8 <__libc_init_array+0x24>
 80063a4:	f003 fd5e 	bl	8009e64 <_init>
 80063a8:	2500      	movs	r5, #0
 80063aa:	4e0a      	ldr	r6, [pc, #40]	; (80063d4 <__libc_init_array+0x40>)
 80063ac:	4c0a      	ldr	r4, [pc, #40]	; (80063d8 <__libc_init_array+0x44>)
 80063ae:	1ba4      	subs	r4, r4, r6
 80063b0:	10a4      	asrs	r4, r4, #2
 80063b2:	42a5      	cmp	r5, r4
 80063b4:	d105      	bne.n	80063c2 <__libc_init_array+0x2e>
 80063b6:	bd70      	pop	{r4, r5, r6, pc}
 80063b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063bc:	4798      	blx	r3
 80063be:	3501      	adds	r5, #1
 80063c0:	e7ee      	b.n	80063a0 <__libc_init_array+0xc>
 80063c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80063c6:	4798      	blx	r3
 80063c8:	3501      	adds	r5, #1
 80063ca:	e7f2      	b.n	80063b2 <__libc_init_array+0x1e>
 80063cc:	0800b0f8 	.word	0x0800b0f8
 80063d0:	0800b0f8 	.word	0x0800b0f8
 80063d4:	0800b0f8 	.word	0x0800b0f8
 80063d8:	0800b0fc 	.word	0x0800b0fc

080063dc <memcpy>:
 80063dc:	b510      	push	{r4, lr}
 80063de:	1e43      	subs	r3, r0, #1
 80063e0:	440a      	add	r2, r1
 80063e2:	4291      	cmp	r1, r2
 80063e4:	d100      	bne.n	80063e8 <memcpy+0xc>
 80063e6:	bd10      	pop	{r4, pc}
 80063e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80063ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80063f0:	e7f7      	b.n	80063e2 <memcpy+0x6>

080063f2 <memset>:
 80063f2:	4603      	mov	r3, r0
 80063f4:	4402      	add	r2, r0
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d100      	bne.n	80063fc <memset+0xa>
 80063fa:	4770      	bx	lr
 80063fc:	f803 1b01 	strb.w	r1, [r3], #1
 8006400:	e7f9      	b.n	80063f6 <memset+0x4>

08006402 <__cvt>:
 8006402:	2b00      	cmp	r3, #0
 8006404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006408:	461e      	mov	r6, r3
 800640a:	bfbb      	ittet	lt
 800640c:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006410:	461e      	movlt	r6, r3
 8006412:	2300      	movge	r3, #0
 8006414:	232d      	movlt	r3, #45	; 0x2d
 8006416:	b088      	sub	sp, #32
 8006418:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800641a:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 800641e:	f027 0720 	bic.w	r7, r7, #32
 8006422:	2f46      	cmp	r7, #70	; 0x46
 8006424:	4614      	mov	r4, r2
 8006426:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006428:	700b      	strb	r3, [r1, #0]
 800642a:	d004      	beq.n	8006436 <__cvt+0x34>
 800642c:	2f45      	cmp	r7, #69	; 0x45
 800642e:	d100      	bne.n	8006432 <__cvt+0x30>
 8006430:	3501      	adds	r5, #1
 8006432:	2302      	movs	r3, #2
 8006434:	e000      	b.n	8006438 <__cvt+0x36>
 8006436:	2303      	movs	r3, #3
 8006438:	aa07      	add	r2, sp, #28
 800643a:	9204      	str	r2, [sp, #16]
 800643c:	aa06      	add	r2, sp, #24
 800643e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006442:	e9cd 3500 	strd	r3, r5, [sp]
 8006446:	4622      	mov	r2, r4
 8006448:	4633      	mov	r3, r6
 800644a:	f001 fd7d 	bl	8007f48 <_dtoa_r>
 800644e:	2f47      	cmp	r7, #71	; 0x47
 8006450:	4680      	mov	r8, r0
 8006452:	d102      	bne.n	800645a <__cvt+0x58>
 8006454:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006456:	07db      	lsls	r3, r3, #31
 8006458:	d526      	bpl.n	80064a8 <__cvt+0xa6>
 800645a:	2f46      	cmp	r7, #70	; 0x46
 800645c:	eb08 0905 	add.w	r9, r8, r5
 8006460:	d111      	bne.n	8006486 <__cvt+0x84>
 8006462:	f898 3000 	ldrb.w	r3, [r8]
 8006466:	2b30      	cmp	r3, #48	; 0x30
 8006468:	d10a      	bne.n	8006480 <__cvt+0x7e>
 800646a:	2200      	movs	r2, #0
 800646c:	2300      	movs	r3, #0
 800646e:	4620      	mov	r0, r4
 8006470:	4631      	mov	r1, r6
 8006472:	f7fa fa99 	bl	80009a8 <__aeabi_dcmpeq>
 8006476:	b918      	cbnz	r0, 8006480 <__cvt+0x7e>
 8006478:	f1c5 0501 	rsb	r5, r5, #1
 800647c:	f8ca 5000 	str.w	r5, [sl]
 8006480:	f8da 3000 	ldr.w	r3, [sl]
 8006484:	4499      	add	r9, r3
 8006486:	2200      	movs	r2, #0
 8006488:	2300      	movs	r3, #0
 800648a:	4620      	mov	r0, r4
 800648c:	4631      	mov	r1, r6
 800648e:	f7fa fa8b 	bl	80009a8 <__aeabi_dcmpeq>
 8006492:	b938      	cbnz	r0, 80064a4 <__cvt+0xa2>
 8006494:	2230      	movs	r2, #48	; 0x30
 8006496:	9b07      	ldr	r3, [sp, #28]
 8006498:	454b      	cmp	r3, r9
 800649a:	d205      	bcs.n	80064a8 <__cvt+0xa6>
 800649c:	1c59      	adds	r1, r3, #1
 800649e:	9107      	str	r1, [sp, #28]
 80064a0:	701a      	strb	r2, [r3, #0]
 80064a2:	e7f8      	b.n	8006496 <__cvt+0x94>
 80064a4:	f8cd 901c 	str.w	r9, [sp, #28]
 80064a8:	4640      	mov	r0, r8
 80064aa:	9b07      	ldr	r3, [sp, #28]
 80064ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80064ae:	eba3 0308 	sub.w	r3, r3, r8
 80064b2:	6013      	str	r3, [r2, #0]
 80064b4:	b008      	add	sp, #32
 80064b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080064ba <__exponent>:
 80064ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80064bc:	2900      	cmp	r1, #0
 80064be:	bfb4      	ite	lt
 80064c0:	232d      	movlt	r3, #45	; 0x2d
 80064c2:	232b      	movge	r3, #43	; 0x2b
 80064c4:	4604      	mov	r4, r0
 80064c6:	bfb8      	it	lt
 80064c8:	4249      	neglt	r1, r1
 80064ca:	2909      	cmp	r1, #9
 80064cc:	f804 2b02 	strb.w	r2, [r4], #2
 80064d0:	7043      	strb	r3, [r0, #1]
 80064d2:	dd21      	ble.n	8006518 <__exponent+0x5e>
 80064d4:	f10d 0307 	add.w	r3, sp, #7
 80064d8:	461f      	mov	r7, r3
 80064da:	260a      	movs	r6, #10
 80064dc:	fb91 f5f6 	sdiv	r5, r1, r6
 80064e0:	fb06 1115 	mls	r1, r6, r5, r1
 80064e4:	2d09      	cmp	r5, #9
 80064e6:	f101 0130 	add.w	r1, r1, #48	; 0x30
 80064ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80064ee:	f103 32ff 	add.w	r2, r3, #4294967295
 80064f2:	4629      	mov	r1, r5
 80064f4:	dc09      	bgt.n	800650a <__exponent+0x50>
 80064f6:	3130      	adds	r1, #48	; 0x30
 80064f8:	3b02      	subs	r3, #2
 80064fa:	f802 1c01 	strb.w	r1, [r2, #-1]
 80064fe:	42bb      	cmp	r3, r7
 8006500:	4622      	mov	r2, r4
 8006502:	d304      	bcc.n	800650e <__exponent+0x54>
 8006504:	1a10      	subs	r0, r2, r0
 8006506:	b003      	add	sp, #12
 8006508:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800650a:	4613      	mov	r3, r2
 800650c:	e7e6      	b.n	80064dc <__exponent+0x22>
 800650e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006512:	f804 2b01 	strb.w	r2, [r4], #1
 8006516:	e7f2      	b.n	80064fe <__exponent+0x44>
 8006518:	2330      	movs	r3, #48	; 0x30
 800651a:	4419      	add	r1, r3
 800651c:	7083      	strb	r3, [r0, #2]
 800651e:	1d02      	adds	r2, r0, #4
 8006520:	70c1      	strb	r1, [r0, #3]
 8006522:	e7ef      	b.n	8006504 <__exponent+0x4a>

08006524 <_printf_float>:
 8006524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006528:	b091      	sub	sp, #68	; 0x44
 800652a:	460c      	mov	r4, r1
 800652c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800652e:	4693      	mov	fp, r2
 8006530:	461e      	mov	r6, r3
 8006532:	4605      	mov	r5, r0
 8006534:	f002 fdea 	bl	800910c <_localeconv_r>
 8006538:	6803      	ldr	r3, [r0, #0]
 800653a:	4618      	mov	r0, r3
 800653c:	9309      	str	r3, [sp, #36]	; 0x24
 800653e:	f7f9 fe07 	bl	8000150 <strlen>
 8006542:	2300      	movs	r3, #0
 8006544:	930e      	str	r3, [sp, #56]	; 0x38
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	900a      	str	r0, [sp, #40]	; 0x28
 800654a:	3307      	adds	r3, #7
 800654c:	f023 0307 	bic.w	r3, r3, #7
 8006550:	f103 0208 	add.w	r2, r3, #8
 8006554:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006558:	f8d4 a000 	ldr.w	sl, [r4]
 800655c:	603a      	str	r2, [r7, #0]
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006566:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 800656a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800656e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006570:	f04f 32ff 	mov.w	r2, #4294967295
 8006574:	4ba6      	ldr	r3, [pc, #664]	; (8006810 <_printf_float+0x2ec>)
 8006576:	4638      	mov	r0, r7
 8006578:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800657a:	f7fa fa47 	bl	8000a0c <__aeabi_dcmpun>
 800657e:	bb68      	cbnz	r0, 80065dc <_printf_float+0xb8>
 8006580:	f04f 32ff 	mov.w	r2, #4294967295
 8006584:	4ba2      	ldr	r3, [pc, #648]	; (8006810 <_printf_float+0x2ec>)
 8006586:	4638      	mov	r0, r7
 8006588:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800658a:	f7fa fa21 	bl	80009d0 <__aeabi_dcmple>
 800658e:	bb28      	cbnz	r0, 80065dc <_printf_float+0xb8>
 8006590:	2200      	movs	r2, #0
 8006592:	2300      	movs	r3, #0
 8006594:	4638      	mov	r0, r7
 8006596:	4649      	mov	r1, r9
 8006598:	f7fa fa10 	bl	80009bc <__aeabi_dcmplt>
 800659c:	b110      	cbz	r0, 80065a4 <_printf_float+0x80>
 800659e:	232d      	movs	r3, #45	; 0x2d
 80065a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065a4:	4f9b      	ldr	r7, [pc, #620]	; (8006814 <_printf_float+0x2f0>)
 80065a6:	4b9c      	ldr	r3, [pc, #624]	; (8006818 <_printf_float+0x2f4>)
 80065a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80065ac:	bf98      	it	ls
 80065ae:	461f      	movls	r7, r3
 80065b0:	2303      	movs	r3, #3
 80065b2:	f04f 0900 	mov.w	r9, #0
 80065b6:	6123      	str	r3, [r4, #16]
 80065b8:	f02a 0304 	bic.w	r3, sl, #4
 80065bc:	6023      	str	r3, [r4, #0]
 80065be:	9600      	str	r6, [sp, #0]
 80065c0:	465b      	mov	r3, fp
 80065c2:	aa0f      	add	r2, sp, #60	; 0x3c
 80065c4:	4621      	mov	r1, r4
 80065c6:	4628      	mov	r0, r5
 80065c8:	f000 f9e2 	bl	8006990 <_printf_common>
 80065cc:	3001      	adds	r0, #1
 80065ce:	f040 8090 	bne.w	80066f2 <_printf_float+0x1ce>
 80065d2:	f04f 30ff 	mov.w	r0, #4294967295
 80065d6:	b011      	add	sp, #68	; 0x44
 80065d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065dc:	463a      	mov	r2, r7
 80065de:	464b      	mov	r3, r9
 80065e0:	4638      	mov	r0, r7
 80065e2:	4649      	mov	r1, r9
 80065e4:	f7fa fa12 	bl	8000a0c <__aeabi_dcmpun>
 80065e8:	b110      	cbz	r0, 80065f0 <_printf_float+0xcc>
 80065ea:	4f8c      	ldr	r7, [pc, #560]	; (800681c <_printf_float+0x2f8>)
 80065ec:	4b8c      	ldr	r3, [pc, #560]	; (8006820 <_printf_float+0x2fc>)
 80065ee:	e7db      	b.n	80065a8 <_printf_float+0x84>
 80065f0:	6863      	ldr	r3, [r4, #4]
 80065f2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 80065f6:	1c59      	adds	r1, r3, #1
 80065f8:	a80d      	add	r0, sp, #52	; 0x34
 80065fa:	a90e      	add	r1, sp, #56	; 0x38
 80065fc:	d140      	bne.n	8006680 <_printf_float+0x15c>
 80065fe:	2306      	movs	r3, #6
 8006600:	6063      	str	r3, [r4, #4]
 8006602:	f04f 0c00 	mov.w	ip, #0
 8006606:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 800660a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800660e:	6863      	ldr	r3, [r4, #4]
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8006616:	9300      	str	r3, [sp, #0]
 8006618:	463a      	mov	r2, r7
 800661a:	464b      	mov	r3, r9
 800661c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006620:	4628      	mov	r0, r5
 8006622:	f7ff feee 	bl	8006402 <__cvt>
 8006626:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 800662a:	2b47      	cmp	r3, #71	; 0x47
 800662c:	4607      	mov	r7, r0
 800662e:	d109      	bne.n	8006644 <_printf_float+0x120>
 8006630:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006632:	1cd8      	adds	r0, r3, #3
 8006634:	db02      	blt.n	800663c <_printf_float+0x118>
 8006636:	6862      	ldr	r2, [r4, #4]
 8006638:	4293      	cmp	r3, r2
 800663a:	dd47      	ble.n	80066cc <_printf_float+0x1a8>
 800663c:	f1a8 0802 	sub.w	r8, r8, #2
 8006640:	fa5f f888 	uxtb.w	r8, r8
 8006644:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006648:	990d      	ldr	r1, [sp, #52]	; 0x34
 800664a:	d824      	bhi.n	8006696 <_printf_float+0x172>
 800664c:	3901      	subs	r1, #1
 800664e:	4642      	mov	r2, r8
 8006650:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006654:	910d      	str	r1, [sp, #52]	; 0x34
 8006656:	f7ff ff30 	bl	80064ba <__exponent>
 800665a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800665c:	4681      	mov	r9, r0
 800665e:	1813      	adds	r3, r2, r0
 8006660:	2a01      	cmp	r2, #1
 8006662:	6123      	str	r3, [r4, #16]
 8006664:	dc02      	bgt.n	800666c <_printf_float+0x148>
 8006666:	6822      	ldr	r2, [r4, #0]
 8006668:	07d1      	lsls	r1, r2, #31
 800666a:	d501      	bpl.n	8006670 <_printf_float+0x14c>
 800666c:	3301      	adds	r3, #1
 800666e:	6123      	str	r3, [r4, #16]
 8006670:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006674:	2b00      	cmp	r3, #0
 8006676:	d0a2      	beq.n	80065be <_printf_float+0x9a>
 8006678:	232d      	movs	r3, #45	; 0x2d
 800667a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800667e:	e79e      	b.n	80065be <_printf_float+0x9a>
 8006680:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8006684:	f000 816e 	beq.w	8006964 <_printf_float+0x440>
 8006688:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800668c:	d1b9      	bne.n	8006602 <_printf_float+0xde>
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1b7      	bne.n	8006602 <_printf_float+0xde>
 8006692:	2301      	movs	r3, #1
 8006694:	e7b4      	b.n	8006600 <_printf_float+0xdc>
 8006696:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 800669a:	d119      	bne.n	80066d0 <_printf_float+0x1ac>
 800669c:	2900      	cmp	r1, #0
 800669e:	6863      	ldr	r3, [r4, #4]
 80066a0:	dd0c      	ble.n	80066bc <_printf_float+0x198>
 80066a2:	6121      	str	r1, [r4, #16]
 80066a4:	b913      	cbnz	r3, 80066ac <_printf_float+0x188>
 80066a6:	6822      	ldr	r2, [r4, #0]
 80066a8:	07d2      	lsls	r2, r2, #31
 80066aa:	d502      	bpl.n	80066b2 <_printf_float+0x18e>
 80066ac:	3301      	adds	r3, #1
 80066ae:	440b      	add	r3, r1
 80066b0:	6123      	str	r3, [r4, #16]
 80066b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066b4:	f04f 0900 	mov.w	r9, #0
 80066b8:	65a3      	str	r3, [r4, #88]	; 0x58
 80066ba:	e7d9      	b.n	8006670 <_printf_float+0x14c>
 80066bc:	b913      	cbnz	r3, 80066c4 <_printf_float+0x1a0>
 80066be:	6822      	ldr	r2, [r4, #0]
 80066c0:	07d0      	lsls	r0, r2, #31
 80066c2:	d501      	bpl.n	80066c8 <_printf_float+0x1a4>
 80066c4:	3302      	adds	r3, #2
 80066c6:	e7f3      	b.n	80066b0 <_printf_float+0x18c>
 80066c8:	2301      	movs	r3, #1
 80066ca:	e7f1      	b.n	80066b0 <_printf_float+0x18c>
 80066cc:	f04f 0867 	mov.w	r8, #103	; 0x67
 80066d0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80066d4:	4293      	cmp	r3, r2
 80066d6:	db05      	blt.n	80066e4 <_printf_float+0x1c0>
 80066d8:	6822      	ldr	r2, [r4, #0]
 80066da:	6123      	str	r3, [r4, #16]
 80066dc:	07d1      	lsls	r1, r2, #31
 80066de:	d5e8      	bpl.n	80066b2 <_printf_float+0x18e>
 80066e0:	3301      	adds	r3, #1
 80066e2:	e7e5      	b.n	80066b0 <_printf_float+0x18c>
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	bfcc      	ite	gt
 80066e8:	2301      	movgt	r3, #1
 80066ea:	f1c3 0302 	rsble	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	e7de      	b.n	80066b0 <_printf_float+0x18c>
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	055a      	lsls	r2, r3, #21
 80066f6:	d407      	bmi.n	8006708 <_printf_float+0x1e4>
 80066f8:	6923      	ldr	r3, [r4, #16]
 80066fa:	463a      	mov	r2, r7
 80066fc:	4659      	mov	r1, fp
 80066fe:	4628      	mov	r0, r5
 8006700:	47b0      	blx	r6
 8006702:	3001      	adds	r0, #1
 8006704:	d129      	bne.n	800675a <_printf_float+0x236>
 8006706:	e764      	b.n	80065d2 <_printf_float+0xae>
 8006708:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 800670c:	f240 80d7 	bls.w	80068be <_printf_float+0x39a>
 8006710:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006714:	2200      	movs	r2, #0
 8006716:	2300      	movs	r3, #0
 8006718:	f7fa f946 	bl	80009a8 <__aeabi_dcmpeq>
 800671c:	b388      	cbz	r0, 8006782 <_printf_float+0x25e>
 800671e:	2301      	movs	r3, #1
 8006720:	4a40      	ldr	r2, [pc, #256]	; (8006824 <_printf_float+0x300>)
 8006722:	4659      	mov	r1, fp
 8006724:	4628      	mov	r0, r5
 8006726:	47b0      	blx	r6
 8006728:	3001      	adds	r0, #1
 800672a:	f43f af52 	beq.w	80065d2 <_printf_float+0xae>
 800672e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006732:	429a      	cmp	r2, r3
 8006734:	db02      	blt.n	800673c <_printf_float+0x218>
 8006736:	6823      	ldr	r3, [r4, #0]
 8006738:	07d8      	lsls	r0, r3, #31
 800673a:	d50e      	bpl.n	800675a <_printf_float+0x236>
 800673c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006740:	4659      	mov	r1, fp
 8006742:	4628      	mov	r0, r5
 8006744:	47b0      	blx	r6
 8006746:	3001      	adds	r0, #1
 8006748:	f43f af43 	beq.w	80065d2 <_printf_float+0xae>
 800674c:	2700      	movs	r7, #0
 800674e:	f104 081a 	add.w	r8, r4, #26
 8006752:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006754:	3b01      	subs	r3, #1
 8006756:	42bb      	cmp	r3, r7
 8006758:	dc09      	bgt.n	800676e <_printf_float+0x24a>
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	079f      	lsls	r7, r3, #30
 800675e:	f100 80fd 	bmi.w	800695c <_printf_float+0x438>
 8006762:	68e0      	ldr	r0, [r4, #12]
 8006764:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006766:	4298      	cmp	r0, r3
 8006768:	bfb8      	it	lt
 800676a:	4618      	movlt	r0, r3
 800676c:	e733      	b.n	80065d6 <_printf_float+0xb2>
 800676e:	2301      	movs	r3, #1
 8006770:	4642      	mov	r2, r8
 8006772:	4659      	mov	r1, fp
 8006774:	4628      	mov	r0, r5
 8006776:	47b0      	blx	r6
 8006778:	3001      	adds	r0, #1
 800677a:	f43f af2a 	beq.w	80065d2 <_printf_float+0xae>
 800677e:	3701      	adds	r7, #1
 8006780:	e7e7      	b.n	8006752 <_printf_float+0x22e>
 8006782:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006784:	2b00      	cmp	r3, #0
 8006786:	dc2b      	bgt.n	80067e0 <_printf_float+0x2bc>
 8006788:	2301      	movs	r3, #1
 800678a:	4a26      	ldr	r2, [pc, #152]	; (8006824 <_printf_float+0x300>)
 800678c:	4659      	mov	r1, fp
 800678e:	4628      	mov	r0, r5
 8006790:	47b0      	blx	r6
 8006792:	3001      	adds	r0, #1
 8006794:	f43f af1d 	beq.w	80065d2 <_printf_float+0xae>
 8006798:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800679a:	b923      	cbnz	r3, 80067a6 <_printf_float+0x282>
 800679c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800679e:	b913      	cbnz	r3, 80067a6 <_printf_float+0x282>
 80067a0:	6823      	ldr	r3, [r4, #0]
 80067a2:	07d9      	lsls	r1, r3, #31
 80067a4:	d5d9      	bpl.n	800675a <_printf_float+0x236>
 80067a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80067aa:	4659      	mov	r1, fp
 80067ac:	4628      	mov	r0, r5
 80067ae:	47b0      	blx	r6
 80067b0:	3001      	adds	r0, #1
 80067b2:	f43f af0e 	beq.w	80065d2 <_printf_float+0xae>
 80067b6:	f04f 0800 	mov.w	r8, #0
 80067ba:	f104 091a 	add.w	r9, r4, #26
 80067be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067c0:	425b      	negs	r3, r3
 80067c2:	4543      	cmp	r3, r8
 80067c4:	dc01      	bgt.n	80067ca <_printf_float+0x2a6>
 80067c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80067c8:	e797      	b.n	80066fa <_printf_float+0x1d6>
 80067ca:	2301      	movs	r3, #1
 80067cc:	464a      	mov	r2, r9
 80067ce:	4659      	mov	r1, fp
 80067d0:	4628      	mov	r0, r5
 80067d2:	47b0      	blx	r6
 80067d4:	3001      	adds	r0, #1
 80067d6:	f43f aefc 	beq.w	80065d2 <_printf_float+0xae>
 80067da:	f108 0801 	add.w	r8, r8, #1
 80067de:	e7ee      	b.n	80067be <_printf_float+0x29a>
 80067e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80067e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80067e4:	429a      	cmp	r2, r3
 80067e6:	bfa8      	it	ge
 80067e8:	461a      	movge	r2, r3
 80067ea:	2a00      	cmp	r2, #0
 80067ec:	4690      	mov	r8, r2
 80067ee:	dd07      	ble.n	8006800 <_printf_float+0x2dc>
 80067f0:	4613      	mov	r3, r2
 80067f2:	4659      	mov	r1, fp
 80067f4:	463a      	mov	r2, r7
 80067f6:	4628      	mov	r0, r5
 80067f8:	47b0      	blx	r6
 80067fa:	3001      	adds	r0, #1
 80067fc:	f43f aee9 	beq.w	80065d2 <_printf_float+0xae>
 8006800:	f104 031a 	add.w	r3, r4, #26
 8006804:	f04f 0a00 	mov.w	sl, #0
 8006808:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 800680c:	930b      	str	r3, [sp, #44]	; 0x2c
 800680e:	e015      	b.n	800683c <_printf_float+0x318>
 8006810:	7fefffff 	.word	0x7fefffff
 8006814:	0800ae48 	.word	0x0800ae48
 8006818:	0800ae44 	.word	0x0800ae44
 800681c:	0800ae50 	.word	0x0800ae50
 8006820:	0800ae4c 	.word	0x0800ae4c
 8006824:	0800ae54 	.word	0x0800ae54
 8006828:	2301      	movs	r3, #1
 800682a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800682c:	4659      	mov	r1, fp
 800682e:	4628      	mov	r0, r5
 8006830:	47b0      	blx	r6
 8006832:	3001      	adds	r0, #1
 8006834:	f43f aecd 	beq.w	80065d2 <_printf_float+0xae>
 8006838:	f10a 0a01 	add.w	sl, sl, #1
 800683c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8006840:	eba9 0308 	sub.w	r3, r9, r8
 8006844:	4553      	cmp	r3, sl
 8006846:	dcef      	bgt.n	8006828 <_printf_float+0x304>
 8006848:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800684c:	429a      	cmp	r2, r3
 800684e:	444f      	add	r7, r9
 8006850:	db14      	blt.n	800687c <_printf_float+0x358>
 8006852:	6823      	ldr	r3, [r4, #0]
 8006854:	07da      	lsls	r2, r3, #31
 8006856:	d411      	bmi.n	800687c <_printf_float+0x358>
 8006858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800685a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800685c:	eba3 0209 	sub.w	r2, r3, r9
 8006860:	eba3 0901 	sub.w	r9, r3, r1
 8006864:	4591      	cmp	r9, r2
 8006866:	bfa8      	it	ge
 8006868:	4691      	movge	r9, r2
 800686a:	f1b9 0f00 	cmp.w	r9, #0
 800686e:	dc0d      	bgt.n	800688c <_printf_float+0x368>
 8006870:	2700      	movs	r7, #0
 8006872:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006876:	f104 081a 	add.w	r8, r4, #26
 800687a:	e018      	b.n	80068ae <_printf_float+0x38a>
 800687c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006880:	4659      	mov	r1, fp
 8006882:	4628      	mov	r0, r5
 8006884:	47b0      	blx	r6
 8006886:	3001      	adds	r0, #1
 8006888:	d1e6      	bne.n	8006858 <_printf_float+0x334>
 800688a:	e6a2      	b.n	80065d2 <_printf_float+0xae>
 800688c:	464b      	mov	r3, r9
 800688e:	463a      	mov	r2, r7
 8006890:	4659      	mov	r1, fp
 8006892:	4628      	mov	r0, r5
 8006894:	47b0      	blx	r6
 8006896:	3001      	adds	r0, #1
 8006898:	d1ea      	bne.n	8006870 <_printf_float+0x34c>
 800689a:	e69a      	b.n	80065d2 <_printf_float+0xae>
 800689c:	2301      	movs	r3, #1
 800689e:	4642      	mov	r2, r8
 80068a0:	4659      	mov	r1, fp
 80068a2:	4628      	mov	r0, r5
 80068a4:	47b0      	blx	r6
 80068a6:	3001      	adds	r0, #1
 80068a8:	f43f ae93 	beq.w	80065d2 <_printf_float+0xae>
 80068ac:	3701      	adds	r7, #1
 80068ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80068b2:	1a9b      	subs	r3, r3, r2
 80068b4:	eba3 0309 	sub.w	r3, r3, r9
 80068b8:	42bb      	cmp	r3, r7
 80068ba:	dcef      	bgt.n	800689c <_printf_float+0x378>
 80068bc:	e74d      	b.n	800675a <_printf_float+0x236>
 80068be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80068c0:	2a01      	cmp	r2, #1
 80068c2:	dc01      	bgt.n	80068c8 <_printf_float+0x3a4>
 80068c4:	07db      	lsls	r3, r3, #31
 80068c6:	d538      	bpl.n	800693a <_printf_float+0x416>
 80068c8:	2301      	movs	r3, #1
 80068ca:	463a      	mov	r2, r7
 80068cc:	4659      	mov	r1, fp
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b0      	blx	r6
 80068d2:	3001      	adds	r0, #1
 80068d4:	f43f ae7d 	beq.w	80065d2 <_printf_float+0xae>
 80068d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068dc:	4659      	mov	r1, fp
 80068de:	4628      	mov	r0, r5
 80068e0:	47b0      	blx	r6
 80068e2:	3001      	adds	r0, #1
 80068e4:	f107 0701 	add.w	r7, r7, #1
 80068e8:	f43f ae73 	beq.w	80065d2 <_printf_float+0xae>
 80068ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80068f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068f2:	2200      	movs	r2, #0
 80068f4:	f103 38ff 	add.w	r8, r3, #4294967295
 80068f8:	2300      	movs	r3, #0
 80068fa:	f7fa f855 	bl	80009a8 <__aeabi_dcmpeq>
 80068fe:	b9c0      	cbnz	r0, 8006932 <_printf_float+0x40e>
 8006900:	4643      	mov	r3, r8
 8006902:	463a      	mov	r2, r7
 8006904:	4659      	mov	r1, fp
 8006906:	4628      	mov	r0, r5
 8006908:	47b0      	blx	r6
 800690a:	3001      	adds	r0, #1
 800690c:	d10d      	bne.n	800692a <_printf_float+0x406>
 800690e:	e660      	b.n	80065d2 <_printf_float+0xae>
 8006910:	2301      	movs	r3, #1
 8006912:	4642      	mov	r2, r8
 8006914:	4659      	mov	r1, fp
 8006916:	4628      	mov	r0, r5
 8006918:	47b0      	blx	r6
 800691a:	3001      	adds	r0, #1
 800691c:	f43f ae59 	beq.w	80065d2 <_printf_float+0xae>
 8006920:	3701      	adds	r7, #1
 8006922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006924:	3b01      	subs	r3, #1
 8006926:	42bb      	cmp	r3, r7
 8006928:	dcf2      	bgt.n	8006910 <_printf_float+0x3ec>
 800692a:	464b      	mov	r3, r9
 800692c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006930:	e6e4      	b.n	80066fc <_printf_float+0x1d8>
 8006932:	2700      	movs	r7, #0
 8006934:	f104 081a 	add.w	r8, r4, #26
 8006938:	e7f3      	b.n	8006922 <_printf_float+0x3fe>
 800693a:	2301      	movs	r3, #1
 800693c:	e7e1      	b.n	8006902 <_printf_float+0x3de>
 800693e:	2301      	movs	r3, #1
 8006940:	4642      	mov	r2, r8
 8006942:	4659      	mov	r1, fp
 8006944:	4628      	mov	r0, r5
 8006946:	47b0      	blx	r6
 8006948:	3001      	adds	r0, #1
 800694a:	f43f ae42 	beq.w	80065d2 <_printf_float+0xae>
 800694e:	3701      	adds	r7, #1
 8006950:	68e3      	ldr	r3, [r4, #12]
 8006952:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006954:	1a9b      	subs	r3, r3, r2
 8006956:	42bb      	cmp	r3, r7
 8006958:	dcf1      	bgt.n	800693e <_printf_float+0x41a>
 800695a:	e702      	b.n	8006762 <_printf_float+0x23e>
 800695c:	2700      	movs	r7, #0
 800695e:	f104 0819 	add.w	r8, r4, #25
 8006962:	e7f5      	b.n	8006950 <_printf_float+0x42c>
 8006964:	2b00      	cmp	r3, #0
 8006966:	f43f ae94 	beq.w	8006692 <_printf_float+0x16e>
 800696a:	f04f 0c00 	mov.w	ip, #0
 800696e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8006972:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8006976:	6022      	str	r2, [r4, #0]
 8006978:	e9cd 0803 	strd	r0, r8, [sp, #12]
 800697c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	463a      	mov	r2, r7
 8006984:	464b      	mov	r3, r9
 8006986:	4628      	mov	r0, r5
 8006988:	f7ff fd3b 	bl	8006402 <__cvt>
 800698c:	4607      	mov	r7, r0
 800698e:	e64f      	b.n	8006630 <_printf_float+0x10c>

08006990 <_printf_common>:
 8006990:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006994:	4691      	mov	r9, r2
 8006996:	461f      	mov	r7, r3
 8006998:	688a      	ldr	r2, [r1, #8]
 800699a:	690b      	ldr	r3, [r1, #16]
 800699c:	4606      	mov	r6, r0
 800699e:	4293      	cmp	r3, r2
 80069a0:	bfb8      	it	lt
 80069a2:	4613      	movlt	r3, r2
 80069a4:	f8c9 3000 	str.w	r3, [r9]
 80069a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80069ac:	460c      	mov	r4, r1
 80069ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80069b2:	b112      	cbz	r2, 80069ba <_printf_common+0x2a>
 80069b4:	3301      	adds	r3, #1
 80069b6:	f8c9 3000 	str.w	r3, [r9]
 80069ba:	6823      	ldr	r3, [r4, #0]
 80069bc:	0699      	lsls	r1, r3, #26
 80069be:	bf42      	ittt	mi
 80069c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80069c4:	3302      	addmi	r3, #2
 80069c6:	f8c9 3000 	strmi.w	r3, [r9]
 80069ca:	6825      	ldr	r5, [r4, #0]
 80069cc:	f015 0506 	ands.w	r5, r5, #6
 80069d0:	d107      	bne.n	80069e2 <_printf_common+0x52>
 80069d2:	f104 0a19 	add.w	sl, r4, #25
 80069d6:	68e3      	ldr	r3, [r4, #12]
 80069d8:	f8d9 2000 	ldr.w	r2, [r9]
 80069dc:	1a9b      	subs	r3, r3, r2
 80069de:	42ab      	cmp	r3, r5
 80069e0:	dc29      	bgt.n	8006a36 <_printf_common+0xa6>
 80069e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80069e6:	6822      	ldr	r2, [r4, #0]
 80069e8:	3300      	adds	r3, #0
 80069ea:	bf18      	it	ne
 80069ec:	2301      	movne	r3, #1
 80069ee:	0692      	lsls	r2, r2, #26
 80069f0:	d42e      	bmi.n	8006a50 <_printf_common+0xc0>
 80069f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80069f6:	4639      	mov	r1, r7
 80069f8:	4630      	mov	r0, r6
 80069fa:	47c0      	blx	r8
 80069fc:	3001      	adds	r0, #1
 80069fe:	d021      	beq.n	8006a44 <_printf_common+0xb4>
 8006a00:	6823      	ldr	r3, [r4, #0]
 8006a02:	68e5      	ldr	r5, [r4, #12]
 8006a04:	f003 0306 	and.w	r3, r3, #6
 8006a08:	2b04      	cmp	r3, #4
 8006a0a:	bf18      	it	ne
 8006a0c:	2500      	movne	r5, #0
 8006a0e:	f8d9 2000 	ldr.w	r2, [r9]
 8006a12:	f04f 0900 	mov.w	r9, #0
 8006a16:	bf08      	it	eq
 8006a18:	1aad      	subeq	r5, r5, r2
 8006a1a:	68a3      	ldr	r3, [r4, #8]
 8006a1c:	6922      	ldr	r2, [r4, #16]
 8006a1e:	bf08      	it	eq
 8006a20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a24:	4293      	cmp	r3, r2
 8006a26:	bfc4      	itt	gt
 8006a28:	1a9b      	subgt	r3, r3, r2
 8006a2a:	18ed      	addgt	r5, r5, r3
 8006a2c:	341a      	adds	r4, #26
 8006a2e:	454d      	cmp	r5, r9
 8006a30:	d11a      	bne.n	8006a68 <_printf_common+0xd8>
 8006a32:	2000      	movs	r0, #0
 8006a34:	e008      	b.n	8006a48 <_printf_common+0xb8>
 8006a36:	2301      	movs	r3, #1
 8006a38:	4652      	mov	r2, sl
 8006a3a:	4639      	mov	r1, r7
 8006a3c:	4630      	mov	r0, r6
 8006a3e:	47c0      	blx	r8
 8006a40:	3001      	adds	r0, #1
 8006a42:	d103      	bne.n	8006a4c <_printf_common+0xbc>
 8006a44:	f04f 30ff 	mov.w	r0, #4294967295
 8006a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a4c:	3501      	adds	r5, #1
 8006a4e:	e7c2      	b.n	80069d6 <_printf_common+0x46>
 8006a50:	2030      	movs	r0, #48	; 0x30
 8006a52:	18e1      	adds	r1, r4, r3
 8006a54:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006a58:	1c5a      	adds	r2, r3, #1
 8006a5a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006a5e:	4422      	add	r2, r4
 8006a60:	3302      	adds	r3, #2
 8006a62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006a66:	e7c4      	b.n	80069f2 <_printf_common+0x62>
 8006a68:	2301      	movs	r3, #1
 8006a6a:	4622      	mov	r2, r4
 8006a6c:	4639      	mov	r1, r7
 8006a6e:	4630      	mov	r0, r6
 8006a70:	47c0      	blx	r8
 8006a72:	3001      	adds	r0, #1
 8006a74:	d0e6      	beq.n	8006a44 <_printf_common+0xb4>
 8006a76:	f109 0901 	add.w	r9, r9, #1
 8006a7a:	e7d8      	b.n	8006a2e <_printf_common+0x9e>

08006a7c <_printf_i>:
 8006a7c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006a80:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006a84:	460c      	mov	r4, r1
 8006a86:	7e09      	ldrb	r1, [r1, #24]
 8006a88:	b085      	sub	sp, #20
 8006a8a:	296e      	cmp	r1, #110	; 0x6e
 8006a8c:	4617      	mov	r7, r2
 8006a8e:	4606      	mov	r6, r0
 8006a90:	4698      	mov	r8, r3
 8006a92:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a94:	f000 80b3 	beq.w	8006bfe <_printf_i+0x182>
 8006a98:	d822      	bhi.n	8006ae0 <_printf_i+0x64>
 8006a9a:	2963      	cmp	r1, #99	; 0x63
 8006a9c:	d036      	beq.n	8006b0c <_printf_i+0x90>
 8006a9e:	d80a      	bhi.n	8006ab6 <_printf_i+0x3a>
 8006aa0:	2900      	cmp	r1, #0
 8006aa2:	f000 80b9 	beq.w	8006c18 <_printf_i+0x19c>
 8006aa6:	2958      	cmp	r1, #88	; 0x58
 8006aa8:	f000 8083 	beq.w	8006bb2 <_printf_i+0x136>
 8006aac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ab0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006ab4:	e032      	b.n	8006b1c <_printf_i+0xa0>
 8006ab6:	2964      	cmp	r1, #100	; 0x64
 8006ab8:	d001      	beq.n	8006abe <_printf_i+0x42>
 8006aba:	2969      	cmp	r1, #105	; 0x69
 8006abc:	d1f6      	bne.n	8006aac <_printf_i+0x30>
 8006abe:	6820      	ldr	r0, [r4, #0]
 8006ac0:	6813      	ldr	r3, [r2, #0]
 8006ac2:	0605      	lsls	r5, r0, #24
 8006ac4:	f103 0104 	add.w	r1, r3, #4
 8006ac8:	d52a      	bpl.n	8006b20 <_printf_i+0xa4>
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6011      	str	r1, [r2, #0]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	da03      	bge.n	8006ada <_printf_i+0x5e>
 8006ad2:	222d      	movs	r2, #45	; 0x2d
 8006ad4:	425b      	negs	r3, r3
 8006ad6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006ada:	486f      	ldr	r0, [pc, #444]	; (8006c98 <_printf_i+0x21c>)
 8006adc:	220a      	movs	r2, #10
 8006ade:	e039      	b.n	8006b54 <_printf_i+0xd8>
 8006ae0:	2973      	cmp	r1, #115	; 0x73
 8006ae2:	f000 809d 	beq.w	8006c20 <_printf_i+0x1a4>
 8006ae6:	d808      	bhi.n	8006afa <_printf_i+0x7e>
 8006ae8:	296f      	cmp	r1, #111	; 0x6f
 8006aea:	d020      	beq.n	8006b2e <_printf_i+0xb2>
 8006aec:	2970      	cmp	r1, #112	; 0x70
 8006aee:	d1dd      	bne.n	8006aac <_printf_i+0x30>
 8006af0:	6823      	ldr	r3, [r4, #0]
 8006af2:	f043 0320 	orr.w	r3, r3, #32
 8006af6:	6023      	str	r3, [r4, #0]
 8006af8:	e003      	b.n	8006b02 <_printf_i+0x86>
 8006afa:	2975      	cmp	r1, #117	; 0x75
 8006afc:	d017      	beq.n	8006b2e <_printf_i+0xb2>
 8006afe:	2978      	cmp	r1, #120	; 0x78
 8006b00:	d1d4      	bne.n	8006aac <_printf_i+0x30>
 8006b02:	2378      	movs	r3, #120	; 0x78
 8006b04:	4865      	ldr	r0, [pc, #404]	; (8006c9c <_printf_i+0x220>)
 8006b06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006b0a:	e055      	b.n	8006bb8 <_printf_i+0x13c>
 8006b0c:	6813      	ldr	r3, [r2, #0]
 8006b0e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b12:	1d19      	adds	r1, r3, #4
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	6011      	str	r1, [r2, #0]
 8006b18:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b1c:	2301      	movs	r3, #1
 8006b1e:	e08c      	b.n	8006c3a <_printf_i+0x1be>
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006b26:	6011      	str	r1, [r2, #0]
 8006b28:	bf18      	it	ne
 8006b2a:	b21b      	sxthne	r3, r3
 8006b2c:	e7cf      	b.n	8006ace <_printf_i+0x52>
 8006b2e:	6813      	ldr	r3, [r2, #0]
 8006b30:	6825      	ldr	r5, [r4, #0]
 8006b32:	1d18      	adds	r0, r3, #4
 8006b34:	6010      	str	r0, [r2, #0]
 8006b36:	0628      	lsls	r0, r5, #24
 8006b38:	d501      	bpl.n	8006b3e <_printf_i+0xc2>
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	e002      	b.n	8006b44 <_printf_i+0xc8>
 8006b3e:	0668      	lsls	r0, r5, #25
 8006b40:	d5fb      	bpl.n	8006b3a <_printf_i+0xbe>
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	296f      	cmp	r1, #111	; 0x6f
 8006b46:	bf14      	ite	ne
 8006b48:	220a      	movne	r2, #10
 8006b4a:	2208      	moveq	r2, #8
 8006b4c:	4852      	ldr	r0, [pc, #328]	; (8006c98 <_printf_i+0x21c>)
 8006b4e:	2100      	movs	r1, #0
 8006b50:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006b54:	6865      	ldr	r5, [r4, #4]
 8006b56:	2d00      	cmp	r5, #0
 8006b58:	60a5      	str	r5, [r4, #8]
 8006b5a:	f2c0 8095 	blt.w	8006c88 <_printf_i+0x20c>
 8006b5e:	6821      	ldr	r1, [r4, #0]
 8006b60:	f021 0104 	bic.w	r1, r1, #4
 8006b64:	6021      	str	r1, [r4, #0]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d13d      	bne.n	8006be6 <_printf_i+0x16a>
 8006b6a:	2d00      	cmp	r5, #0
 8006b6c:	f040 808e 	bne.w	8006c8c <_printf_i+0x210>
 8006b70:	4665      	mov	r5, ip
 8006b72:	2a08      	cmp	r2, #8
 8006b74:	d10b      	bne.n	8006b8e <_printf_i+0x112>
 8006b76:	6823      	ldr	r3, [r4, #0]
 8006b78:	07db      	lsls	r3, r3, #31
 8006b7a:	d508      	bpl.n	8006b8e <_printf_i+0x112>
 8006b7c:	6923      	ldr	r3, [r4, #16]
 8006b7e:	6862      	ldr	r2, [r4, #4]
 8006b80:	429a      	cmp	r2, r3
 8006b82:	bfde      	ittt	le
 8006b84:	2330      	movle	r3, #48	; 0x30
 8006b86:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006b8a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006b8e:	ebac 0305 	sub.w	r3, ip, r5
 8006b92:	6123      	str	r3, [r4, #16]
 8006b94:	f8cd 8000 	str.w	r8, [sp]
 8006b98:	463b      	mov	r3, r7
 8006b9a:	aa03      	add	r2, sp, #12
 8006b9c:	4621      	mov	r1, r4
 8006b9e:	4630      	mov	r0, r6
 8006ba0:	f7ff fef6 	bl	8006990 <_printf_common>
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d14d      	bne.n	8006c44 <_printf_i+0x1c8>
 8006ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8006bac:	b005      	add	sp, #20
 8006bae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006bb2:	4839      	ldr	r0, [pc, #228]	; (8006c98 <_printf_i+0x21c>)
 8006bb4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006bb8:	6813      	ldr	r3, [r2, #0]
 8006bba:	6821      	ldr	r1, [r4, #0]
 8006bbc:	1d1d      	adds	r5, r3, #4
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	6015      	str	r5, [r2, #0]
 8006bc2:	060a      	lsls	r2, r1, #24
 8006bc4:	d50b      	bpl.n	8006bde <_printf_i+0x162>
 8006bc6:	07ca      	lsls	r2, r1, #31
 8006bc8:	bf44      	itt	mi
 8006bca:	f041 0120 	orrmi.w	r1, r1, #32
 8006bce:	6021      	strmi	r1, [r4, #0]
 8006bd0:	b91b      	cbnz	r3, 8006bda <_printf_i+0x15e>
 8006bd2:	6822      	ldr	r2, [r4, #0]
 8006bd4:	f022 0220 	bic.w	r2, r2, #32
 8006bd8:	6022      	str	r2, [r4, #0]
 8006bda:	2210      	movs	r2, #16
 8006bdc:	e7b7      	b.n	8006b4e <_printf_i+0xd2>
 8006bde:	064d      	lsls	r5, r1, #25
 8006be0:	bf48      	it	mi
 8006be2:	b29b      	uxthmi	r3, r3
 8006be4:	e7ef      	b.n	8006bc6 <_printf_i+0x14a>
 8006be6:	4665      	mov	r5, ip
 8006be8:	fbb3 f1f2 	udiv	r1, r3, r2
 8006bec:	fb02 3311 	mls	r3, r2, r1, r3
 8006bf0:	5cc3      	ldrb	r3, [r0, r3]
 8006bf2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006bf6:	460b      	mov	r3, r1
 8006bf8:	2900      	cmp	r1, #0
 8006bfa:	d1f5      	bne.n	8006be8 <_printf_i+0x16c>
 8006bfc:	e7b9      	b.n	8006b72 <_printf_i+0xf6>
 8006bfe:	6813      	ldr	r3, [r2, #0]
 8006c00:	6825      	ldr	r5, [r4, #0]
 8006c02:	1d18      	adds	r0, r3, #4
 8006c04:	6961      	ldr	r1, [r4, #20]
 8006c06:	6010      	str	r0, [r2, #0]
 8006c08:	0628      	lsls	r0, r5, #24
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	d501      	bpl.n	8006c12 <_printf_i+0x196>
 8006c0e:	6019      	str	r1, [r3, #0]
 8006c10:	e002      	b.n	8006c18 <_printf_i+0x19c>
 8006c12:	066a      	lsls	r2, r5, #25
 8006c14:	d5fb      	bpl.n	8006c0e <_printf_i+0x192>
 8006c16:	8019      	strh	r1, [r3, #0]
 8006c18:	2300      	movs	r3, #0
 8006c1a:	4665      	mov	r5, ip
 8006c1c:	6123      	str	r3, [r4, #16]
 8006c1e:	e7b9      	b.n	8006b94 <_printf_i+0x118>
 8006c20:	6813      	ldr	r3, [r2, #0]
 8006c22:	1d19      	adds	r1, r3, #4
 8006c24:	6011      	str	r1, [r2, #0]
 8006c26:	681d      	ldr	r5, [r3, #0]
 8006c28:	6862      	ldr	r2, [r4, #4]
 8006c2a:	2100      	movs	r1, #0
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	f002 fa95 	bl	800915c <memchr>
 8006c32:	b108      	cbz	r0, 8006c38 <_printf_i+0x1bc>
 8006c34:	1b40      	subs	r0, r0, r5
 8006c36:	6060      	str	r0, [r4, #4]
 8006c38:	6863      	ldr	r3, [r4, #4]
 8006c3a:	6123      	str	r3, [r4, #16]
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c42:	e7a7      	b.n	8006b94 <_printf_i+0x118>
 8006c44:	6923      	ldr	r3, [r4, #16]
 8006c46:	462a      	mov	r2, r5
 8006c48:	4639      	mov	r1, r7
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	47c0      	blx	r8
 8006c4e:	3001      	adds	r0, #1
 8006c50:	d0aa      	beq.n	8006ba8 <_printf_i+0x12c>
 8006c52:	6823      	ldr	r3, [r4, #0]
 8006c54:	079b      	lsls	r3, r3, #30
 8006c56:	d413      	bmi.n	8006c80 <_printf_i+0x204>
 8006c58:	68e0      	ldr	r0, [r4, #12]
 8006c5a:	9b03      	ldr	r3, [sp, #12]
 8006c5c:	4298      	cmp	r0, r3
 8006c5e:	bfb8      	it	lt
 8006c60:	4618      	movlt	r0, r3
 8006c62:	e7a3      	b.n	8006bac <_printf_i+0x130>
 8006c64:	2301      	movs	r3, #1
 8006c66:	464a      	mov	r2, r9
 8006c68:	4639      	mov	r1, r7
 8006c6a:	4630      	mov	r0, r6
 8006c6c:	47c0      	blx	r8
 8006c6e:	3001      	adds	r0, #1
 8006c70:	d09a      	beq.n	8006ba8 <_printf_i+0x12c>
 8006c72:	3501      	adds	r5, #1
 8006c74:	68e3      	ldr	r3, [r4, #12]
 8006c76:	9a03      	ldr	r2, [sp, #12]
 8006c78:	1a9b      	subs	r3, r3, r2
 8006c7a:	42ab      	cmp	r3, r5
 8006c7c:	dcf2      	bgt.n	8006c64 <_printf_i+0x1e8>
 8006c7e:	e7eb      	b.n	8006c58 <_printf_i+0x1dc>
 8006c80:	2500      	movs	r5, #0
 8006c82:	f104 0919 	add.w	r9, r4, #25
 8006c86:	e7f5      	b.n	8006c74 <_printf_i+0x1f8>
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d1ac      	bne.n	8006be6 <_printf_i+0x16a>
 8006c8c:	7803      	ldrb	r3, [r0, #0]
 8006c8e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c96:	e76c      	b.n	8006b72 <_printf_i+0xf6>
 8006c98:	0800ae56 	.word	0x0800ae56
 8006c9c:	0800ae67 	.word	0x0800ae67

08006ca0 <_scanf_float>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	469a      	mov	sl, r3
 8006ca6:	688b      	ldr	r3, [r1, #8]
 8006ca8:	4616      	mov	r6, r2
 8006caa:	1e5a      	subs	r2, r3, #1
 8006cac:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006cb0:	bf88      	it	hi
 8006cb2:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 8006cb6:	b087      	sub	sp, #28
 8006cb8:	bf85      	ittet	hi
 8006cba:	189b      	addhi	r3, r3, r2
 8006cbc:	9301      	strhi	r3, [sp, #4]
 8006cbe:	2300      	movls	r3, #0
 8006cc0:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006cc4:	4688      	mov	r8, r1
 8006cc6:	f04f 0b00 	mov.w	fp, #0
 8006cca:	bf8c      	ite	hi
 8006ccc:	608b      	strhi	r3, [r1, #8]
 8006cce:	9301      	strls	r3, [sp, #4]
 8006cd0:	680b      	ldr	r3, [r1, #0]
 8006cd2:	4607      	mov	r7, r0
 8006cd4:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006cd8:	f848 3b1c 	str.w	r3, [r8], #28
 8006cdc:	460c      	mov	r4, r1
 8006cde:	4645      	mov	r5, r8
 8006ce0:	465a      	mov	r2, fp
 8006ce2:	46d9      	mov	r9, fp
 8006ce4:	e9cd bb03 	strd	fp, fp, [sp, #12]
 8006ce8:	f8cd b008 	str.w	fp, [sp, #8]
 8006cec:	68a1      	ldr	r1, [r4, #8]
 8006cee:	b181      	cbz	r1, 8006d12 <_scanf_float+0x72>
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	2b49      	cmp	r3, #73	; 0x49
 8006cf6:	d071      	beq.n	8006ddc <_scanf_float+0x13c>
 8006cf8:	d84d      	bhi.n	8006d96 <_scanf_float+0xf6>
 8006cfa:	2b39      	cmp	r3, #57	; 0x39
 8006cfc:	d840      	bhi.n	8006d80 <_scanf_float+0xe0>
 8006cfe:	2b31      	cmp	r3, #49	; 0x31
 8006d00:	f080 8088 	bcs.w	8006e14 <_scanf_float+0x174>
 8006d04:	2b2d      	cmp	r3, #45	; 0x2d
 8006d06:	f000 8090 	beq.w	8006e2a <_scanf_float+0x18a>
 8006d0a:	d815      	bhi.n	8006d38 <_scanf_float+0x98>
 8006d0c:	2b2b      	cmp	r3, #43	; 0x2b
 8006d0e:	f000 808c 	beq.w	8006e2a <_scanf_float+0x18a>
 8006d12:	f1b9 0f00 	cmp.w	r9, #0
 8006d16:	d003      	beq.n	8006d20 <_scanf_float+0x80>
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d1e:	6023      	str	r3, [r4, #0]
 8006d20:	3a01      	subs	r2, #1
 8006d22:	2a01      	cmp	r2, #1
 8006d24:	f200 80ea 	bhi.w	8006efc <_scanf_float+0x25c>
 8006d28:	4545      	cmp	r5, r8
 8006d2a:	f200 80dc 	bhi.w	8006ee6 <_scanf_float+0x246>
 8006d2e:	2601      	movs	r6, #1
 8006d30:	4630      	mov	r0, r6
 8006d32:	b007      	add	sp, #28
 8006d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d38:	2b2e      	cmp	r3, #46	; 0x2e
 8006d3a:	f000 809f 	beq.w	8006e7c <_scanf_float+0x1dc>
 8006d3e:	2b30      	cmp	r3, #48	; 0x30
 8006d40:	d1e7      	bne.n	8006d12 <_scanf_float+0x72>
 8006d42:	6820      	ldr	r0, [r4, #0]
 8006d44:	f410 7f80 	tst.w	r0, #256	; 0x100
 8006d48:	d064      	beq.n	8006e14 <_scanf_float+0x174>
 8006d4a:	9b01      	ldr	r3, [sp, #4]
 8006d4c:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 8006d50:	6020      	str	r0, [r4, #0]
 8006d52:	f109 0901 	add.w	r9, r9, #1
 8006d56:	b11b      	cbz	r3, 8006d60 <_scanf_float+0xc0>
 8006d58:	3b01      	subs	r3, #1
 8006d5a:	3101      	adds	r1, #1
 8006d5c:	9301      	str	r3, [sp, #4]
 8006d5e:	60a1      	str	r1, [r4, #8]
 8006d60:	68a3      	ldr	r3, [r4, #8]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	60a3      	str	r3, [r4, #8]
 8006d66:	6923      	ldr	r3, [r4, #16]
 8006d68:	3301      	adds	r3, #1
 8006d6a:	6123      	str	r3, [r4, #16]
 8006d6c:	6873      	ldr	r3, [r6, #4]
 8006d6e:	3b01      	subs	r3, #1
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	6073      	str	r3, [r6, #4]
 8006d74:	f340 80ac 	ble.w	8006ed0 <_scanf_float+0x230>
 8006d78:	6833      	ldr	r3, [r6, #0]
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	6033      	str	r3, [r6, #0]
 8006d7e:	e7b5      	b.n	8006cec <_scanf_float+0x4c>
 8006d80:	2b45      	cmp	r3, #69	; 0x45
 8006d82:	f000 8085 	beq.w	8006e90 <_scanf_float+0x1f0>
 8006d86:	2b46      	cmp	r3, #70	; 0x46
 8006d88:	d06a      	beq.n	8006e60 <_scanf_float+0x1c0>
 8006d8a:	2b41      	cmp	r3, #65	; 0x41
 8006d8c:	d1c1      	bne.n	8006d12 <_scanf_float+0x72>
 8006d8e:	2a01      	cmp	r2, #1
 8006d90:	d1bf      	bne.n	8006d12 <_scanf_float+0x72>
 8006d92:	2202      	movs	r2, #2
 8006d94:	e046      	b.n	8006e24 <_scanf_float+0x184>
 8006d96:	2b65      	cmp	r3, #101	; 0x65
 8006d98:	d07a      	beq.n	8006e90 <_scanf_float+0x1f0>
 8006d9a:	d818      	bhi.n	8006dce <_scanf_float+0x12e>
 8006d9c:	2b54      	cmp	r3, #84	; 0x54
 8006d9e:	d066      	beq.n	8006e6e <_scanf_float+0x1ce>
 8006da0:	d811      	bhi.n	8006dc6 <_scanf_float+0x126>
 8006da2:	2b4e      	cmp	r3, #78	; 0x4e
 8006da4:	d1b5      	bne.n	8006d12 <_scanf_float+0x72>
 8006da6:	2a00      	cmp	r2, #0
 8006da8:	d146      	bne.n	8006e38 <_scanf_float+0x198>
 8006daa:	f1b9 0f00 	cmp.w	r9, #0
 8006dae:	d145      	bne.n	8006e3c <_scanf_float+0x19c>
 8006db0:	6821      	ldr	r1, [r4, #0]
 8006db2:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006db6:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006dba:	d13f      	bne.n	8006e3c <_scanf_float+0x19c>
 8006dbc:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006dc0:	6021      	str	r1, [r4, #0]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	e02e      	b.n	8006e24 <_scanf_float+0x184>
 8006dc6:	2b59      	cmp	r3, #89	; 0x59
 8006dc8:	d01e      	beq.n	8006e08 <_scanf_float+0x168>
 8006dca:	2b61      	cmp	r3, #97	; 0x61
 8006dcc:	e7de      	b.n	8006d8c <_scanf_float+0xec>
 8006dce:	2b6e      	cmp	r3, #110	; 0x6e
 8006dd0:	d0e9      	beq.n	8006da6 <_scanf_float+0x106>
 8006dd2:	d815      	bhi.n	8006e00 <_scanf_float+0x160>
 8006dd4:	2b66      	cmp	r3, #102	; 0x66
 8006dd6:	d043      	beq.n	8006e60 <_scanf_float+0x1c0>
 8006dd8:	2b69      	cmp	r3, #105	; 0x69
 8006dda:	d19a      	bne.n	8006d12 <_scanf_float+0x72>
 8006ddc:	f1bb 0f00 	cmp.w	fp, #0
 8006de0:	d138      	bne.n	8006e54 <_scanf_float+0x1b4>
 8006de2:	f1b9 0f00 	cmp.w	r9, #0
 8006de6:	d197      	bne.n	8006d18 <_scanf_float+0x78>
 8006de8:	6821      	ldr	r1, [r4, #0]
 8006dea:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 8006dee:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 8006df2:	d195      	bne.n	8006d20 <_scanf_float+0x80>
 8006df4:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006df8:	6021      	str	r1, [r4, #0]
 8006dfa:	f04f 0b01 	mov.w	fp, #1
 8006dfe:	e011      	b.n	8006e24 <_scanf_float+0x184>
 8006e00:	2b74      	cmp	r3, #116	; 0x74
 8006e02:	d034      	beq.n	8006e6e <_scanf_float+0x1ce>
 8006e04:	2b79      	cmp	r3, #121	; 0x79
 8006e06:	d184      	bne.n	8006d12 <_scanf_float+0x72>
 8006e08:	f1bb 0f07 	cmp.w	fp, #7
 8006e0c:	d181      	bne.n	8006d12 <_scanf_float+0x72>
 8006e0e:	f04f 0b08 	mov.w	fp, #8
 8006e12:	e007      	b.n	8006e24 <_scanf_float+0x184>
 8006e14:	eb12 0f0b 	cmn.w	r2, fp
 8006e18:	f47f af7b 	bne.w	8006d12 <_scanf_float+0x72>
 8006e1c:	6821      	ldr	r1, [r4, #0]
 8006e1e:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 8006e22:	6021      	str	r1, [r4, #0]
 8006e24:	702b      	strb	r3, [r5, #0]
 8006e26:	3501      	adds	r5, #1
 8006e28:	e79a      	b.n	8006d60 <_scanf_float+0xc0>
 8006e2a:	6821      	ldr	r1, [r4, #0]
 8006e2c:	0608      	lsls	r0, r1, #24
 8006e2e:	f57f af70 	bpl.w	8006d12 <_scanf_float+0x72>
 8006e32:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006e36:	e7f4      	b.n	8006e22 <_scanf_float+0x182>
 8006e38:	2a02      	cmp	r2, #2
 8006e3a:	d047      	beq.n	8006ecc <_scanf_float+0x22c>
 8006e3c:	f1bb 0f01 	cmp.w	fp, #1
 8006e40:	d003      	beq.n	8006e4a <_scanf_float+0x1aa>
 8006e42:	f1bb 0f04 	cmp.w	fp, #4
 8006e46:	f47f af64 	bne.w	8006d12 <_scanf_float+0x72>
 8006e4a:	f10b 0b01 	add.w	fp, fp, #1
 8006e4e:	fa5f fb8b 	uxtb.w	fp, fp
 8006e52:	e7e7      	b.n	8006e24 <_scanf_float+0x184>
 8006e54:	f1bb 0f03 	cmp.w	fp, #3
 8006e58:	d0f7      	beq.n	8006e4a <_scanf_float+0x1aa>
 8006e5a:	f1bb 0f05 	cmp.w	fp, #5
 8006e5e:	e7f2      	b.n	8006e46 <_scanf_float+0x1a6>
 8006e60:	f1bb 0f02 	cmp.w	fp, #2
 8006e64:	f47f af55 	bne.w	8006d12 <_scanf_float+0x72>
 8006e68:	f04f 0b03 	mov.w	fp, #3
 8006e6c:	e7da      	b.n	8006e24 <_scanf_float+0x184>
 8006e6e:	f1bb 0f06 	cmp.w	fp, #6
 8006e72:	f47f af4e 	bne.w	8006d12 <_scanf_float+0x72>
 8006e76:	f04f 0b07 	mov.w	fp, #7
 8006e7a:	e7d3      	b.n	8006e24 <_scanf_float+0x184>
 8006e7c:	6821      	ldr	r1, [r4, #0]
 8006e7e:	0588      	lsls	r0, r1, #22
 8006e80:	f57f af47 	bpl.w	8006d12 <_scanf_float+0x72>
 8006e84:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 8006e88:	6021      	str	r1, [r4, #0]
 8006e8a:	f8cd 9008 	str.w	r9, [sp, #8]
 8006e8e:	e7c9      	b.n	8006e24 <_scanf_float+0x184>
 8006e90:	6821      	ldr	r1, [r4, #0]
 8006e92:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 8006e96:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8006e9a:	d006      	beq.n	8006eaa <_scanf_float+0x20a>
 8006e9c:	0548      	lsls	r0, r1, #21
 8006e9e:	f57f af38 	bpl.w	8006d12 <_scanf_float+0x72>
 8006ea2:	f1b9 0f00 	cmp.w	r9, #0
 8006ea6:	f43f af3b 	beq.w	8006d20 <_scanf_float+0x80>
 8006eaa:	0588      	lsls	r0, r1, #22
 8006eac:	bf58      	it	pl
 8006eae:	9802      	ldrpl	r0, [sp, #8]
 8006eb0:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 8006eb4:	bf58      	it	pl
 8006eb6:	eba9 0000 	subpl.w	r0, r9, r0
 8006eba:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 8006ebe:	bf58      	it	pl
 8006ec0:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 8006ec4:	6021      	str	r1, [r4, #0]
 8006ec6:	f04f 0900 	mov.w	r9, #0
 8006eca:	e7ab      	b.n	8006e24 <_scanf_float+0x184>
 8006ecc:	2203      	movs	r2, #3
 8006ece:	e7a9      	b.n	8006e24 <_scanf_float+0x184>
 8006ed0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006ed4:	4631      	mov	r1, r6
 8006ed6:	4638      	mov	r0, r7
 8006ed8:	9205      	str	r2, [sp, #20]
 8006eda:	4798      	blx	r3
 8006edc:	9a05      	ldr	r2, [sp, #20]
 8006ede:	2800      	cmp	r0, #0
 8006ee0:	f43f af04 	beq.w	8006cec <_scanf_float+0x4c>
 8006ee4:	e715      	b.n	8006d12 <_scanf_float+0x72>
 8006ee6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006eea:	4632      	mov	r2, r6
 8006eec:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006ef0:	4638      	mov	r0, r7
 8006ef2:	4798      	blx	r3
 8006ef4:	6923      	ldr	r3, [r4, #16]
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	6123      	str	r3, [r4, #16]
 8006efa:	e715      	b.n	8006d28 <_scanf_float+0x88>
 8006efc:	f10b 33ff 	add.w	r3, fp, #4294967295
 8006f00:	2b06      	cmp	r3, #6
 8006f02:	d80a      	bhi.n	8006f1a <_scanf_float+0x27a>
 8006f04:	f1bb 0f02 	cmp.w	fp, #2
 8006f08:	d967      	bls.n	8006fda <_scanf_float+0x33a>
 8006f0a:	f1ab 0b03 	sub.w	fp, fp, #3
 8006f0e:	fa5f fb8b 	uxtb.w	fp, fp
 8006f12:	eba5 0b0b 	sub.w	fp, r5, fp
 8006f16:	455d      	cmp	r5, fp
 8006f18:	d14a      	bne.n	8006fb0 <_scanf_float+0x310>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	05da      	lsls	r2, r3, #23
 8006f1e:	d51f      	bpl.n	8006f60 <_scanf_float+0x2c0>
 8006f20:	055b      	lsls	r3, r3, #21
 8006f22:	d467      	bmi.n	8006ff4 <_scanf_float+0x354>
 8006f24:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8006f28:	6923      	ldr	r3, [r4, #16]
 8006f2a:	2965      	cmp	r1, #101	; 0x65
 8006f2c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006f30:	f105 3bff 	add.w	fp, r5, #4294967295
 8006f34:	6123      	str	r3, [r4, #16]
 8006f36:	d00d      	beq.n	8006f54 <_scanf_float+0x2b4>
 8006f38:	2945      	cmp	r1, #69	; 0x45
 8006f3a:	d00b      	beq.n	8006f54 <_scanf_float+0x2b4>
 8006f3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f40:	4632      	mov	r2, r6
 8006f42:	4638      	mov	r0, r7
 8006f44:	4798      	blx	r3
 8006f46:	6923      	ldr	r3, [r4, #16]
 8006f48:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	f1a5 0b02 	sub.w	fp, r5, #2
 8006f52:	6123      	str	r3, [r4, #16]
 8006f54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006f58:	4632      	mov	r2, r6
 8006f5a:	4638      	mov	r0, r7
 8006f5c:	4798      	blx	r3
 8006f5e:	465d      	mov	r5, fp
 8006f60:	6826      	ldr	r6, [r4, #0]
 8006f62:	f016 0610 	ands.w	r6, r6, #16
 8006f66:	d176      	bne.n	8007056 <_scanf_float+0x3b6>
 8006f68:	702e      	strb	r6, [r5, #0]
 8006f6a:	6823      	ldr	r3, [r4, #0]
 8006f6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006f70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f74:	d141      	bne.n	8006ffa <_scanf_float+0x35a>
 8006f76:	9b02      	ldr	r3, [sp, #8]
 8006f78:	eba9 0303 	sub.w	r3, r9, r3
 8006f7c:	425a      	negs	r2, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d148      	bne.n	8007014 <_scanf_float+0x374>
 8006f82:	4641      	mov	r1, r8
 8006f84:	2200      	movs	r2, #0
 8006f86:	4638      	mov	r0, r7
 8006f88:	f000 feb2 	bl	8007cf0 <_strtod_r>
 8006f8c:	6825      	ldr	r5, [r4, #0]
 8006f8e:	4680      	mov	r8, r0
 8006f90:	f015 0f02 	tst.w	r5, #2
 8006f94:	4689      	mov	r9, r1
 8006f96:	f8da 3000 	ldr.w	r3, [sl]
 8006f9a:	d046      	beq.n	800702a <_scanf_float+0x38a>
 8006f9c:	1d1a      	adds	r2, r3, #4
 8006f9e:	f8ca 2000 	str.w	r2, [sl]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	e9c3 8900 	strd	r8, r9, [r3]
 8006fa8:	68e3      	ldr	r3, [r4, #12]
 8006faa:	3301      	adds	r3, #1
 8006fac:	60e3      	str	r3, [r4, #12]
 8006fae:	e6bf      	b.n	8006d30 <_scanf_float+0x90>
 8006fb0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fb4:	4632      	mov	r2, r6
 8006fb6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006fba:	4638      	mov	r0, r7
 8006fbc:	4798      	blx	r3
 8006fbe:	6923      	ldr	r3, [r4, #16]
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	6123      	str	r3, [r4, #16]
 8006fc4:	e7a7      	b.n	8006f16 <_scanf_float+0x276>
 8006fc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fca:	4632      	mov	r2, r6
 8006fcc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	4798      	blx	r3
 8006fd4:	6923      	ldr	r3, [r4, #16]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	6123      	str	r3, [r4, #16]
 8006fda:	4545      	cmp	r5, r8
 8006fdc:	d8f3      	bhi.n	8006fc6 <_scanf_float+0x326>
 8006fde:	e6a6      	b.n	8006d2e <_scanf_float+0x8e>
 8006fe0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006fe4:	4632      	mov	r2, r6
 8006fe6:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 8006fea:	4638      	mov	r0, r7
 8006fec:	4798      	blx	r3
 8006fee:	6923      	ldr	r3, [r4, #16]
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	6123      	str	r3, [r4, #16]
 8006ff4:	4545      	cmp	r5, r8
 8006ff6:	d8f3      	bhi.n	8006fe0 <_scanf_float+0x340>
 8006ff8:	e699      	b.n	8006d2e <_scanf_float+0x8e>
 8006ffa:	9b03      	ldr	r3, [sp, #12]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d0c0      	beq.n	8006f82 <_scanf_float+0x2e2>
 8007000:	9904      	ldr	r1, [sp, #16]
 8007002:	230a      	movs	r3, #10
 8007004:	4632      	mov	r2, r6
 8007006:	3101      	adds	r1, #1
 8007008:	4638      	mov	r0, r7
 800700a:	f000 fefd 	bl	8007e08 <_strtol_r>
 800700e:	9b03      	ldr	r3, [sp, #12]
 8007010:	9d04      	ldr	r5, [sp, #16]
 8007012:	1ac2      	subs	r2, r0, r3
 8007014:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007018:	429d      	cmp	r5, r3
 800701a:	bf28      	it	cs
 800701c:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 8007020:	490e      	ldr	r1, [pc, #56]	; (800705c <_scanf_float+0x3bc>)
 8007022:	4628      	mov	r0, r5
 8007024:	f000 f820 	bl	8007068 <siprintf>
 8007028:	e7ab      	b.n	8006f82 <_scanf_float+0x2e2>
 800702a:	1d1f      	adds	r7, r3, #4
 800702c:	f015 0504 	ands.w	r5, r5, #4
 8007030:	f8ca 7000 	str.w	r7, [sl]
 8007034:	d1b5      	bne.n	8006fa2 <_scanf_float+0x302>
 8007036:	681f      	ldr	r7, [r3, #0]
 8007038:	4602      	mov	r2, r0
 800703a:	460b      	mov	r3, r1
 800703c:	f7f9 fce6 	bl	8000a0c <__aeabi_dcmpun>
 8007040:	b120      	cbz	r0, 800704c <_scanf_float+0x3ac>
 8007042:	4628      	mov	r0, r5
 8007044:	f000 f80c 	bl	8007060 <nanf>
 8007048:	6038      	str	r0, [r7, #0]
 800704a:	e7ad      	b.n	8006fa8 <_scanf_float+0x308>
 800704c:	4640      	mov	r0, r8
 800704e:	4649      	mov	r1, r9
 8007050:	f7f9 fd3a 	bl	8000ac8 <__aeabi_d2f>
 8007054:	e7f8      	b.n	8007048 <_scanf_float+0x3a8>
 8007056:	2600      	movs	r6, #0
 8007058:	e66a      	b.n	8006d30 <_scanf_float+0x90>
 800705a:	bf00      	nop
 800705c:	0800ae78 	.word	0x0800ae78

08007060 <nanf>:
 8007060:	4800      	ldr	r0, [pc, #0]	; (8007064 <nanf+0x4>)
 8007062:	4770      	bx	lr
 8007064:	7fc00000 	.word	0x7fc00000

08007068 <siprintf>:
 8007068:	b40e      	push	{r1, r2, r3}
 800706a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800706e:	b500      	push	{lr}
 8007070:	b09c      	sub	sp, #112	; 0x70
 8007072:	ab1d      	add	r3, sp, #116	; 0x74
 8007074:	9002      	str	r0, [sp, #8]
 8007076:	9006      	str	r0, [sp, #24]
 8007078:	9107      	str	r1, [sp, #28]
 800707a:	9104      	str	r1, [sp, #16]
 800707c:	4808      	ldr	r0, [pc, #32]	; (80070a0 <siprintf+0x38>)
 800707e:	4909      	ldr	r1, [pc, #36]	; (80070a4 <siprintf+0x3c>)
 8007080:	f853 2b04 	ldr.w	r2, [r3], #4
 8007084:	9105      	str	r1, [sp, #20]
 8007086:	6800      	ldr	r0, [r0, #0]
 8007088:	a902      	add	r1, sp, #8
 800708a:	9301      	str	r3, [sp, #4]
 800708c:	f002 fd7a 	bl	8009b84 <_svfiprintf_r>
 8007090:	2200      	movs	r2, #0
 8007092:	9b02      	ldr	r3, [sp, #8]
 8007094:	701a      	strb	r2, [r3, #0]
 8007096:	b01c      	add	sp, #112	; 0x70
 8007098:	f85d eb04 	ldr.w	lr, [sp], #4
 800709c:	b003      	add	sp, #12
 800709e:	4770      	bx	lr
 80070a0:	2000008c 	.word	0x2000008c
 80070a4:	ffff0208 	.word	0xffff0208

080070a8 <sulp>:
 80070a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80070ac:	460f      	mov	r7, r1
 80070ae:	4690      	mov	r8, r2
 80070b0:	f002 fb2c 	bl	800970c <__ulp>
 80070b4:	4604      	mov	r4, r0
 80070b6:	460d      	mov	r5, r1
 80070b8:	f1b8 0f00 	cmp.w	r8, #0
 80070bc:	d011      	beq.n	80070e2 <sulp+0x3a>
 80070be:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80070c2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	dd0b      	ble.n	80070e2 <sulp+0x3a>
 80070ca:	2400      	movs	r4, #0
 80070cc:	051b      	lsls	r3, r3, #20
 80070ce:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80070d2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80070d6:	4622      	mov	r2, r4
 80070d8:	462b      	mov	r3, r5
 80070da:	f7f9 f9fd 	bl	80004d8 <__aeabi_dmul>
 80070de:	4604      	mov	r4, r0
 80070e0:	460d      	mov	r5, r1
 80070e2:	4620      	mov	r0, r4
 80070e4:	4629      	mov	r1, r5
 80070e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80070ea:	0000      	movs	r0, r0
 80070ec:	0000      	movs	r0, r0
	...

080070f0 <_strtod_l>:
 80070f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f4:	461f      	mov	r7, r3
 80070f6:	2300      	movs	r3, #0
 80070f8:	b0a1      	sub	sp, #132	; 0x84
 80070fa:	4683      	mov	fp, r0
 80070fc:	4638      	mov	r0, r7
 80070fe:	460e      	mov	r6, r1
 8007100:	9217      	str	r2, [sp, #92]	; 0x5c
 8007102:	931c      	str	r3, [sp, #112]	; 0x70
 8007104:	f001 ffff 	bl	8009106 <__localeconv_l>
 8007108:	4680      	mov	r8, r0
 800710a:	6800      	ldr	r0, [r0, #0]
 800710c:	f7f9 f820 	bl	8000150 <strlen>
 8007110:	f04f 0900 	mov.w	r9, #0
 8007114:	4604      	mov	r4, r0
 8007116:	f04f 0a00 	mov.w	sl, #0
 800711a:	961b      	str	r6, [sp, #108]	; 0x6c
 800711c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800711e:	781a      	ldrb	r2, [r3, #0]
 8007120:	2a0d      	cmp	r2, #13
 8007122:	d832      	bhi.n	800718a <_strtod_l+0x9a>
 8007124:	2a09      	cmp	r2, #9
 8007126:	d236      	bcs.n	8007196 <_strtod_l+0xa6>
 8007128:	2a00      	cmp	r2, #0
 800712a:	d03e      	beq.n	80071aa <_strtod_l+0xba>
 800712c:	2300      	movs	r3, #0
 800712e:	930d      	str	r3, [sp, #52]	; 0x34
 8007130:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007132:	782b      	ldrb	r3, [r5, #0]
 8007134:	2b30      	cmp	r3, #48	; 0x30
 8007136:	f040 80ac 	bne.w	8007292 <_strtod_l+0x1a2>
 800713a:	786b      	ldrb	r3, [r5, #1]
 800713c:	2b58      	cmp	r3, #88	; 0x58
 800713e:	d001      	beq.n	8007144 <_strtod_l+0x54>
 8007140:	2b78      	cmp	r3, #120	; 0x78
 8007142:	d167      	bne.n	8007214 <_strtod_l+0x124>
 8007144:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007146:	9702      	str	r7, [sp, #8]
 8007148:	9301      	str	r3, [sp, #4]
 800714a:	ab1c      	add	r3, sp, #112	; 0x70
 800714c:	9300      	str	r3, [sp, #0]
 800714e:	4a89      	ldr	r2, [pc, #548]	; (8007374 <_strtod_l+0x284>)
 8007150:	ab1d      	add	r3, sp, #116	; 0x74
 8007152:	a91b      	add	r1, sp, #108	; 0x6c
 8007154:	4658      	mov	r0, fp
 8007156:	f001 fcfb 	bl	8008b50 <__gethex>
 800715a:	f010 0407 	ands.w	r4, r0, #7
 800715e:	4606      	mov	r6, r0
 8007160:	d005      	beq.n	800716e <_strtod_l+0x7e>
 8007162:	2c06      	cmp	r4, #6
 8007164:	d12b      	bne.n	80071be <_strtod_l+0xce>
 8007166:	2300      	movs	r3, #0
 8007168:	3501      	adds	r5, #1
 800716a:	951b      	str	r5, [sp, #108]	; 0x6c
 800716c:	930d      	str	r3, [sp, #52]	; 0x34
 800716e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007170:	2b00      	cmp	r3, #0
 8007172:	f040 85a6 	bne.w	8007cc2 <_strtod_l+0xbd2>
 8007176:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007178:	b1e3      	cbz	r3, 80071b4 <_strtod_l+0xc4>
 800717a:	464a      	mov	r2, r9
 800717c:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8007180:	4610      	mov	r0, r2
 8007182:	4619      	mov	r1, r3
 8007184:	b021      	add	sp, #132	; 0x84
 8007186:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800718a:	2a2b      	cmp	r2, #43	; 0x2b
 800718c:	d015      	beq.n	80071ba <_strtod_l+0xca>
 800718e:	2a2d      	cmp	r2, #45	; 0x2d
 8007190:	d004      	beq.n	800719c <_strtod_l+0xac>
 8007192:	2a20      	cmp	r2, #32
 8007194:	d1ca      	bne.n	800712c <_strtod_l+0x3c>
 8007196:	3301      	adds	r3, #1
 8007198:	931b      	str	r3, [sp, #108]	; 0x6c
 800719a:	e7bf      	b.n	800711c <_strtod_l+0x2c>
 800719c:	2201      	movs	r2, #1
 800719e:	920d      	str	r2, [sp, #52]	; 0x34
 80071a0:	1c5a      	adds	r2, r3, #1
 80071a2:	921b      	str	r2, [sp, #108]	; 0x6c
 80071a4:	785b      	ldrb	r3, [r3, #1]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d1c2      	bne.n	8007130 <_strtod_l+0x40>
 80071aa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80071ac:	961b      	str	r6, [sp, #108]	; 0x6c
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	f040 8585 	bne.w	8007cbe <_strtod_l+0xbce>
 80071b4:	464a      	mov	r2, r9
 80071b6:	4653      	mov	r3, sl
 80071b8:	e7e2      	b.n	8007180 <_strtod_l+0x90>
 80071ba:	2200      	movs	r2, #0
 80071bc:	e7ef      	b.n	800719e <_strtod_l+0xae>
 80071be:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80071c0:	b13a      	cbz	r2, 80071d2 <_strtod_l+0xe2>
 80071c2:	2135      	movs	r1, #53	; 0x35
 80071c4:	a81e      	add	r0, sp, #120	; 0x78
 80071c6:	f002 fb94 	bl	80098f2 <__copybits>
 80071ca:	991c      	ldr	r1, [sp, #112]	; 0x70
 80071cc:	4658      	mov	r0, fp
 80071ce:	f002 f807 	bl	80091e0 <_Bfree>
 80071d2:	3c01      	subs	r4, #1
 80071d4:	2c04      	cmp	r4, #4
 80071d6:	d806      	bhi.n	80071e6 <_strtod_l+0xf6>
 80071d8:	e8df f004 	tbb	[pc, r4]
 80071dc:	1714030a 	.word	0x1714030a
 80071e0:	0a          	.byte	0x0a
 80071e1:	00          	.byte	0x00
 80071e2:	e9dd 9a1e 	ldrd	r9, sl, [sp, #120]	; 0x78
 80071e6:	0731      	lsls	r1, r6, #28
 80071e8:	d5c1      	bpl.n	800716e <_strtod_l+0x7e>
 80071ea:	f04a 4a00 	orr.w	sl, sl, #2147483648	; 0x80000000
 80071ee:	e7be      	b.n	800716e <_strtod_l+0x7e>
 80071f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80071f2:	e9dd 931e 	ldrd	r9, r3, [sp, #120]	; 0x78
 80071f6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80071fa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80071fe:	ea43 5a02 	orr.w	sl, r3, r2, lsl #20
 8007202:	e7f0      	b.n	80071e6 <_strtod_l+0xf6>
 8007204:	f8df a170 	ldr.w	sl, [pc, #368]	; 8007378 <_strtod_l+0x288>
 8007208:	e7ed      	b.n	80071e6 <_strtod_l+0xf6>
 800720a:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 800720e:	f04f 39ff 	mov.w	r9, #4294967295
 8007212:	e7e8      	b.n	80071e6 <_strtod_l+0xf6>
 8007214:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007216:	1c5a      	adds	r2, r3, #1
 8007218:	921b      	str	r2, [sp, #108]	; 0x6c
 800721a:	785b      	ldrb	r3, [r3, #1]
 800721c:	2b30      	cmp	r3, #48	; 0x30
 800721e:	d0f9      	beq.n	8007214 <_strtod_l+0x124>
 8007220:	2b00      	cmp	r3, #0
 8007222:	d0a4      	beq.n	800716e <_strtod_l+0x7e>
 8007224:	2301      	movs	r3, #1
 8007226:	2500      	movs	r5, #0
 8007228:	220a      	movs	r2, #10
 800722a:	9307      	str	r3, [sp, #28]
 800722c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800722e:	9506      	str	r5, [sp, #24]
 8007230:	9308      	str	r3, [sp, #32]
 8007232:	9504      	str	r5, [sp, #16]
 8007234:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007236:	7807      	ldrb	r7, [r0, #0]
 8007238:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800723c:	b2d9      	uxtb	r1, r3
 800723e:	2909      	cmp	r1, #9
 8007240:	d929      	bls.n	8007296 <_strtod_l+0x1a6>
 8007242:	4622      	mov	r2, r4
 8007244:	f8d8 1000 	ldr.w	r1, [r8]
 8007248:	f002 fda4 	bl	8009d94 <strncmp>
 800724c:	2800      	cmp	r0, #0
 800724e:	d031      	beq.n	80072b4 <_strtod_l+0x1c4>
 8007250:	2000      	movs	r0, #0
 8007252:	463b      	mov	r3, r7
 8007254:	4602      	mov	r2, r0
 8007256:	9c04      	ldr	r4, [sp, #16]
 8007258:	9005      	str	r0, [sp, #20]
 800725a:	2b65      	cmp	r3, #101	; 0x65
 800725c:	d001      	beq.n	8007262 <_strtod_l+0x172>
 800725e:	2b45      	cmp	r3, #69	; 0x45
 8007260:	d114      	bne.n	800728c <_strtod_l+0x19c>
 8007262:	b924      	cbnz	r4, 800726e <_strtod_l+0x17e>
 8007264:	b910      	cbnz	r0, 800726c <_strtod_l+0x17c>
 8007266:	9b07      	ldr	r3, [sp, #28]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d09e      	beq.n	80071aa <_strtod_l+0xba>
 800726c:	2400      	movs	r4, #0
 800726e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007270:	1c73      	adds	r3, r6, #1
 8007272:	931b      	str	r3, [sp, #108]	; 0x6c
 8007274:	7873      	ldrb	r3, [r6, #1]
 8007276:	2b2b      	cmp	r3, #43	; 0x2b
 8007278:	d078      	beq.n	800736c <_strtod_l+0x27c>
 800727a:	2b2d      	cmp	r3, #45	; 0x2d
 800727c:	d070      	beq.n	8007360 <_strtod_l+0x270>
 800727e:	f04f 0c00 	mov.w	ip, #0
 8007282:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8007286:	2f09      	cmp	r7, #9
 8007288:	d97c      	bls.n	8007384 <_strtod_l+0x294>
 800728a:	961b      	str	r6, [sp, #108]	; 0x6c
 800728c:	f04f 0e00 	mov.w	lr, #0
 8007290:	e09a      	b.n	80073c8 <_strtod_l+0x2d8>
 8007292:	2300      	movs	r3, #0
 8007294:	e7c7      	b.n	8007226 <_strtod_l+0x136>
 8007296:	9904      	ldr	r1, [sp, #16]
 8007298:	3001      	adds	r0, #1
 800729a:	2908      	cmp	r1, #8
 800729c:	bfd7      	itett	le
 800729e:	9906      	ldrle	r1, [sp, #24]
 80072a0:	fb02 3505 	mlagt	r5, r2, r5, r3
 80072a4:	fb02 3301 	mlale	r3, r2, r1, r3
 80072a8:	9306      	strle	r3, [sp, #24]
 80072aa:	9b04      	ldr	r3, [sp, #16]
 80072ac:	901b      	str	r0, [sp, #108]	; 0x6c
 80072ae:	3301      	adds	r3, #1
 80072b0:	9304      	str	r3, [sp, #16]
 80072b2:	e7bf      	b.n	8007234 <_strtod_l+0x144>
 80072b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072b6:	191a      	adds	r2, r3, r4
 80072b8:	921b      	str	r2, [sp, #108]	; 0x6c
 80072ba:	9a04      	ldr	r2, [sp, #16]
 80072bc:	5d1b      	ldrb	r3, [r3, r4]
 80072be:	2a00      	cmp	r2, #0
 80072c0:	d037      	beq.n	8007332 <_strtod_l+0x242>
 80072c2:	4602      	mov	r2, r0
 80072c4:	9c04      	ldr	r4, [sp, #16]
 80072c6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80072ca:	2909      	cmp	r1, #9
 80072cc:	d913      	bls.n	80072f6 <_strtod_l+0x206>
 80072ce:	2101      	movs	r1, #1
 80072d0:	9105      	str	r1, [sp, #20]
 80072d2:	e7c2      	b.n	800725a <_strtod_l+0x16a>
 80072d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80072d6:	3001      	adds	r0, #1
 80072d8:	1c5a      	adds	r2, r3, #1
 80072da:	921b      	str	r2, [sp, #108]	; 0x6c
 80072dc:	785b      	ldrb	r3, [r3, #1]
 80072de:	2b30      	cmp	r3, #48	; 0x30
 80072e0:	d0f8      	beq.n	80072d4 <_strtod_l+0x1e4>
 80072e2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80072e6:	2a08      	cmp	r2, #8
 80072e8:	f200 84f0 	bhi.w	8007ccc <_strtod_l+0xbdc>
 80072ec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80072ee:	9208      	str	r2, [sp, #32]
 80072f0:	4602      	mov	r2, r0
 80072f2:	2000      	movs	r0, #0
 80072f4:	4604      	mov	r4, r0
 80072f6:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80072fa:	f100 0101 	add.w	r1, r0, #1
 80072fe:	d012      	beq.n	8007326 <_strtod_l+0x236>
 8007300:	440a      	add	r2, r1
 8007302:	270a      	movs	r7, #10
 8007304:	4621      	mov	r1, r4
 8007306:	eb00 0c04 	add.w	ip, r0, r4
 800730a:	458c      	cmp	ip, r1
 800730c:	d113      	bne.n	8007336 <_strtod_l+0x246>
 800730e:	1821      	adds	r1, r4, r0
 8007310:	2908      	cmp	r1, #8
 8007312:	f104 0401 	add.w	r4, r4, #1
 8007316:	4404      	add	r4, r0
 8007318:	dc19      	bgt.n	800734e <_strtod_l+0x25e>
 800731a:	210a      	movs	r1, #10
 800731c:	9b06      	ldr	r3, [sp, #24]
 800731e:	fb01 e303 	mla	r3, r1, r3, lr
 8007322:	9306      	str	r3, [sp, #24]
 8007324:	2100      	movs	r1, #0
 8007326:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007328:	1c58      	adds	r0, r3, #1
 800732a:	901b      	str	r0, [sp, #108]	; 0x6c
 800732c:	785b      	ldrb	r3, [r3, #1]
 800732e:	4608      	mov	r0, r1
 8007330:	e7c9      	b.n	80072c6 <_strtod_l+0x1d6>
 8007332:	9804      	ldr	r0, [sp, #16]
 8007334:	e7d3      	b.n	80072de <_strtod_l+0x1ee>
 8007336:	2908      	cmp	r1, #8
 8007338:	f101 0101 	add.w	r1, r1, #1
 800733c:	dc03      	bgt.n	8007346 <_strtod_l+0x256>
 800733e:	9b06      	ldr	r3, [sp, #24]
 8007340:	437b      	muls	r3, r7
 8007342:	9306      	str	r3, [sp, #24]
 8007344:	e7e1      	b.n	800730a <_strtod_l+0x21a>
 8007346:	2910      	cmp	r1, #16
 8007348:	bfd8      	it	le
 800734a:	437d      	mulle	r5, r7
 800734c:	e7dd      	b.n	800730a <_strtod_l+0x21a>
 800734e:	2c10      	cmp	r4, #16
 8007350:	bfdc      	itt	le
 8007352:	210a      	movle	r1, #10
 8007354:	fb01 e505 	mlale	r5, r1, r5, lr
 8007358:	e7e4      	b.n	8007324 <_strtod_l+0x234>
 800735a:	2301      	movs	r3, #1
 800735c:	9305      	str	r3, [sp, #20]
 800735e:	e781      	b.n	8007264 <_strtod_l+0x174>
 8007360:	f04f 0c01 	mov.w	ip, #1
 8007364:	1cb3      	adds	r3, r6, #2
 8007366:	931b      	str	r3, [sp, #108]	; 0x6c
 8007368:	78b3      	ldrb	r3, [r6, #2]
 800736a:	e78a      	b.n	8007282 <_strtod_l+0x192>
 800736c:	f04f 0c00 	mov.w	ip, #0
 8007370:	e7f8      	b.n	8007364 <_strtod_l+0x274>
 8007372:	bf00      	nop
 8007374:	0800ae80 	.word	0x0800ae80
 8007378:	7ff00000 	.word	0x7ff00000
 800737c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800737e:	1c5f      	adds	r7, r3, #1
 8007380:	971b      	str	r7, [sp, #108]	; 0x6c
 8007382:	785b      	ldrb	r3, [r3, #1]
 8007384:	2b30      	cmp	r3, #48	; 0x30
 8007386:	d0f9      	beq.n	800737c <_strtod_l+0x28c>
 8007388:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800738c:	2f08      	cmp	r7, #8
 800738e:	f63f af7d 	bhi.w	800728c <_strtod_l+0x19c>
 8007392:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8007396:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007398:	9309      	str	r3, [sp, #36]	; 0x24
 800739a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800739c:	1c5f      	adds	r7, r3, #1
 800739e:	971b      	str	r7, [sp, #108]	; 0x6c
 80073a0:	785b      	ldrb	r3, [r3, #1]
 80073a2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 80073a6:	f1b8 0f09 	cmp.w	r8, #9
 80073aa:	d937      	bls.n	800741c <_strtod_l+0x32c>
 80073ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80073ae:	1a7f      	subs	r7, r7, r1
 80073b0:	2f08      	cmp	r7, #8
 80073b2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80073b6:	dc37      	bgt.n	8007428 <_strtod_l+0x338>
 80073b8:	45be      	cmp	lr, r7
 80073ba:	bfa8      	it	ge
 80073bc:	46be      	movge	lr, r7
 80073be:	f1bc 0f00 	cmp.w	ip, #0
 80073c2:	d001      	beq.n	80073c8 <_strtod_l+0x2d8>
 80073c4:	f1ce 0e00 	rsb	lr, lr, #0
 80073c8:	2c00      	cmp	r4, #0
 80073ca:	d151      	bne.n	8007470 <_strtod_l+0x380>
 80073cc:	2800      	cmp	r0, #0
 80073ce:	f47f aece 	bne.w	800716e <_strtod_l+0x7e>
 80073d2:	9a07      	ldr	r2, [sp, #28]
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	f47f aeca 	bne.w	800716e <_strtod_l+0x7e>
 80073da:	9a05      	ldr	r2, [sp, #20]
 80073dc:	2a00      	cmp	r2, #0
 80073de:	f47f aee4 	bne.w	80071aa <_strtod_l+0xba>
 80073e2:	2b4e      	cmp	r3, #78	; 0x4e
 80073e4:	d027      	beq.n	8007436 <_strtod_l+0x346>
 80073e6:	dc21      	bgt.n	800742c <_strtod_l+0x33c>
 80073e8:	2b49      	cmp	r3, #73	; 0x49
 80073ea:	f47f aede 	bne.w	80071aa <_strtod_l+0xba>
 80073ee:	49a4      	ldr	r1, [pc, #656]	; (8007680 <_strtod_l+0x590>)
 80073f0:	a81b      	add	r0, sp, #108	; 0x6c
 80073f2:	f001 fde1 	bl	8008fb8 <__match>
 80073f6:	2800      	cmp	r0, #0
 80073f8:	f43f aed7 	beq.w	80071aa <_strtod_l+0xba>
 80073fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80073fe:	49a1      	ldr	r1, [pc, #644]	; (8007684 <_strtod_l+0x594>)
 8007400:	3b01      	subs	r3, #1
 8007402:	a81b      	add	r0, sp, #108	; 0x6c
 8007404:	931b      	str	r3, [sp, #108]	; 0x6c
 8007406:	f001 fdd7 	bl	8008fb8 <__match>
 800740a:	b910      	cbnz	r0, 8007412 <_strtod_l+0x322>
 800740c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800740e:	3301      	adds	r3, #1
 8007410:	931b      	str	r3, [sp, #108]	; 0x6c
 8007412:	f8df a284 	ldr.w	sl, [pc, #644]	; 8007698 <_strtod_l+0x5a8>
 8007416:	f04f 0900 	mov.w	r9, #0
 800741a:	e6a8      	b.n	800716e <_strtod_l+0x7e>
 800741c:	210a      	movs	r1, #10
 800741e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007422:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007426:	e7b8      	b.n	800739a <_strtod_l+0x2aa>
 8007428:	46be      	mov	lr, r7
 800742a:	e7c8      	b.n	80073be <_strtod_l+0x2ce>
 800742c:	2b69      	cmp	r3, #105	; 0x69
 800742e:	d0de      	beq.n	80073ee <_strtod_l+0x2fe>
 8007430:	2b6e      	cmp	r3, #110	; 0x6e
 8007432:	f47f aeba 	bne.w	80071aa <_strtod_l+0xba>
 8007436:	4994      	ldr	r1, [pc, #592]	; (8007688 <_strtod_l+0x598>)
 8007438:	a81b      	add	r0, sp, #108	; 0x6c
 800743a:	f001 fdbd 	bl	8008fb8 <__match>
 800743e:	2800      	cmp	r0, #0
 8007440:	f43f aeb3 	beq.w	80071aa <_strtod_l+0xba>
 8007444:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	2b28      	cmp	r3, #40	; 0x28
 800744a:	d10e      	bne.n	800746a <_strtod_l+0x37a>
 800744c:	aa1e      	add	r2, sp, #120	; 0x78
 800744e:	498f      	ldr	r1, [pc, #572]	; (800768c <_strtod_l+0x59c>)
 8007450:	a81b      	add	r0, sp, #108	; 0x6c
 8007452:	f001 fdc5 	bl	8008fe0 <__hexnan>
 8007456:	2805      	cmp	r0, #5
 8007458:	d107      	bne.n	800746a <_strtod_l+0x37a>
 800745a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800745c:	f8dd 9078 	ldr.w	r9, [sp, #120]	; 0x78
 8007460:	f043 4aff 	orr.w	sl, r3, #2139095040	; 0x7f800000
 8007464:	f44a 0ae0 	orr.w	sl, sl, #7340032	; 0x700000
 8007468:	e681      	b.n	800716e <_strtod_l+0x7e>
 800746a:	f8df a234 	ldr.w	sl, [pc, #564]	; 80076a0 <_strtod_l+0x5b0>
 800746e:	e7d2      	b.n	8007416 <_strtod_l+0x326>
 8007470:	ebae 0302 	sub.w	r3, lr, r2
 8007474:	9307      	str	r3, [sp, #28]
 8007476:	9b04      	ldr	r3, [sp, #16]
 8007478:	9806      	ldr	r0, [sp, #24]
 800747a:	2b00      	cmp	r3, #0
 800747c:	bf08      	it	eq
 800747e:	4623      	moveq	r3, r4
 8007480:	2c10      	cmp	r4, #16
 8007482:	9304      	str	r3, [sp, #16]
 8007484:	46a0      	mov	r8, r4
 8007486:	bfa8      	it	ge
 8007488:	f04f 0810 	movge.w	r8, #16
 800748c:	f7f8 ffaa 	bl	80003e4 <__aeabi_ui2d>
 8007490:	2c09      	cmp	r4, #9
 8007492:	4681      	mov	r9, r0
 8007494:	468a      	mov	sl, r1
 8007496:	dc13      	bgt.n	80074c0 <_strtod_l+0x3d0>
 8007498:	9b07      	ldr	r3, [sp, #28]
 800749a:	2b00      	cmp	r3, #0
 800749c:	f43f ae67 	beq.w	800716e <_strtod_l+0x7e>
 80074a0:	9b07      	ldr	r3, [sp, #28]
 80074a2:	dd7e      	ble.n	80075a2 <_strtod_l+0x4b2>
 80074a4:	2b16      	cmp	r3, #22
 80074a6:	dc65      	bgt.n	8007574 <_strtod_l+0x484>
 80074a8:	4a79      	ldr	r2, [pc, #484]	; (8007690 <_strtod_l+0x5a0>)
 80074aa:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 80074ae:	464a      	mov	r2, r9
 80074b0:	e9de 0100 	ldrd	r0, r1, [lr]
 80074b4:	4653      	mov	r3, sl
 80074b6:	f7f9 f80f 	bl	80004d8 <__aeabi_dmul>
 80074ba:	4681      	mov	r9, r0
 80074bc:	468a      	mov	sl, r1
 80074be:	e656      	b.n	800716e <_strtod_l+0x7e>
 80074c0:	4b73      	ldr	r3, [pc, #460]	; (8007690 <_strtod_l+0x5a0>)
 80074c2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80074c6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80074ca:	f7f9 f805 	bl	80004d8 <__aeabi_dmul>
 80074ce:	4606      	mov	r6, r0
 80074d0:	4628      	mov	r0, r5
 80074d2:	460f      	mov	r7, r1
 80074d4:	f7f8 ff86 	bl	80003e4 <__aeabi_ui2d>
 80074d8:	4602      	mov	r2, r0
 80074da:	460b      	mov	r3, r1
 80074dc:	4630      	mov	r0, r6
 80074de:	4639      	mov	r1, r7
 80074e0:	f7f8 fe44 	bl	800016c <__adddf3>
 80074e4:	2c0f      	cmp	r4, #15
 80074e6:	4681      	mov	r9, r0
 80074e8:	468a      	mov	sl, r1
 80074ea:	ddd5      	ble.n	8007498 <_strtod_l+0x3a8>
 80074ec:	9b07      	ldr	r3, [sp, #28]
 80074ee:	eba4 0808 	sub.w	r8, r4, r8
 80074f2:	4498      	add	r8, r3
 80074f4:	f1b8 0f00 	cmp.w	r8, #0
 80074f8:	f340 809a 	ble.w	8007630 <_strtod_l+0x540>
 80074fc:	f018 030f 	ands.w	r3, r8, #15
 8007500:	d00a      	beq.n	8007518 <_strtod_l+0x428>
 8007502:	4963      	ldr	r1, [pc, #396]	; (8007690 <_strtod_l+0x5a0>)
 8007504:	464a      	mov	r2, r9
 8007506:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800750a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800750e:	4653      	mov	r3, sl
 8007510:	f7f8 ffe2 	bl	80004d8 <__aeabi_dmul>
 8007514:	4681      	mov	r9, r0
 8007516:	468a      	mov	sl, r1
 8007518:	f038 080f 	bics.w	r8, r8, #15
 800751c:	d077      	beq.n	800760e <_strtod_l+0x51e>
 800751e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007522:	dd4b      	ble.n	80075bc <_strtod_l+0x4cc>
 8007524:	f04f 0800 	mov.w	r8, #0
 8007528:	f8cd 8010 	str.w	r8, [sp, #16]
 800752c:	f8cd 8020 	str.w	r8, [sp, #32]
 8007530:	f8cd 8018 	str.w	r8, [sp, #24]
 8007534:	2322      	movs	r3, #34	; 0x22
 8007536:	f04f 0900 	mov.w	r9, #0
 800753a:	f8df a15c 	ldr.w	sl, [pc, #348]	; 8007698 <_strtod_l+0x5a8>
 800753e:	f8cb 3000 	str.w	r3, [fp]
 8007542:	9b08      	ldr	r3, [sp, #32]
 8007544:	2b00      	cmp	r3, #0
 8007546:	f43f ae12 	beq.w	800716e <_strtod_l+0x7e>
 800754a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800754c:	4658      	mov	r0, fp
 800754e:	f001 fe47 	bl	80091e0 <_Bfree>
 8007552:	9906      	ldr	r1, [sp, #24]
 8007554:	4658      	mov	r0, fp
 8007556:	f001 fe43 	bl	80091e0 <_Bfree>
 800755a:	9904      	ldr	r1, [sp, #16]
 800755c:	4658      	mov	r0, fp
 800755e:	f001 fe3f 	bl	80091e0 <_Bfree>
 8007562:	9908      	ldr	r1, [sp, #32]
 8007564:	4658      	mov	r0, fp
 8007566:	f001 fe3b 	bl	80091e0 <_Bfree>
 800756a:	4641      	mov	r1, r8
 800756c:	4658      	mov	r0, fp
 800756e:	f001 fe37 	bl	80091e0 <_Bfree>
 8007572:	e5fc      	b.n	800716e <_strtod_l+0x7e>
 8007574:	9a07      	ldr	r2, [sp, #28]
 8007576:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800757a:	4293      	cmp	r3, r2
 800757c:	dbb6      	blt.n	80074ec <_strtod_l+0x3fc>
 800757e:	4d44      	ldr	r5, [pc, #272]	; (8007690 <_strtod_l+0x5a0>)
 8007580:	f1c4 040f 	rsb	r4, r4, #15
 8007584:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007588:	464a      	mov	r2, r9
 800758a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800758e:	4653      	mov	r3, sl
 8007590:	f7f8 ffa2 	bl	80004d8 <__aeabi_dmul>
 8007594:	9b07      	ldr	r3, [sp, #28]
 8007596:	1b1c      	subs	r4, r3, r4
 8007598:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800759c:	e9d5 2300 	ldrd	r2, r3, [r5]
 80075a0:	e789      	b.n	80074b6 <_strtod_l+0x3c6>
 80075a2:	f113 0f16 	cmn.w	r3, #22
 80075a6:	dba1      	blt.n	80074ec <_strtod_l+0x3fc>
 80075a8:	4a39      	ldr	r2, [pc, #228]	; (8007690 <_strtod_l+0x5a0>)
 80075aa:	4648      	mov	r0, r9
 80075ac:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80075b0:	e9d2 2300 	ldrd	r2, r3, [r2]
 80075b4:	4651      	mov	r1, sl
 80075b6:	f7f9 f8b9 	bl	800072c <__aeabi_ddiv>
 80075ba:	e77e      	b.n	80074ba <_strtod_l+0x3ca>
 80075bc:	2300      	movs	r3, #0
 80075be:	4648      	mov	r0, r9
 80075c0:	4651      	mov	r1, sl
 80075c2:	461d      	mov	r5, r3
 80075c4:	4e33      	ldr	r6, [pc, #204]	; (8007694 <_strtod_l+0x5a4>)
 80075c6:	ea4f 1828 	mov.w	r8, r8, asr #4
 80075ca:	f1b8 0f01 	cmp.w	r8, #1
 80075ce:	dc21      	bgt.n	8007614 <_strtod_l+0x524>
 80075d0:	b10b      	cbz	r3, 80075d6 <_strtod_l+0x4e6>
 80075d2:	4681      	mov	r9, r0
 80075d4:	468a      	mov	sl, r1
 80075d6:	4b2f      	ldr	r3, [pc, #188]	; (8007694 <_strtod_l+0x5a4>)
 80075d8:	f1aa 7a54 	sub.w	sl, sl, #55574528	; 0x3500000
 80075dc:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80075e0:	464a      	mov	r2, r9
 80075e2:	e9d5 0100 	ldrd	r0, r1, [r5]
 80075e6:	4653      	mov	r3, sl
 80075e8:	f7f8 ff76 	bl	80004d8 <__aeabi_dmul>
 80075ec:	4b2a      	ldr	r3, [pc, #168]	; (8007698 <_strtod_l+0x5a8>)
 80075ee:	460a      	mov	r2, r1
 80075f0:	400b      	ands	r3, r1
 80075f2:	492a      	ldr	r1, [pc, #168]	; (800769c <_strtod_l+0x5ac>)
 80075f4:	4681      	mov	r9, r0
 80075f6:	428b      	cmp	r3, r1
 80075f8:	d894      	bhi.n	8007524 <_strtod_l+0x434>
 80075fa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80075fe:	428b      	cmp	r3, r1
 8007600:	bf86      	itte	hi
 8007602:	f04f 39ff 	movhi.w	r9, #4294967295
 8007606:	f8df a09c 	ldrhi.w	sl, [pc, #156]	; 80076a4 <_strtod_l+0x5b4>
 800760a:	f102 7a54 	addls.w	sl, r2, #55574528	; 0x3500000
 800760e:	2300      	movs	r3, #0
 8007610:	9305      	str	r3, [sp, #20]
 8007612:	e07b      	b.n	800770c <_strtod_l+0x61c>
 8007614:	f018 0f01 	tst.w	r8, #1
 8007618:	d006      	beq.n	8007628 <_strtod_l+0x538>
 800761a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f7f8 ff59 	bl	80004d8 <__aeabi_dmul>
 8007626:	2301      	movs	r3, #1
 8007628:	3501      	adds	r5, #1
 800762a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800762e:	e7cc      	b.n	80075ca <_strtod_l+0x4da>
 8007630:	d0ed      	beq.n	800760e <_strtod_l+0x51e>
 8007632:	f1c8 0800 	rsb	r8, r8, #0
 8007636:	f018 020f 	ands.w	r2, r8, #15
 800763a:	d00a      	beq.n	8007652 <_strtod_l+0x562>
 800763c:	4b14      	ldr	r3, [pc, #80]	; (8007690 <_strtod_l+0x5a0>)
 800763e:	4648      	mov	r0, r9
 8007640:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007644:	4651      	mov	r1, sl
 8007646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764a:	f7f9 f86f 	bl	800072c <__aeabi_ddiv>
 800764e:	4681      	mov	r9, r0
 8007650:	468a      	mov	sl, r1
 8007652:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007656:	d0da      	beq.n	800760e <_strtod_l+0x51e>
 8007658:	f1b8 0f1f 	cmp.w	r8, #31
 800765c:	dd24      	ble.n	80076a8 <_strtod_l+0x5b8>
 800765e:	f04f 0800 	mov.w	r8, #0
 8007662:	f8cd 8010 	str.w	r8, [sp, #16]
 8007666:	f8cd 8020 	str.w	r8, [sp, #32]
 800766a:	f8cd 8018 	str.w	r8, [sp, #24]
 800766e:	2322      	movs	r3, #34	; 0x22
 8007670:	f04f 0900 	mov.w	r9, #0
 8007674:	f04f 0a00 	mov.w	sl, #0
 8007678:	f8cb 3000 	str.w	r3, [fp]
 800767c:	e761      	b.n	8007542 <_strtod_l+0x452>
 800767e:	bf00      	nop
 8007680:	0800ae49 	.word	0x0800ae49
 8007684:	0800aed3 	.word	0x0800aed3
 8007688:	0800ae51 	.word	0x0800ae51
 800768c:	0800ae94 	.word	0x0800ae94
 8007690:	0800af10 	.word	0x0800af10
 8007694:	0800aee8 	.word	0x0800aee8
 8007698:	7ff00000 	.word	0x7ff00000
 800769c:	7ca00000 	.word	0x7ca00000
 80076a0:	fff80000 	.word	0xfff80000
 80076a4:	7fefffff 	.word	0x7fefffff
 80076a8:	f018 0310 	ands.w	r3, r8, #16
 80076ac:	bf18      	it	ne
 80076ae:	236a      	movne	r3, #106	; 0x6a
 80076b0:	4648      	mov	r0, r9
 80076b2:	9305      	str	r3, [sp, #20]
 80076b4:	4651      	mov	r1, sl
 80076b6:	2300      	movs	r3, #0
 80076b8:	4da1      	ldr	r5, [pc, #644]	; (8007940 <_strtod_l+0x850>)
 80076ba:	f1b8 0f00 	cmp.w	r8, #0
 80076be:	f300 8113 	bgt.w	80078e8 <_strtod_l+0x7f8>
 80076c2:	b10b      	cbz	r3, 80076c8 <_strtod_l+0x5d8>
 80076c4:	4681      	mov	r9, r0
 80076c6:	468a      	mov	sl, r1
 80076c8:	9b05      	ldr	r3, [sp, #20]
 80076ca:	b1bb      	cbz	r3, 80076fc <_strtod_l+0x60c>
 80076cc:	f3ca 530a 	ubfx	r3, sl, #20, #11
 80076d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	4651      	mov	r1, sl
 80076d8:	dd10      	ble.n	80076fc <_strtod_l+0x60c>
 80076da:	2b1f      	cmp	r3, #31
 80076dc:	f340 8110 	ble.w	8007900 <_strtod_l+0x810>
 80076e0:	2b34      	cmp	r3, #52	; 0x34
 80076e2:	bfd8      	it	le
 80076e4:	f04f 32ff 	movle.w	r2, #4294967295
 80076e8:	f04f 0900 	mov.w	r9, #0
 80076ec:	bfcf      	iteee	gt
 80076ee:	f04f 7a5c 	movgt.w	sl, #57671680	; 0x3700000
 80076f2:	3b20      	suble	r3, #32
 80076f4:	fa02 f303 	lslle.w	r3, r2, r3
 80076f8:	ea03 0a01 	andle.w	sl, r3, r1
 80076fc:	2200      	movs	r2, #0
 80076fe:	2300      	movs	r3, #0
 8007700:	4648      	mov	r0, r9
 8007702:	4651      	mov	r1, sl
 8007704:	f7f9 f950 	bl	80009a8 <__aeabi_dcmpeq>
 8007708:	2800      	cmp	r0, #0
 800770a:	d1a8      	bne.n	800765e <_strtod_l+0x56e>
 800770c:	9b06      	ldr	r3, [sp, #24]
 800770e:	9a04      	ldr	r2, [sp, #16]
 8007710:	9300      	str	r3, [sp, #0]
 8007712:	9908      	ldr	r1, [sp, #32]
 8007714:	4623      	mov	r3, r4
 8007716:	4658      	mov	r0, fp
 8007718:	f001 fdb4 	bl	8009284 <__s2b>
 800771c:	9008      	str	r0, [sp, #32]
 800771e:	2800      	cmp	r0, #0
 8007720:	f43f af00 	beq.w	8007524 <_strtod_l+0x434>
 8007724:	9a07      	ldr	r2, [sp, #28]
 8007726:	9b07      	ldr	r3, [sp, #28]
 8007728:	2a00      	cmp	r2, #0
 800772a:	f1c3 0300 	rsb	r3, r3, #0
 800772e:	bfa8      	it	ge
 8007730:	2300      	movge	r3, #0
 8007732:	f04f 0800 	mov.w	r8, #0
 8007736:	930e      	str	r3, [sp, #56]	; 0x38
 8007738:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800773c:	9316      	str	r3, [sp, #88]	; 0x58
 800773e:	f8cd 8010 	str.w	r8, [sp, #16]
 8007742:	9b08      	ldr	r3, [sp, #32]
 8007744:	4658      	mov	r0, fp
 8007746:	6859      	ldr	r1, [r3, #4]
 8007748:	f001 fd16 	bl	8009178 <_Balloc>
 800774c:	9006      	str	r0, [sp, #24]
 800774e:	2800      	cmp	r0, #0
 8007750:	f43f aef0 	beq.w	8007534 <_strtod_l+0x444>
 8007754:	9b08      	ldr	r3, [sp, #32]
 8007756:	300c      	adds	r0, #12
 8007758:	691a      	ldr	r2, [r3, #16]
 800775a:	f103 010c 	add.w	r1, r3, #12
 800775e:	3202      	adds	r2, #2
 8007760:	0092      	lsls	r2, r2, #2
 8007762:	f7fe fe3b 	bl	80063dc <memcpy>
 8007766:	ab1e      	add	r3, sp, #120	; 0x78
 8007768:	9301      	str	r3, [sp, #4]
 800776a:	ab1d      	add	r3, sp, #116	; 0x74
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	464a      	mov	r2, r9
 8007770:	4653      	mov	r3, sl
 8007772:	4658      	mov	r0, fp
 8007774:	e9cd 9a0a 	strd	r9, sl, [sp, #40]	; 0x28
 8007778:	f002 f83e 	bl	80097f8 <__d2b>
 800777c:	901c      	str	r0, [sp, #112]	; 0x70
 800777e:	2800      	cmp	r0, #0
 8007780:	f43f aed8 	beq.w	8007534 <_strtod_l+0x444>
 8007784:	2101      	movs	r1, #1
 8007786:	4658      	mov	r0, fp
 8007788:	f001 fe08 	bl	800939c <__i2b>
 800778c:	9004      	str	r0, [sp, #16]
 800778e:	4603      	mov	r3, r0
 8007790:	2800      	cmp	r0, #0
 8007792:	f43f aecf 	beq.w	8007534 <_strtod_l+0x444>
 8007796:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8007798:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800779a:	2d00      	cmp	r5, #0
 800779c:	bfab      	itete	ge
 800779e:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80077a0:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80077a2:	18ee      	addge	r6, r5, r3
 80077a4:	1b5c      	sublt	r4, r3, r5
 80077a6:	9b05      	ldr	r3, [sp, #20]
 80077a8:	bfa8      	it	ge
 80077aa:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80077ac:	eba5 0503 	sub.w	r5, r5, r3
 80077b0:	4415      	add	r5, r2
 80077b2:	4b64      	ldr	r3, [pc, #400]	; (8007944 <_strtod_l+0x854>)
 80077b4:	f105 35ff 	add.w	r5, r5, #4294967295
 80077b8:	bfb8      	it	lt
 80077ba:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80077bc:	429d      	cmp	r5, r3
 80077be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80077c2:	f280 80af 	bge.w	8007924 <_strtod_l+0x834>
 80077c6:	1b5b      	subs	r3, r3, r5
 80077c8:	2b1f      	cmp	r3, #31
 80077ca:	eba2 0203 	sub.w	r2, r2, r3
 80077ce:	f04f 0701 	mov.w	r7, #1
 80077d2:	f300 809c 	bgt.w	800790e <_strtod_l+0x81e>
 80077d6:	2500      	movs	r5, #0
 80077d8:	fa07 f303 	lsl.w	r3, r7, r3
 80077dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80077de:	18b7      	adds	r7, r6, r2
 80077e0:	9b05      	ldr	r3, [sp, #20]
 80077e2:	42be      	cmp	r6, r7
 80077e4:	4414      	add	r4, r2
 80077e6:	441c      	add	r4, r3
 80077e8:	4633      	mov	r3, r6
 80077ea:	bfa8      	it	ge
 80077ec:	463b      	movge	r3, r7
 80077ee:	42a3      	cmp	r3, r4
 80077f0:	bfa8      	it	ge
 80077f2:	4623      	movge	r3, r4
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	bfc2      	ittt	gt
 80077f8:	1aff      	subgt	r7, r7, r3
 80077fa:	1ae4      	subgt	r4, r4, r3
 80077fc:	1af6      	subgt	r6, r6, r3
 80077fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007800:	b1bb      	cbz	r3, 8007832 <_strtod_l+0x742>
 8007802:	461a      	mov	r2, r3
 8007804:	9904      	ldr	r1, [sp, #16]
 8007806:	4658      	mov	r0, fp
 8007808:	f001 fe66 	bl	80094d8 <__pow5mult>
 800780c:	9004      	str	r0, [sp, #16]
 800780e:	2800      	cmp	r0, #0
 8007810:	f43f ae90 	beq.w	8007534 <_strtod_l+0x444>
 8007814:	4601      	mov	r1, r0
 8007816:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8007818:	4658      	mov	r0, fp
 800781a:	f001 fdc8 	bl	80093ae <__multiply>
 800781e:	9009      	str	r0, [sp, #36]	; 0x24
 8007820:	2800      	cmp	r0, #0
 8007822:	f43f ae87 	beq.w	8007534 <_strtod_l+0x444>
 8007826:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007828:	4658      	mov	r0, fp
 800782a:	f001 fcd9 	bl	80091e0 <_Bfree>
 800782e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007830:	931c      	str	r3, [sp, #112]	; 0x70
 8007832:	2f00      	cmp	r7, #0
 8007834:	dc7a      	bgt.n	800792c <_strtod_l+0x83c>
 8007836:	9b07      	ldr	r3, [sp, #28]
 8007838:	2b00      	cmp	r3, #0
 800783a:	dd08      	ble.n	800784e <_strtod_l+0x75e>
 800783c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800783e:	9906      	ldr	r1, [sp, #24]
 8007840:	4658      	mov	r0, fp
 8007842:	f001 fe49 	bl	80094d8 <__pow5mult>
 8007846:	9006      	str	r0, [sp, #24]
 8007848:	2800      	cmp	r0, #0
 800784a:	f43f ae73 	beq.w	8007534 <_strtod_l+0x444>
 800784e:	2c00      	cmp	r4, #0
 8007850:	dd08      	ble.n	8007864 <_strtod_l+0x774>
 8007852:	4622      	mov	r2, r4
 8007854:	9906      	ldr	r1, [sp, #24]
 8007856:	4658      	mov	r0, fp
 8007858:	f001 fe8c 	bl	8009574 <__lshift>
 800785c:	9006      	str	r0, [sp, #24]
 800785e:	2800      	cmp	r0, #0
 8007860:	f43f ae68 	beq.w	8007534 <_strtod_l+0x444>
 8007864:	2e00      	cmp	r6, #0
 8007866:	dd08      	ble.n	800787a <_strtod_l+0x78a>
 8007868:	4632      	mov	r2, r6
 800786a:	9904      	ldr	r1, [sp, #16]
 800786c:	4658      	mov	r0, fp
 800786e:	f001 fe81 	bl	8009574 <__lshift>
 8007872:	9004      	str	r0, [sp, #16]
 8007874:	2800      	cmp	r0, #0
 8007876:	f43f ae5d 	beq.w	8007534 <_strtod_l+0x444>
 800787a:	9a06      	ldr	r2, [sp, #24]
 800787c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800787e:	4658      	mov	r0, fp
 8007880:	f001 fee6 	bl	8009650 <__mdiff>
 8007884:	4680      	mov	r8, r0
 8007886:	2800      	cmp	r0, #0
 8007888:	f43f ae54 	beq.w	8007534 <_strtod_l+0x444>
 800788c:	2400      	movs	r4, #0
 800788e:	68c3      	ldr	r3, [r0, #12]
 8007890:	9904      	ldr	r1, [sp, #16]
 8007892:	60c4      	str	r4, [r0, #12]
 8007894:	930c      	str	r3, [sp, #48]	; 0x30
 8007896:	f001 fec1 	bl	800961c <__mcmp>
 800789a:	42a0      	cmp	r0, r4
 800789c:	da54      	bge.n	8007948 <_strtod_l+0x858>
 800789e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a0:	b9f3      	cbnz	r3, 80078e0 <_strtod_l+0x7f0>
 80078a2:	f1b9 0f00 	cmp.w	r9, #0
 80078a6:	d11b      	bne.n	80078e0 <_strtod_l+0x7f0>
 80078a8:	f3ca 0313 	ubfx	r3, sl, #0, #20
 80078ac:	b9c3      	cbnz	r3, 80078e0 <_strtod_l+0x7f0>
 80078ae:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80078b2:	0d1b      	lsrs	r3, r3, #20
 80078b4:	051b      	lsls	r3, r3, #20
 80078b6:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80078ba:	d911      	bls.n	80078e0 <_strtod_l+0x7f0>
 80078bc:	f8d8 3014 	ldr.w	r3, [r8, #20]
 80078c0:	b91b      	cbnz	r3, 80078ca <_strtod_l+0x7da>
 80078c2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80078c6:	2b01      	cmp	r3, #1
 80078c8:	dd0a      	ble.n	80078e0 <_strtod_l+0x7f0>
 80078ca:	4641      	mov	r1, r8
 80078cc:	2201      	movs	r2, #1
 80078ce:	4658      	mov	r0, fp
 80078d0:	f001 fe50 	bl	8009574 <__lshift>
 80078d4:	9904      	ldr	r1, [sp, #16]
 80078d6:	4680      	mov	r8, r0
 80078d8:	f001 fea0 	bl	800961c <__mcmp>
 80078dc:	2800      	cmp	r0, #0
 80078de:	dc68      	bgt.n	80079b2 <_strtod_l+0x8c2>
 80078e0:	9b05      	ldr	r3, [sp, #20]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d172      	bne.n	80079cc <_strtod_l+0x8dc>
 80078e6:	e630      	b.n	800754a <_strtod_l+0x45a>
 80078e8:	f018 0f01 	tst.w	r8, #1
 80078ec:	d004      	beq.n	80078f8 <_strtod_l+0x808>
 80078ee:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078f2:	f7f8 fdf1 	bl	80004d8 <__aeabi_dmul>
 80078f6:	2301      	movs	r3, #1
 80078f8:	ea4f 0868 	mov.w	r8, r8, asr #1
 80078fc:	3508      	adds	r5, #8
 80078fe:	e6dc      	b.n	80076ba <_strtod_l+0x5ca>
 8007900:	f04f 32ff 	mov.w	r2, #4294967295
 8007904:	fa02 f303 	lsl.w	r3, r2, r3
 8007908:	ea03 0909 	and.w	r9, r3, r9
 800790c:	e6f6      	b.n	80076fc <_strtod_l+0x60c>
 800790e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8007912:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8007916:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800791a:	35e2      	adds	r5, #226	; 0xe2
 800791c:	fa07 f505 	lsl.w	r5, r7, r5
 8007920:	970f      	str	r7, [sp, #60]	; 0x3c
 8007922:	e75c      	b.n	80077de <_strtod_l+0x6ee>
 8007924:	2301      	movs	r3, #1
 8007926:	2500      	movs	r5, #0
 8007928:	930f      	str	r3, [sp, #60]	; 0x3c
 800792a:	e758      	b.n	80077de <_strtod_l+0x6ee>
 800792c:	463a      	mov	r2, r7
 800792e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007930:	4658      	mov	r0, fp
 8007932:	f001 fe1f 	bl	8009574 <__lshift>
 8007936:	901c      	str	r0, [sp, #112]	; 0x70
 8007938:	2800      	cmp	r0, #0
 800793a:	f47f af7c 	bne.w	8007836 <_strtod_l+0x746>
 800793e:	e5f9      	b.n	8007534 <_strtod_l+0x444>
 8007940:	0800aea8 	.word	0x0800aea8
 8007944:	fffffc02 	.word	0xfffffc02
 8007948:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800794c:	f040 8089 	bne.w	8007a62 <_strtod_l+0x972>
 8007950:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007952:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8007956:	b342      	cbz	r2, 80079aa <_strtod_l+0x8ba>
 8007958:	4aaf      	ldr	r2, [pc, #700]	; (8007c18 <_strtod_l+0xb28>)
 800795a:	4293      	cmp	r3, r2
 800795c:	d156      	bne.n	8007a0c <_strtod_l+0x91c>
 800795e:	9b05      	ldr	r3, [sp, #20]
 8007960:	4648      	mov	r0, r9
 8007962:	b1eb      	cbz	r3, 80079a0 <_strtod_l+0x8b0>
 8007964:	4653      	mov	r3, sl
 8007966:	4aad      	ldr	r2, [pc, #692]	; (8007c1c <_strtod_l+0xb2c>)
 8007968:	f04f 31ff 	mov.w	r1, #4294967295
 800796c:	401a      	ands	r2, r3
 800796e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007972:	d818      	bhi.n	80079a6 <_strtod_l+0x8b6>
 8007974:	0d12      	lsrs	r2, r2, #20
 8007976:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800797a:	fa01 f303 	lsl.w	r3, r1, r3
 800797e:	4298      	cmp	r0, r3
 8007980:	d144      	bne.n	8007a0c <_strtod_l+0x91c>
 8007982:	4ba7      	ldr	r3, [pc, #668]	; (8007c20 <_strtod_l+0xb30>)
 8007984:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007986:	429a      	cmp	r2, r3
 8007988:	d102      	bne.n	8007990 <_strtod_l+0x8a0>
 800798a:	3001      	adds	r0, #1
 800798c:	f43f add2 	beq.w	8007534 <_strtod_l+0x444>
 8007990:	4ba2      	ldr	r3, [pc, #648]	; (8007c1c <_strtod_l+0xb2c>)
 8007992:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007994:	f04f 0900 	mov.w	r9, #0
 8007998:	401a      	ands	r2, r3
 800799a:	f502 1a80 	add.w	sl, r2, #1048576	; 0x100000
 800799e:	e79f      	b.n	80078e0 <_strtod_l+0x7f0>
 80079a0:	f04f 33ff 	mov.w	r3, #4294967295
 80079a4:	e7eb      	b.n	800797e <_strtod_l+0x88e>
 80079a6:	460b      	mov	r3, r1
 80079a8:	e7e9      	b.n	800797e <_strtod_l+0x88e>
 80079aa:	bb7b      	cbnz	r3, 8007a0c <_strtod_l+0x91c>
 80079ac:	f1b9 0f00 	cmp.w	r9, #0
 80079b0:	d12c      	bne.n	8007a0c <_strtod_l+0x91c>
 80079b2:	9905      	ldr	r1, [sp, #20]
 80079b4:	4653      	mov	r3, sl
 80079b6:	4a99      	ldr	r2, [pc, #612]	; (8007c1c <_strtod_l+0xb2c>)
 80079b8:	b1f1      	cbz	r1, 80079f8 <_strtod_l+0x908>
 80079ba:	ea02 010a 	and.w	r1, r2, sl
 80079be:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80079c2:	dc19      	bgt.n	80079f8 <_strtod_l+0x908>
 80079c4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80079c8:	f77f ae51 	ble.w	800766e <_strtod_l+0x57e>
 80079cc:	2300      	movs	r3, #0
 80079ce:	4a95      	ldr	r2, [pc, #596]	; (8007c24 <_strtod_l+0xb34>)
 80079d0:	4648      	mov	r0, r9
 80079d2:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80079d6:	4651      	mov	r1, sl
 80079d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80079dc:	f7f8 fd7c 	bl	80004d8 <__aeabi_dmul>
 80079e0:	4681      	mov	r9, r0
 80079e2:	468a      	mov	sl, r1
 80079e4:	2900      	cmp	r1, #0
 80079e6:	f47f adb0 	bne.w	800754a <_strtod_l+0x45a>
 80079ea:	2800      	cmp	r0, #0
 80079ec:	f47f adad 	bne.w	800754a <_strtod_l+0x45a>
 80079f0:	2322      	movs	r3, #34	; 0x22
 80079f2:	f8cb 3000 	str.w	r3, [fp]
 80079f6:	e5a8      	b.n	800754a <_strtod_l+0x45a>
 80079f8:	4013      	ands	r3, r2
 80079fa:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80079fe:	ea6f 5a13 	mvn.w	sl, r3, lsr #20
 8007a02:	f04f 39ff 	mov.w	r9, #4294967295
 8007a06:	ea6f 5a0a 	mvn.w	sl, sl, lsl #20
 8007a0a:	e769      	b.n	80078e0 <_strtod_l+0x7f0>
 8007a0c:	b19d      	cbz	r5, 8007a36 <_strtod_l+0x946>
 8007a0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a10:	421d      	tst	r5, r3
 8007a12:	f43f af65 	beq.w	80078e0 <_strtod_l+0x7f0>
 8007a16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a18:	9a05      	ldr	r2, [sp, #20]
 8007a1a:	4648      	mov	r0, r9
 8007a1c:	4651      	mov	r1, sl
 8007a1e:	b173      	cbz	r3, 8007a3e <_strtod_l+0x94e>
 8007a20:	f7ff fb42 	bl	80070a8 <sulp>
 8007a24:	4602      	mov	r2, r0
 8007a26:	460b      	mov	r3, r1
 8007a28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a2c:	f7f8 fb9e 	bl	800016c <__adddf3>
 8007a30:	4681      	mov	r9, r0
 8007a32:	468a      	mov	sl, r1
 8007a34:	e754      	b.n	80078e0 <_strtod_l+0x7f0>
 8007a36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a38:	ea13 0f09 	tst.w	r3, r9
 8007a3c:	e7e9      	b.n	8007a12 <_strtod_l+0x922>
 8007a3e:	f7ff fb33 	bl	80070a8 <sulp>
 8007a42:	4602      	mov	r2, r0
 8007a44:	460b      	mov	r3, r1
 8007a46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a4a:	f7f8 fb8d 	bl	8000168 <__aeabi_dsub>
 8007a4e:	2200      	movs	r2, #0
 8007a50:	2300      	movs	r3, #0
 8007a52:	4681      	mov	r9, r0
 8007a54:	468a      	mov	sl, r1
 8007a56:	f7f8 ffa7 	bl	80009a8 <__aeabi_dcmpeq>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	f47f ae07 	bne.w	800766e <_strtod_l+0x57e>
 8007a60:	e73e      	b.n	80078e0 <_strtod_l+0x7f0>
 8007a62:	9904      	ldr	r1, [sp, #16]
 8007a64:	4640      	mov	r0, r8
 8007a66:	f001 ff16 	bl	8009896 <__ratio>
 8007a6a:	2200      	movs	r2, #0
 8007a6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007a70:	4606      	mov	r6, r0
 8007a72:	460f      	mov	r7, r1
 8007a74:	f7f8 ffac 	bl	80009d0 <__aeabi_dcmple>
 8007a78:	2800      	cmp	r0, #0
 8007a7a:	d075      	beq.n	8007b68 <_strtod_l+0xa78>
 8007a7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d047      	beq.n	8007b12 <_strtod_l+0xa22>
 8007a82:	2600      	movs	r6, #0
 8007a84:	4f68      	ldr	r7, [pc, #416]	; (8007c28 <_strtod_l+0xb38>)
 8007a86:	4d68      	ldr	r5, [pc, #416]	; (8007c28 <_strtod_l+0xb38>)
 8007a88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a8a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007a8e:	0d1b      	lsrs	r3, r3, #20
 8007a90:	051b      	lsls	r3, r3, #20
 8007a92:	930f      	str	r3, [sp, #60]	; 0x3c
 8007a94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a96:	4b65      	ldr	r3, [pc, #404]	; (8007c2c <_strtod_l+0xb3c>)
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	f040 80cf 	bne.w	8007c3c <_strtod_l+0xb4c>
 8007a9e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007aa2:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007aa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007aa8:	4648      	mov	r0, r9
 8007aaa:	f1a3 7a54 	sub.w	sl, r3, #55574528	; 0x3500000
 8007aae:	4651      	mov	r1, sl
 8007ab0:	f001 fe2c 	bl	800970c <__ulp>
 8007ab4:	4602      	mov	r2, r0
 8007ab6:	460b      	mov	r3, r1
 8007ab8:	4630      	mov	r0, r6
 8007aba:	4639      	mov	r1, r7
 8007abc:	f7f8 fd0c 	bl	80004d8 <__aeabi_dmul>
 8007ac0:	464a      	mov	r2, r9
 8007ac2:	4653      	mov	r3, sl
 8007ac4:	f7f8 fb52 	bl	800016c <__adddf3>
 8007ac8:	460b      	mov	r3, r1
 8007aca:	4954      	ldr	r1, [pc, #336]	; (8007c1c <_strtod_l+0xb2c>)
 8007acc:	4a58      	ldr	r2, [pc, #352]	; (8007c30 <_strtod_l+0xb40>)
 8007ace:	4019      	ands	r1, r3
 8007ad0:	4291      	cmp	r1, r2
 8007ad2:	4681      	mov	r9, r0
 8007ad4:	d95e      	bls.n	8007b94 <_strtod_l+0xaa4>
 8007ad6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ad8:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d103      	bne.n	8007ae8 <_strtod_l+0x9f8>
 8007ae0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ae2:	3301      	adds	r3, #1
 8007ae4:	f43f ad26 	beq.w	8007534 <_strtod_l+0x444>
 8007ae8:	f04f 39ff 	mov.w	r9, #4294967295
 8007aec:	f8df a130 	ldr.w	sl, [pc, #304]	; 8007c20 <_strtod_l+0xb30>
 8007af0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007af2:	4658      	mov	r0, fp
 8007af4:	f001 fb74 	bl	80091e0 <_Bfree>
 8007af8:	9906      	ldr	r1, [sp, #24]
 8007afa:	4658      	mov	r0, fp
 8007afc:	f001 fb70 	bl	80091e0 <_Bfree>
 8007b00:	9904      	ldr	r1, [sp, #16]
 8007b02:	4658      	mov	r0, fp
 8007b04:	f001 fb6c 	bl	80091e0 <_Bfree>
 8007b08:	4641      	mov	r1, r8
 8007b0a:	4658      	mov	r0, fp
 8007b0c:	f001 fb68 	bl	80091e0 <_Bfree>
 8007b10:	e617      	b.n	8007742 <_strtod_l+0x652>
 8007b12:	f1b9 0f00 	cmp.w	r9, #0
 8007b16:	d119      	bne.n	8007b4c <_strtod_l+0xa5c>
 8007b18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b1e:	b9e3      	cbnz	r3, 8007b5a <_strtod_l+0xa6a>
 8007b20:	2200      	movs	r2, #0
 8007b22:	4b41      	ldr	r3, [pc, #260]	; (8007c28 <_strtod_l+0xb38>)
 8007b24:	4630      	mov	r0, r6
 8007b26:	4639      	mov	r1, r7
 8007b28:	f7f8 ff48 	bl	80009bc <__aeabi_dcmplt>
 8007b2c:	b9c8      	cbnz	r0, 8007b62 <_strtod_l+0xa72>
 8007b2e:	2200      	movs	r2, #0
 8007b30:	4b40      	ldr	r3, [pc, #256]	; (8007c34 <_strtod_l+0xb44>)
 8007b32:	4630      	mov	r0, r6
 8007b34:	4639      	mov	r1, r7
 8007b36:	f7f8 fccf 	bl	80004d8 <__aeabi_dmul>
 8007b3a:	4604      	mov	r4, r0
 8007b3c:	460d      	mov	r5, r1
 8007b3e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007b42:	9418      	str	r4, [sp, #96]	; 0x60
 8007b44:	9319      	str	r3, [sp, #100]	; 0x64
 8007b46:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 8007b4a:	e79d      	b.n	8007a88 <_strtod_l+0x998>
 8007b4c:	f1b9 0f01 	cmp.w	r9, #1
 8007b50:	d103      	bne.n	8007b5a <_strtod_l+0xa6a>
 8007b52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	f43f ad8a 	beq.w	800766e <_strtod_l+0x57e>
 8007b5a:	2600      	movs	r6, #0
 8007b5c:	4f36      	ldr	r7, [pc, #216]	; (8007c38 <_strtod_l+0xb48>)
 8007b5e:	2400      	movs	r4, #0
 8007b60:	e791      	b.n	8007a86 <_strtod_l+0x996>
 8007b62:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007b64:	4d33      	ldr	r5, [pc, #204]	; (8007c34 <_strtod_l+0xb44>)
 8007b66:	e7ea      	b.n	8007b3e <_strtod_l+0xa4e>
 8007b68:	4b32      	ldr	r3, [pc, #200]	; (8007c34 <_strtod_l+0xb44>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	4630      	mov	r0, r6
 8007b6e:	4639      	mov	r1, r7
 8007b70:	f7f8 fcb2 	bl	80004d8 <__aeabi_dmul>
 8007b74:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007b76:	4604      	mov	r4, r0
 8007b78:	460d      	mov	r5, r1
 8007b7a:	b933      	cbnz	r3, 8007b8a <_strtod_l+0xa9a>
 8007b7c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007b80:	9010      	str	r0, [sp, #64]	; 0x40
 8007b82:	9311      	str	r3, [sp, #68]	; 0x44
 8007b84:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8007b88:	e77e      	b.n	8007a88 <_strtod_l+0x998>
 8007b8a:	4602      	mov	r2, r0
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007b92:	e7f7      	b.n	8007b84 <_strtod_l+0xa94>
 8007b94:	f103 7a54 	add.w	sl, r3, #55574528	; 0x3500000
 8007b98:	9b05      	ldr	r3, [sp, #20]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d1a8      	bne.n	8007af0 <_strtod_l+0xa00>
 8007b9e:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8007ba2:	0d1b      	lsrs	r3, r3, #20
 8007ba4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ba6:	051b      	lsls	r3, r3, #20
 8007ba8:	429a      	cmp	r2, r3
 8007baa:	4656      	mov	r6, sl
 8007bac:	d1a0      	bne.n	8007af0 <_strtod_l+0xa00>
 8007bae:	4629      	mov	r1, r5
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f7f8 ff41 	bl	8000a38 <__aeabi_d2iz>
 8007bb6:	f7f8 fc25 	bl	8000404 <__aeabi_i2d>
 8007bba:	460b      	mov	r3, r1
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	4629      	mov	r1, r5
 8007bc0:	4620      	mov	r0, r4
 8007bc2:	f7f8 fad1 	bl	8000168 <__aeabi_dsub>
 8007bc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bc8:	4604      	mov	r4, r0
 8007bca:	460d      	mov	r5, r1
 8007bcc:	b933      	cbnz	r3, 8007bdc <_strtod_l+0xaec>
 8007bce:	f1b9 0f00 	cmp.w	r9, #0
 8007bd2:	d103      	bne.n	8007bdc <_strtod_l+0xaec>
 8007bd4:	f3ca 0613 	ubfx	r6, sl, #0, #20
 8007bd8:	2e00      	cmp	r6, #0
 8007bda:	d06a      	beq.n	8007cb2 <_strtod_l+0xbc2>
 8007bdc:	a30a      	add	r3, pc, #40	; (adr r3, 8007c08 <_strtod_l+0xb18>)
 8007bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007be2:	4620      	mov	r0, r4
 8007be4:	4629      	mov	r1, r5
 8007be6:	f7f8 fee9 	bl	80009bc <__aeabi_dcmplt>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	f47f acad 	bne.w	800754a <_strtod_l+0x45a>
 8007bf0:	a307      	add	r3, pc, #28	; (adr r3, 8007c10 <_strtod_l+0xb20>)
 8007bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	4629      	mov	r1, r5
 8007bfa:	f7f8 fefd 	bl	80009f8 <__aeabi_dcmpgt>
 8007bfe:	2800      	cmp	r0, #0
 8007c00:	f43f af76 	beq.w	8007af0 <_strtod_l+0xa00>
 8007c04:	e4a1      	b.n	800754a <_strtod_l+0x45a>
 8007c06:	bf00      	nop
 8007c08:	94a03595 	.word	0x94a03595
 8007c0c:	3fdfffff 	.word	0x3fdfffff
 8007c10:	35afe535 	.word	0x35afe535
 8007c14:	3fe00000 	.word	0x3fe00000
 8007c18:	000fffff 	.word	0x000fffff
 8007c1c:	7ff00000 	.word	0x7ff00000
 8007c20:	7fefffff 	.word	0x7fefffff
 8007c24:	39500000 	.word	0x39500000
 8007c28:	3ff00000 	.word	0x3ff00000
 8007c2c:	7fe00000 	.word	0x7fe00000
 8007c30:	7c9fffff 	.word	0x7c9fffff
 8007c34:	3fe00000 	.word	0x3fe00000
 8007c38:	bff00000 	.word	0xbff00000
 8007c3c:	9b05      	ldr	r3, [sp, #20]
 8007c3e:	b313      	cbz	r3, 8007c86 <_strtod_l+0xb96>
 8007c40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c42:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007c46:	d81e      	bhi.n	8007c86 <_strtod_l+0xb96>
 8007c48:	a325      	add	r3, pc, #148	; (adr r3, 8007ce0 <_strtod_l+0xbf0>)
 8007c4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c4e:	4620      	mov	r0, r4
 8007c50:	4629      	mov	r1, r5
 8007c52:	f7f8 febd 	bl	80009d0 <__aeabi_dcmple>
 8007c56:	b190      	cbz	r0, 8007c7e <_strtod_l+0xb8e>
 8007c58:	4629      	mov	r1, r5
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f7f8 ff14 	bl	8000a88 <__aeabi_d2uiz>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	bf08      	it	eq
 8007c64:	2001      	moveq	r0, #1
 8007c66:	f7f8 fbbd 	bl	80003e4 <__aeabi_ui2d>
 8007c6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c6c:	4604      	mov	r4, r0
 8007c6e:	460d      	mov	r5, r1
 8007c70:	b9d3      	cbnz	r3, 8007ca8 <_strtod_l+0xbb8>
 8007c72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c76:	9012      	str	r0, [sp, #72]	; 0x48
 8007c78:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c7a:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8007c7e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c80:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8007c84:	1a9f      	subs	r7, r3, r2
 8007c86:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c8a:	f001 fd3f 	bl	800970c <__ulp>
 8007c8e:	4602      	mov	r2, r0
 8007c90:	460b      	mov	r3, r1
 8007c92:	4630      	mov	r0, r6
 8007c94:	4639      	mov	r1, r7
 8007c96:	f7f8 fc1f 	bl	80004d8 <__aeabi_dmul>
 8007c9a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007c9e:	f7f8 fa65 	bl	800016c <__adddf3>
 8007ca2:	4681      	mov	r9, r0
 8007ca4:	468a      	mov	sl, r1
 8007ca6:	e777      	b.n	8007b98 <_strtod_l+0xaa8>
 8007ca8:	4602      	mov	r2, r0
 8007caa:	460b      	mov	r3, r1
 8007cac:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8007cb0:	e7e3      	b.n	8007c7a <_strtod_l+0xb8a>
 8007cb2:	a30d      	add	r3, pc, #52	; (adr r3, 8007ce8 <_strtod_l+0xbf8>)
 8007cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb8:	f7f8 fe80 	bl	80009bc <__aeabi_dcmplt>
 8007cbc:	e79f      	b.n	8007bfe <_strtod_l+0xb0e>
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	930d      	str	r3, [sp, #52]	; 0x34
 8007cc2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007cc4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007cc6:	6013      	str	r3, [r2, #0]
 8007cc8:	f7ff ba55 	b.w	8007176 <_strtod_l+0x86>
 8007ccc:	2b65      	cmp	r3, #101	; 0x65
 8007cce:	f04f 0200 	mov.w	r2, #0
 8007cd2:	f43f ab42 	beq.w	800735a <_strtod_l+0x26a>
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	4614      	mov	r4, r2
 8007cda:	9105      	str	r1, [sp, #20]
 8007cdc:	f7ff babf 	b.w	800725e <_strtod_l+0x16e>
 8007ce0:	ffc00000 	.word	0xffc00000
 8007ce4:	41dfffff 	.word	0x41dfffff
 8007ce8:	94a03595 	.word	0x94a03595
 8007cec:	3fcfffff 	.word	0x3fcfffff

08007cf0 <_strtod_r>:
 8007cf0:	4b05      	ldr	r3, [pc, #20]	; (8007d08 <_strtod_r+0x18>)
 8007cf2:	b410      	push	{r4}
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4c05      	ldr	r4, [pc, #20]	; (8007d0c <_strtod_r+0x1c>)
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	bf08      	it	eq
 8007cfe:	4623      	moveq	r3, r4
 8007d00:	bc10      	pop	{r4}
 8007d02:	f7ff b9f5 	b.w	80070f0 <_strtod_l>
 8007d06:	bf00      	nop
 8007d08:	2000008c 	.word	0x2000008c
 8007d0c:	200000f0 	.word	0x200000f0

08007d10 <_strtol_l.isra.0>:
 8007d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d14:	4680      	mov	r8, r0
 8007d16:	4689      	mov	r9, r1
 8007d18:	4692      	mov	sl, r2
 8007d1a:	461e      	mov	r6, r3
 8007d1c:	460f      	mov	r7, r1
 8007d1e:	463d      	mov	r5, r7
 8007d20:	9808      	ldr	r0, [sp, #32]
 8007d22:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d26:	f001 f9eb 	bl	8009100 <__locale_ctype_ptr_l>
 8007d2a:	4420      	add	r0, r4
 8007d2c:	7843      	ldrb	r3, [r0, #1]
 8007d2e:	f013 0308 	ands.w	r3, r3, #8
 8007d32:	d132      	bne.n	8007d9a <_strtol_l.isra.0+0x8a>
 8007d34:	2c2d      	cmp	r4, #45	; 0x2d
 8007d36:	d132      	bne.n	8007d9e <_strtol_l.isra.0+0x8e>
 8007d38:	2201      	movs	r2, #1
 8007d3a:	787c      	ldrb	r4, [r7, #1]
 8007d3c:	1cbd      	adds	r5, r7, #2
 8007d3e:	2e00      	cmp	r6, #0
 8007d40:	d05d      	beq.n	8007dfe <_strtol_l.isra.0+0xee>
 8007d42:	2e10      	cmp	r6, #16
 8007d44:	d109      	bne.n	8007d5a <_strtol_l.isra.0+0x4a>
 8007d46:	2c30      	cmp	r4, #48	; 0x30
 8007d48:	d107      	bne.n	8007d5a <_strtol_l.isra.0+0x4a>
 8007d4a:	782b      	ldrb	r3, [r5, #0]
 8007d4c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007d50:	2b58      	cmp	r3, #88	; 0x58
 8007d52:	d14f      	bne.n	8007df4 <_strtol_l.isra.0+0xe4>
 8007d54:	2610      	movs	r6, #16
 8007d56:	786c      	ldrb	r4, [r5, #1]
 8007d58:	3502      	adds	r5, #2
 8007d5a:	2a00      	cmp	r2, #0
 8007d5c:	bf14      	ite	ne
 8007d5e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007d62:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007d66:	2700      	movs	r7, #0
 8007d68:	fbb1 fcf6 	udiv	ip, r1, r6
 8007d6c:	4638      	mov	r0, r7
 8007d6e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007d72:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007d76:	2b09      	cmp	r3, #9
 8007d78:	d817      	bhi.n	8007daa <_strtol_l.isra.0+0x9a>
 8007d7a:	461c      	mov	r4, r3
 8007d7c:	42a6      	cmp	r6, r4
 8007d7e:	dd23      	ble.n	8007dc8 <_strtol_l.isra.0+0xb8>
 8007d80:	1c7b      	adds	r3, r7, #1
 8007d82:	d007      	beq.n	8007d94 <_strtol_l.isra.0+0x84>
 8007d84:	4584      	cmp	ip, r0
 8007d86:	d31c      	bcc.n	8007dc2 <_strtol_l.isra.0+0xb2>
 8007d88:	d101      	bne.n	8007d8e <_strtol_l.isra.0+0x7e>
 8007d8a:	45a6      	cmp	lr, r4
 8007d8c:	db19      	blt.n	8007dc2 <_strtol_l.isra.0+0xb2>
 8007d8e:	2701      	movs	r7, #1
 8007d90:	fb00 4006 	mla	r0, r0, r6, r4
 8007d94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007d98:	e7eb      	b.n	8007d72 <_strtol_l.isra.0+0x62>
 8007d9a:	462f      	mov	r7, r5
 8007d9c:	e7bf      	b.n	8007d1e <_strtol_l.isra.0+0xe>
 8007d9e:	2c2b      	cmp	r4, #43	; 0x2b
 8007da0:	bf04      	itt	eq
 8007da2:	1cbd      	addeq	r5, r7, #2
 8007da4:	787c      	ldrbeq	r4, [r7, #1]
 8007da6:	461a      	mov	r2, r3
 8007da8:	e7c9      	b.n	8007d3e <_strtol_l.isra.0+0x2e>
 8007daa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007dae:	2b19      	cmp	r3, #25
 8007db0:	d801      	bhi.n	8007db6 <_strtol_l.isra.0+0xa6>
 8007db2:	3c37      	subs	r4, #55	; 0x37
 8007db4:	e7e2      	b.n	8007d7c <_strtol_l.isra.0+0x6c>
 8007db6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007dba:	2b19      	cmp	r3, #25
 8007dbc:	d804      	bhi.n	8007dc8 <_strtol_l.isra.0+0xb8>
 8007dbe:	3c57      	subs	r4, #87	; 0x57
 8007dc0:	e7dc      	b.n	8007d7c <_strtol_l.isra.0+0x6c>
 8007dc2:	f04f 37ff 	mov.w	r7, #4294967295
 8007dc6:	e7e5      	b.n	8007d94 <_strtol_l.isra.0+0x84>
 8007dc8:	1c7b      	adds	r3, r7, #1
 8007dca:	d108      	bne.n	8007dde <_strtol_l.isra.0+0xce>
 8007dcc:	2322      	movs	r3, #34	; 0x22
 8007dce:	4608      	mov	r0, r1
 8007dd0:	f8c8 3000 	str.w	r3, [r8]
 8007dd4:	f1ba 0f00 	cmp.w	sl, #0
 8007dd8:	d107      	bne.n	8007dea <_strtol_l.isra.0+0xda>
 8007dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dde:	b102      	cbz	r2, 8007de2 <_strtol_l.isra.0+0xd2>
 8007de0:	4240      	negs	r0, r0
 8007de2:	f1ba 0f00 	cmp.w	sl, #0
 8007de6:	d0f8      	beq.n	8007dda <_strtol_l.isra.0+0xca>
 8007de8:	b10f      	cbz	r7, 8007dee <_strtol_l.isra.0+0xde>
 8007dea:	f105 39ff 	add.w	r9, r5, #4294967295
 8007dee:	f8ca 9000 	str.w	r9, [sl]
 8007df2:	e7f2      	b.n	8007dda <_strtol_l.isra.0+0xca>
 8007df4:	2430      	movs	r4, #48	; 0x30
 8007df6:	2e00      	cmp	r6, #0
 8007df8:	d1af      	bne.n	8007d5a <_strtol_l.isra.0+0x4a>
 8007dfa:	2608      	movs	r6, #8
 8007dfc:	e7ad      	b.n	8007d5a <_strtol_l.isra.0+0x4a>
 8007dfe:	2c30      	cmp	r4, #48	; 0x30
 8007e00:	d0a3      	beq.n	8007d4a <_strtol_l.isra.0+0x3a>
 8007e02:	260a      	movs	r6, #10
 8007e04:	e7a9      	b.n	8007d5a <_strtol_l.isra.0+0x4a>
	...

08007e08 <_strtol_r>:
 8007e08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007e0a:	4c06      	ldr	r4, [pc, #24]	; (8007e24 <_strtol_r+0x1c>)
 8007e0c:	4d06      	ldr	r5, [pc, #24]	; (8007e28 <_strtol_r+0x20>)
 8007e0e:	6824      	ldr	r4, [r4, #0]
 8007e10:	6a24      	ldr	r4, [r4, #32]
 8007e12:	2c00      	cmp	r4, #0
 8007e14:	bf08      	it	eq
 8007e16:	462c      	moveq	r4, r5
 8007e18:	9400      	str	r4, [sp, #0]
 8007e1a:	f7ff ff79 	bl	8007d10 <_strtol_l.isra.0>
 8007e1e:	b003      	add	sp, #12
 8007e20:	bd30      	pop	{r4, r5, pc}
 8007e22:	bf00      	nop
 8007e24:	2000008c 	.word	0x2000008c
 8007e28:	200000f0 	.word	0x200000f0

08007e2c <quorem>:
 8007e2c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e30:	6903      	ldr	r3, [r0, #16]
 8007e32:	690c      	ldr	r4, [r1, #16]
 8007e34:	4680      	mov	r8, r0
 8007e36:	42a3      	cmp	r3, r4
 8007e38:	f2c0 8084 	blt.w	8007f44 <quorem+0x118>
 8007e3c:	3c01      	subs	r4, #1
 8007e3e:	f101 0714 	add.w	r7, r1, #20
 8007e42:	f100 0614 	add.w	r6, r0, #20
 8007e46:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007e4a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8007e4e:	3501      	adds	r5, #1
 8007e50:	fbb0 f5f5 	udiv	r5, r0, r5
 8007e54:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8007e58:	eb06 030c 	add.w	r3, r6, ip
 8007e5c:	eb07 090c 	add.w	r9, r7, ip
 8007e60:	9301      	str	r3, [sp, #4]
 8007e62:	b39d      	cbz	r5, 8007ecc <quorem+0xa0>
 8007e64:	f04f 0a00 	mov.w	sl, #0
 8007e68:	4638      	mov	r0, r7
 8007e6a:	46b6      	mov	lr, r6
 8007e6c:	46d3      	mov	fp, sl
 8007e6e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e72:	b293      	uxth	r3, r2
 8007e74:	fb05 a303 	mla	r3, r5, r3, sl
 8007e78:	0c12      	lsrs	r2, r2, #16
 8007e7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007e7e:	fb05 a202 	mla	r2, r5, r2, sl
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	ebab 0303 	sub.w	r3, fp, r3
 8007e88:	f8de b000 	ldr.w	fp, [lr]
 8007e8c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007e90:	fa1f fb8b 	uxth.w	fp, fp
 8007e94:	445b      	add	r3, fp
 8007e96:	fa1f fb82 	uxth.w	fp, r2
 8007e9a:	f8de 2000 	ldr.w	r2, [lr]
 8007e9e:	4581      	cmp	r9, r0
 8007ea0:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007ea4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eae:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007eb2:	f84e 3b04 	str.w	r3, [lr], #4
 8007eb6:	d2da      	bcs.n	8007e6e <quorem+0x42>
 8007eb8:	f856 300c 	ldr.w	r3, [r6, ip]
 8007ebc:	b933      	cbnz	r3, 8007ecc <quorem+0xa0>
 8007ebe:	9b01      	ldr	r3, [sp, #4]
 8007ec0:	3b04      	subs	r3, #4
 8007ec2:	429e      	cmp	r6, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	d331      	bcc.n	8007f2c <quorem+0x100>
 8007ec8:	f8c8 4010 	str.w	r4, [r8, #16]
 8007ecc:	4640      	mov	r0, r8
 8007ece:	f001 fba5 	bl	800961c <__mcmp>
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	db26      	blt.n	8007f24 <quorem+0xf8>
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	f04f 0c00 	mov.w	ip, #0
 8007edc:	3501      	adds	r5, #1
 8007ede:	f857 1b04 	ldr.w	r1, [r7], #4
 8007ee2:	f8d0 e000 	ldr.w	lr, [r0]
 8007ee6:	b28b      	uxth	r3, r1
 8007ee8:	ebac 0303 	sub.w	r3, ip, r3
 8007eec:	fa1f f28e 	uxth.w	r2, lr
 8007ef0:	4413      	add	r3, r2
 8007ef2:	0c0a      	lsrs	r2, r1, #16
 8007ef4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ef8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007efc:	b29b      	uxth	r3, r3
 8007efe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f02:	45b9      	cmp	r9, r7
 8007f04:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f08:	f840 3b04 	str.w	r3, [r0], #4
 8007f0c:	d2e7      	bcs.n	8007ede <quorem+0xb2>
 8007f0e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8007f12:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8007f16:	b92a      	cbnz	r2, 8007f24 <quorem+0xf8>
 8007f18:	3b04      	subs	r3, #4
 8007f1a:	429e      	cmp	r6, r3
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	d30b      	bcc.n	8007f38 <quorem+0x10c>
 8007f20:	f8c8 4010 	str.w	r4, [r8, #16]
 8007f24:	4628      	mov	r0, r5
 8007f26:	b003      	add	sp, #12
 8007f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f2c:	6812      	ldr	r2, [r2, #0]
 8007f2e:	3b04      	subs	r3, #4
 8007f30:	2a00      	cmp	r2, #0
 8007f32:	d1c9      	bne.n	8007ec8 <quorem+0x9c>
 8007f34:	3c01      	subs	r4, #1
 8007f36:	e7c4      	b.n	8007ec2 <quorem+0x96>
 8007f38:	6812      	ldr	r2, [r2, #0]
 8007f3a:	3b04      	subs	r3, #4
 8007f3c:	2a00      	cmp	r2, #0
 8007f3e:	d1ef      	bne.n	8007f20 <quorem+0xf4>
 8007f40:	3c01      	subs	r4, #1
 8007f42:	e7ea      	b.n	8007f1a <quorem+0xee>
 8007f44:	2000      	movs	r0, #0
 8007f46:	e7ee      	b.n	8007f26 <quorem+0xfa>

08007f48 <_dtoa_r>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	4616      	mov	r6, r2
 8007f4e:	461f      	mov	r7, r3
 8007f50:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f52:	b095      	sub	sp, #84	; 0x54
 8007f54:	4604      	mov	r4, r0
 8007f56:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8007f5a:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007f5e:	b93d      	cbnz	r5, 8007f70 <_dtoa_r+0x28>
 8007f60:	2010      	movs	r0, #16
 8007f62:	f001 f8e1 	bl	8009128 <malloc>
 8007f66:	6260      	str	r0, [r4, #36]	; 0x24
 8007f68:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f6c:	6005      	str	r5, [r0, #0]
 8007f6e:	60c5      	str	r5, [r0, #12]
 8007f70:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f72:	6819      	ldr	r1, [r3, #0]
 8007f74:	b151      	cbz	r1, 8007f8c <_dtoa_r+0x44>
 8007f76:	685a      	ldr	r2, [r3, #4]
 8007f78:	2301      	movs	r3, #1
 8007f7a:	4093      	lsls	r3, r2
 8007f7c:	604a      	str	r2, [r1, #4]
 8007f7e:	608b      	str	r3, [r1, #8]
 8007f80:	4620      	mov	r0, r4
 8007f82:	f001 f92d 	bl	80091e0 <_Bfree>
 8007f86:	2200      	movs	r2, #0
 8007f88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f8a:	601a      	str	r2, [r3, #0]
 8007f8c:	1e3b      	subs	r3, r7, #0
 8007f8e:	bfaf      	iteee	ge
 8007f90:	2300      	movge	r3, #0
 8007f92:	2201      	movlt	r2, #1
 8007f94:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f98:	9303      	strlt	r3, [sp, #12]
 8007f9a:	bfac      	ite	ge
 8007f9c:	f8c8 3000 	strge.w	r3, [r8]
 8007fa0:	f8c8 2000 	strlt.w	r2, [r8]
 8007fa4:	4bae      	ldr	r3, [pc, #696]	; (8008260 <_dtoa_r+0x318>)
 8007fa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007faa:	ea33 0308 	bics.w	r3, r3, r8
 8007fae:	d11b      	bne.n	8007fe8 <_dtoa_r+0xa0>
 8007fb0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007fb4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007fb6:	6013      	str	r3, [r2, #0]
 8007fb8:	9b02      	ldr	r3, [sp, #8]
 8007fba:	b923      	cbnz	r3, 8007fc6 <_dtoa_r+0x7e>
 8007fbc:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8007fc0:	2800      	cmp	r0, #0
 8007fc2:	f000 8545 	beq.w	8008a50 <_dtoa_r+0xb08>
 8007fc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fc8:	b953      	cbnz	r3, 8007fe0 <_dtoa_r+0x98>
 8007fca:	4ba6      	ldr	r3, [pc, #664]	; (8008264 <_dtoa_r+0x31c>)
 8007fcc:	e021      	b.n	8008012 <_dtoa_r+0xca>
 8007fce:	4ba6      	ldr	r3, [pc, #664]	; (8008268 <_dtoa_r+0x320>)
 8007fd0:	9306      	str	r3, [sp, #24]
 8007fd2:	3308      	adds	r3, #8
 8007fd4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007fd6:	6013      	str	r3, [r2, #0]
 8007fd8:	9806      	ldr	r0, [sp, #24]
 8007fda:	b015      	add	sp, #84	; 0x54
 8007fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fe0:	4ba0      	ldr	r3, [pc, #640]	; (8008264 <_dtoa_r+0x31c>)
 8007fe2:	9306      	str	r3, [sp, #24]
 8007fe4:	3303      	adds	r3, #3
 8007fe6:	e7f5      	b.n	8007fd4 <_dtoa_r+0x8c>
 8007fe8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007fec:	2200      	movs	r2, #0
 8007fee:	2300      	movs	r3, #0
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	f7f8 fcd8 	bl	80009a8 <__aeabi_dcmpeq>
 8007ff8:	4682      	mov	sl, r0
 8007ffa:	b160      	cbz	r0, 8008016 <_dtoa_r+0xce>
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008000:	6013      	str	r3, [r2, #0]
 8008002:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008004:	2b00      	cmp	r3, #0
 8008006:	f000 8520 	beq.w	8008a4a <_dtoa_r+0xb02>
 800800a:	4b98      	ldr	r3, [pc, #608]	; (800826c <_dtoa_r+0x324>)
 800800c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800800e:	6013      	str	r3, [r2, #0]
 8008010:	3b01      	subs	r3, #1
 8008012:	9306      	str	r3, [sp, #24]
 8008014:	e7e0      	b.n	8007fd8 <_dtoa_r+0x90>
 8008016:	ab12      	add	r3, sp, #72	; 0x48
 8008018:	9301      	str	r3, [sp, #4]
 800801a:	ab13      	add	r3, sp, #76	; 0x4c
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	4632      	mov	r2, r6
 8008020:	463b      	mov	r3, r7
 8008022:	4620      	mov	r0, r4
 8008024:	f001 fbe8 	bl	80097f8 <__d2b>
 8008028:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800802c:	4683      	mov	fp, r0
 800802e:	2d00      	cmp	r5, #0
 8008030:	d07d      	beq.n	800812e <_dtoa_r+0x1e6>
 8008032:	46b0      	mov	r8, r6
 8008034:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008038:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 800803c:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8008040:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008044:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8008048:	2200      	movs	r2, #0
 800804a:	4b89      	ldr	r3, [pc, #548]	; (8008270 <_dtoa_r+0x328>)
 800804c:	4640      	mov	r0, r8
 800804e:	4649      	mov	r1, r9
 8008050:	f7f8 f88a 	bl	8000168 <__aeabi_dsub>
 8008054:	a37c      	add	r3, pc, #496	; (adr r3, 8008248 <_dtoa_r+0x300>)
 8008056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800805a:	f7f8 fa3d 	bl	80004d8 <__aeabi_dmul>
 800805e:	a37c      	add	r3, pc, #496	; (adr r3, 8008250 <_dtoa_r+0x308>)
 8008060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008064:	f7f8 f882 	bl	800016c <__adddf3>
 8008068:	4606      	mov	r6, r0
 800806a:	4628      	mov	r0, r5
 800806c:	460f      	mov	r7, r1
 800806e:	f7f8 f9c9 	bl	8000404 <__aeabi_i2d>
 8008072:	a379      	add	r3, pc, #484	; (adr r3, 8008258 <_dtoa_r+0x310>)
 8008074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008078:	f7f8 fa2e 	bl	80004d8 <__aeabi_dmul>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4630      	mov	r0, r6
 8008082:	4639      	mov	r1, r7
 8008084:	f7f8 f872 	bl	800016c <__adddf3>
 8008088:	4606      	mov	r6, r0
 800808a:	460f      	mov	r7, r1
 800808c:	f7f8 fcd4 	bl	8000a38 <__aeabi_d2iz>
 8008090:	2200      	movs	r2, #0
 8008092:	4682      	mov	sl, r0
 8008094:	2300      	movs	r3, #0
 8008096:	4630      	mov	r0, r6
 8008098:	4639      	mov	r1, r7
 800809a:	f7f8 fc8f 	bl	80009bc <__aeabi_dcmplt>
 800809e:	b148      	cbz	r0, 80080b4 <_dtoa_r+0x16c>
 80080a0:	4650      	mov	r0, sl
 80080a2:	f7f8 f9af 	bl	8000404 <__aeabi_i2d>
 80080a6:	4632      	mov	r2, r6
 80080a8:	463b      	mov	r3, r7
 80080aa:	f7f8 fc7d 	bl	80009a8 <__aeabi_dcmpeq>
 80080ae:	b908      	cbnz	r0, 80080b4 <_dtoa_r+0x16c>
 80080b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080b4:	f1ba 0f16 	cmp.w	sl, #22
 80080b8:	d85a      	bhi.n	8008170 <_dtoa_r+0x228>
 80080ba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080be:	496d      	ldr	r1, [pc, #436]	; (8008274 <_dtoa_r+0x32c>)
 80080c0:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80080c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80080c8:	f7f8 fc96 	bl	80009f8 <__aeabi_dcmpgt>
 80080cc:	2800      	cmp	r0, #0
 80080ce:	d051      	beq.n	8008174 <_dtoa_r+0x22c>
 80080d0:	2300      	movs	r3, #0
 80080d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80080d6:	930d      	str	r3, [sp, #52]	; 0x34
 80080d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80080da:	1b5d      	subs	r5, r3, r5
 80080dc:	1e6b      	subs	r3, r5, #1
 80080de:	9307      	str	r3, [sp, #28]
 80080e0:	bf43      	ittte	mi
 80080e2:	2300      	movmi	r3, #0
 80080e4:	f1c5 0901 	rsbmi	r9, r5, #1
 80080e8:	9307      	strmi	r3, [sp, #28]
 80080ea:	f04f 0900 	movpl.w	r9, #0
 80080ee:	f1ba 0f00 	cmp.w	sl, #0
 80080f2:	db41      	blt.n	8008178 <_dtoa_r+0x230>
 80080f4:	9b07      	ldr	r3, [sp, #28]
 80080f6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 80080fa:	4453      	add	r3, sl
 80080fc:	9307      	str	r3, [sp, #28]
 80080fe:	2300      	movs	r3, #0
 8008100:	9308      	str	r3, [sp, #32]
 8008102:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008104:	2b09      	cmp	r3, #9
 8008106:	f200 808f 	bhi.w	8008228 <_dtoa_r+0x2e0>
 800810a:	2b05      	cmp	r3, #5
 800810c:	bfc4      	itt	gt
 800810e:	3b04      	subgt	r3, #4
 8008110:	931e      	strgt	r3, [sp, #120]	; 0x78
 8008112:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008114:	bfc8      	it	gt
 8008116:	2500      	movgt	r5, #0
 8008118:	f1a3 0302 	sub.w	r3, r3, #2
 800811c:	bfd8      	it	le
 800811e:	2501      	movle	r5, #1
 8008120:	2b03      	cmp	r3, #3
 8008122:	f200 808d 	bhi.w	8008240 <_dtoa_r+0x2f8>
 8008126:	e8df f003 	tbb	[pc, r3]
 800812a:	7d7b      	.short	0x7d7b
 800812c:	6f2f      	.short	0x6f2f
 800812e:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008132:	441d      	add	r5, r3
 8008134:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008138:	2820      	cmp	r0, #32
 800813a:	dd13      	ble.n	8008164 <_dtoa_r+0x21c>
 800813c:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8008140:	9b02      	ldr	r3, [sp, #8]
 8008142:	fa08 f800 	lsl.w	r8, r8, r0
 8008146:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800814a:	fa23 f000 	lsr.w	r0, r3, r0
 800814e:	ea48 0000 	orr.w	r0, r8, r0
 8008152:	f7f8 f947 	bl	80003e4 <__aeabi_ui2d>
 8008156:	2301      	movs	r3, #1
 8008158:	4680      	mov	r8, r0
 800815a:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 800815e:	3d01      	subs	r5, #1
 8008160:	9310      	str	r3, [sp, #64]	; 0x40
 8008162:	e771      	b.n	8008048 <_dtoa_r+0x100>
 8008164:	9b02      	ldr	r3, [sp, #8]
 8008166:	f1c0 0020 	rsb	r0, r0, #32
 800816a:	fa03 f000 	lsl.w	r0, r3, r0
 800816e:	e7f0      	b.n	8008152 <_dtoa_r+0x20a>
 8008170:	2301      	movs	r3, #1
 8008172:	e7b0      	b.n	80080d6 <_dtoa_r+0x18e>
 8008174:	900d      	str	r0, [sp, #52]	; 0x34
 8008176:	e7af      	b.n	80080d8 <_dtoa_r+0x190>
 8008178:	f1ca 0300 	rsb	r3, sl, #0
 800817c:	9308      	str	r3, [sp, #32]
 800817e:	2300      	movs	r3, #0
 8008180:	eba9 090a 	sub.w	r9, r9, sl
 8008184:	930c      	str	r3, [sp, #48]	; 0x30
 8008186:	e7bc      	b.n	8008102 <_dtoa_r+0x1ba>
 8008188:	2301      	movs	r3, #1
 800818a:	9309      	str	r3, [sp, #36]	; 0x24
 800818c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800818e:	2b00      	cmp	r3, #0
 8008190:	dd74      	ble.n	800827c <_dtoa_r+0x334>
 8008192:	4698      	mov	r8, r3
 8008194:	9304      	str	r3, [sp, #16]
 8008196:	2200      	movs	r2, #0
 8008198:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800819a:	6072      	str	r2, [r6, #4]
 800819c:	2204      	movs	r2, #4
 800819e:	f102 0014 	add.w	r0, r2, #20
 80081a2:	4298      	cmp	r0, r3
 80081a4:	6871      	ldr	r1, [r6, #4]
 80081a6:	d96e      	bls.n	8008286 <_dtoa_r+0x33e>
 80081a8:	4620      	mov	r0, r4
 80081aa:	f000 ffe5 	bl	8009178 <_Balloc>
 80081ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081b0:	6030      	str	r0, [r6, #0]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f1b8 0f0e 	cmp.w	r8, #14
 80081b8:	9306      	str	r3, [sp, #24]
 80081ba:	f200 80ed 	bhi.w	8008398 <_dtoa_r+0x450>
 80081be:	2d00      	cmp	r5, #0
 80081c0:	f000 80ea 	beq.w	8008398 <_dtoa_r+0x450>
 80081c4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081c8:	f1ba 0f00 	cmp.w	sl, #0
 80081cc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80081d0:	dd77      	ble.n	80082c2 <_dtoa_r+0x37a>
 80081d2:	4a28      	ldr	r2, [pc, #160]	; (8008274 <_dtoa_r+0x32c>)
 80081d4:	f00a 030f 	and.w	r3, sl, #15
 80081d8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80081dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80081e0:	06f0      	lsls	r0, r6, #27
 80081e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80081ea:	d568      	bpl.n	80082be <_dtoa_r+0x376>
 80081ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80081f0:	4b21      	ldr	r3, [pc, #132]	; (8008278 <_dtoa_r+0x330>)
 80081f2:	2503      	movs	r5, #3
 80081f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80081f8:	f7f8 fa98 	bl	800072c <__aeabi_ddiv>
 80081fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008200:	f006 060f 	and.w	r6, r6, #15
 8008204:	4f1c      	ldr	r7, [pc, #112]	; (8008278 <_dtoa_r+0x330>)
 8008206:	e04f      	b.n	80082a8 <_dtoa_r+0x360>
 8008208:	2301      	movs	r3, #1
 800820a:	9309      	str	r3, [sp, #36]	; 0x24
 800820c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800820e:	4453      	add	r3, sl
 8008210:	f103 0801 	add.w	r8, r3, #1
 8008214:	9304      	str	r3, [sp, #16]
 8008216:	4643      	mov	r3, r8
 8008218:	2b01      	cmp	r3, #1
 800821a:	bfb8      	it	lt
 800821c:	2301      	movlt	r3, #1
 800821e:	e7ba      	b.n	8008196 <_dtoa_r+0x24e>
 8008220:	2300      	movs	r3, #0
 8008222:	e7b2      	b.n	800818a <_dtoa_r+0x242>
 8008224:	2300      	movs	r3, #0
 8008226:	e7f0      	b.n	800820a <_dtoa_r+0x2c2>
 8008228:	2501      	movs	r5, #1
 800822a:	2300      	movs	r3, #0
 800822c:	9509      	str	r5, [sp, #36]	; 0x24
 800822e:	931e      	str	r3, [sp, #120]	; 0x78
 8008230:	f04f 33ff 	mov.w	r3, #4294967295
 8008234:	2200      	movs	r2, #0
 8008236:	9304      	str	r3, [sp, #16]
 8008238:	4698      	mov	r8, r3
 800823a:	2312      	movs	r3, #18
 800823c:	921f      	str	r2, [sp, #124]	; 0x7c
 800823e:	e7aa      	b.n	8008196 <_dtoa_r+0x24e>
 8008240:	2301      	movs	r3, #1
 8008242:	9309      	str	r3, [sp, #36]	; 0x24
 8008244:	e7f4      	b.n	8008230 <_dtoa_r+0x2e8>
 8008246:	bf00      	nop
 8008248:	636f4361 	.word	0x636f4361
 800824c:	3fd287a7 	.word	0x3fd287a7
 8008250:	8b60c8b3 	.word	0x8b60c8b3
 8008254:	3fc68a28 	.word	0x3fc68a28
 8008258:	509f79fb 	.word	0x509f79fb
 800825c:	3fd34413 	.word	0x3fd34413
 8008260:	7ff00000 	.word	0x7ff00000
 8008264:	0800aed9 	.word	0x0800aed9
 8008268:	0800aed0 	.word	0x0800aed0
 800826c:	0800ae55 	.word	0x0800ae55
 8008270:	3ff80000 	.word	0x3ff80000
 8008274:	0800af10 	.word	0x0800af10
 8008278:	0800aee8 	.word	0x0800aee8
 800827c:	2301      	movs	r3, #1
 800827e:	9304      	str	r3, [sp, #16]
 8008280:	4698      	mov	r8, r3
 8008282:	461a      	mov	r2, r3
 8008284:	e7da      	b.n	800823c <_dtoa_r+0x2f4>
 8008286:	3101      	adds	r1, #1
 8008288:	6071      	str	r1, [r6, #4]
 800828a:	0052      	lsls	r2, r2, #1
 800828c:	e787      	b.n	800819e <_dtoa_r+0x256>
 800828e:	07f1      	lsls	r1, r6, #31
 8008290:	d508      	bpl.n	80082a4 <_dtoa_r+0x35c>
 8008292:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008296:	e9d7 2300 	ldrd	r2, r3, [r7]
 800829a:	f7f8 f91d 	bl	80004d8 <__aeabi_dmul>
 800829e:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80082a2:	3501      	adds	r5, #1
 80082a4:	1076      	asrs	r6, r6, #1
 80082a6:	3708      	adds	r7, #8
 80082a8:	2e00      	cmp	r6, #0
 80082aa:	d1f0      	bne.n	800828e <_dtoa_r+0x346>
 80082ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80082b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082b4:	f7f8 fa3a 	bl	800072c <__aeabi_ddiv>
 80082b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082bc:	e01b      	b.n	80082f6 <_dtoa_r+0x3ae>
 80082be:	2502      	movs	r5, #2
 80082c0:	e7a0      	b.n	8008204 <_dtoa_r+0x2bc>
 80082c2:	f000 80a4 	beq.w	800840e <_dtoa_r+0x4c6>
 80082c6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80082ca:	f1ca 0600 	rsb	r6, sl, #0
 80082ce:	4ba0      	ldr	r3, [pc, #640]	; (8008550 <_dtoa_r+0x608>)
 80082d0:	f006 020f 	and.w	r2, r6, #15
 80082d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082dc:	f7f8 f8fc 	bl	80004d8 <__aeabi_dmul>
 80082e0:	2502      	movs	r5, #2
 80082e2:	2300      	movs	r3, #0
 80082e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082e8:	4f9a      	ldr	r7, [pc, #616]	; (8008554 <_dtoa_r+0x60c>)
 80082ea:	1136      	asrs	r6, r6, #4
 80082ec:	2e00      	cmp	r6, #0
 80082ee:	f040 8083 	bne.w	80083f8 <_dtoa_r+0x4b0>
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d1e0      	bne.n	80082b8 <_dtoa_r+0x370>
 80082f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	f000 808a 	beq.w	8008412 <_dtoa_r+0x4ca>
 80082fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008302:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8008306:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800830a:	2200      	movs	r2, #0
 800830c:	4b92      	ldr	r3, [pc, #584]	; (8008558 <_dtoa_r+0x610>)
 800830e:	f7f8 fb55 	bl	80009bc <__aeabi_dcmplt>
 8008312:	2800      	cmp	r0, #0
 8008314:	d07d      	beq.n	8008412 <_dtoa_r+0x4ca>
 8008316:	f1b8 0f00 	cmp.w	r8, #0
 800831a:	d07a      	beq.n	8008412 <_dtoa_r+0x4ca>
 800831c:	9b04      	ldr	r3, [sp, #16]
 800831e:	2b00      	cmp	r3, #0
 8008320:	dd36      	ble.n	8008390 <_dtoa_r+0x448>
 8008322:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008326:	2200      	movs	r2, #0
 8008328:	4b8c      	ldr	r3, [pc, #560]	; (800855c <_dtoa_r+0x614>)
 800832a:	f7f8 f8d5 	bl	80004d8 <__aeabi_dmul>
 800832e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008332:	9e04      	ldr	r6, [sp, #16]
 8008334:	f10a 37ff 	add.w	r7, sl, #4294967295
 8008338:	3501      	adds	r5, #1
 800833a:	4628      	mov	r0, r5
 800833c:	f7f8 f862 	bl	8000404 <__aeabi_i2d>
 8008340:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008344:	f7f8 f8c8 	bl	80004d8 <__aeabi_dmul>
 8008348:	2200      	movs	r2, #0
 800834a:	4b85      	ldr	r3, [pc, #532]	; (8008560 <_dtoa_r+0x618>)
 800834c:	f7f7 ff0e 	bl	800016c <__adddf3>
 8008350:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8008354:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008358:	950b      	str	r5, [sp, #44]	; 0x2c
 800835a:	2e00      	cmp	r6, #0
 800835c:	d15c      	bne.n	8008418 <_dtoa_r+0x4d0>
 800835e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008362:	2200      	movs	r2, #0
 8008364:	4b7f      	ldr	r3, [pc, #508]	; (8008564 <_dtoa_r+0x61c>)
 8008366:	f7f7 feff 	bl	8000168 <__aeabi_dsub>
 800836a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800836c:	462b      	mov	r3, r5
 800836e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008372:	f7f8 fb41 	bl	80009f8 <__aeabi_dcmpgt>
 8008376:	2800      	cmp	r0, #0
 8008378:	f040 8281 	bne.w	800887e <_dtoa_r+0x936>
 800837c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008380:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008382:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8008386:	f7f8 fb19 	bl	80009bc <__aeabi_dcmplt>
 800838a:	2800      	cmp	r0, #0
 800838c:	f040 8275 	bne.w	800887a <_dtoa_r+0x932>
 8008390:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008394:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008398:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800839a:	2b00      	cmp	r3, #0
 800839c:	f2c0 814b 	blt.w	8008636 <_dtoa_r+0x6ee>
 80083a0:	f1ba 0f0e 	cmp.w	sl, #14
 80083a4:	f300 8147 	bgt.w	8008636 <_dtoa_r+0x6ee>
 80083a8:	4b69      	ldr	r3, [pc, #420]	; (8008550 <_dtoa_r+0x608>)
 80083aa:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80083ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80083b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	f280 80d7 	bge.w	800856c <_dtoa_r+0x624>
 80083be:	f1b8 0f00 	cmp.w	r8, #0
 80083c2:	f300 80d3 	bgt.w	800856c <_dtoa_r+0x624>
 80083c6:	f040 8257 	bne.w	8008878 <_dtoa_r+0x930>
 80083ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083ce:	2200      	movs	r2, #0
 80083d0:	4b64      	ldr	r3, [pc, #400]	; (8008564 <_dtoa_r+0x61c>)
 80083d2:	f7f8 f881 	bl	80004d8 <__aeabi_dmul>
 80083d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083da:	f7f8 fb03 	bl	80009e4 <__aeabi_dcmpge>
 80083de:	4646      	mov	r6, r8
 80083e0:	4647      	mov	r7, r8
 80083e2:	2800      	cmp	r0, #0
 80083e4:	f040 822d 	bne.w	8008842 <_dtoa_r+0x8fa>
 80083e8:	9b06      	ldr	r3, [sp, #24]
 80083ea:	9a06      	ldr	r2, [sp, #24]
 80083ec:	1c5d      	adds	r5, r3, #1
 80083ee:	2331      	movs	r3, #49	; 0x31
 80083f0:	f10a 0a01 	add.w	sl, sl, #1
 80083f4:	7013      	strb	r3, [r2, #0]
 80083f6:	e228      	b.n	800884a <_dtoa_r+0x902>
 80083f8:	07f2      	lsls	r2, r6, #31
 80083fa:	d505      	bpl.n	8008408 <_dtoa_r+0x4c0>
 80083fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008400:	f7f8 f86a 	bl	80004d8 <__aeabi_dmul>
 8008404:	2301      	movs	r3, #1
 8008406:	3501      	adds	r5, #1
 8008408:	1076      	asrs	r6, r6, #1
 800840a:	3708      	adds	r7, #8
 800840c:	e76e      	b.n	80082ec <_dtoa_r+0x3a4>
 800840e:	2502      	movs	r5, #2
 8008410:	e771      	b.n	80082f6 <_dtoa_r+0x3ae>
 8008412:	4657      	mov	r7, sl
 8008414:	4646      	mov	r6, r8
 8008416:	e790      	b.n	800833a <_dtoa_r+0x3f2>
 8008418:	4b4d      	ldr	r3, [pc, #308]	; (8008550 <_dtoa_r+0x608>)
 800841a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800841e:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008422:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008424:	2b00      	cmp	r3, #0
 8008426:	d048      	beq.n	80084ba <_dtoa_r+0x572>
 8008428:	4602      	mov	r2, r0
 800842a:	460b      	mov	r3, r1
 800842c:	2000      	movs	r0, #0
 800842e:	494e      	ldr	r1, [pc, #312]	; (8008568 <_dtoa_r+0x620>)
 8008430:	f7f8 f97c 	bl	800072c <__aeabi_ddiv>
 8008434:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008438:	f7f7 fe96 	bl	8000168 <__aeabi_dsub>
 800843c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008440:	9d06      	ldr	r5, [sp, #24]
 8008442:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008446:	f7f8 faf7 	bl	8000a38 <__aeabi_d2iz>
 800844a:	9011      	str	r0, [sp, #68]	; 0x44
 800844c:	f7f7 ffda 	bl	8000404 <__aeabi_i2d>
 8008450:	4602      	mov	r2, r0
 8008452:	460b      	mov	r3, r1
 8008454:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008458:	f7f7 fe86 	bl	8000168 <__aeabi_dsub>
 800845c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800845e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008462:	3330      	adds	r3, #48	; 0x30
 8008464:	f805 3b01 	strb.w	r3, [r5], #1
 8008468:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800846c:	f7f8 faa6 	bl	80009bc <__aeabi_dcmplt>
 8008470:	2800      	cmp	r0, #0
 8008472:	d163      	bne.n	800853c <_dtoa_r+0x5f4>
 8008474:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008478:	2000      	movs	r0, #0
 800847a:	4937      	ldr	r1, [pc, #220]	; (8008558 <_dtoa_r+0x610>)
 800847c:	f7f7 fe74 	bl	8000168 <__aeabi_dsub>
 8008480:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008484:	f7f8 fa9a 	bl	80009bc <__aeabi_dcmplt>
 8008488:	2800      	cmp	r0, #0
 800848a:	f040 80b5 	bne.w	80085f8 <_dtoa_r+0x6b0>
 800848e:	9b06      	ldr	r3, [sp, #24]
 8008490:	1aeb      	subs	r3, r5, r3
 8008492:	429e      	cmp	r6, r3
 8008494:	f77f af7c 	ble.w	8008390 <_dtoa_r+0x448>
 8008498:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800849c:	2200      	movs	r2, #0
 800849e:	4b2f      	ldr	r3, [pc, #188]	; (800855c <_dtoa_r+0x614>)
 80084a0:	f7f8 f81a 	bl	80004d8 <__aeabi_dmul>
 80084a4:	2200      	movs	r2, #0
 80084a6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80084aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084ae:	4b2b      	ldr	r3, [pc, #172]	; (800855c <_dtoa_r+0x614>)
 80084b0:	f7f8 f812 	bl	80004d8 <__aeabi_dmul>
 80084b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084b8:	e7c3      	b.n	8008442 <_dtoa_r+0x4fa>
 80084ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80084be:	f7f8 f80b 	bl	80004d8 <__aeabi_dmul>
 80084c2:	9b06      	ldr	r3, [sp, #24]
 80084c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80084c8:	199d      	adds	r5, r3, r6
 80084ca:	461e      	mov	r6, r3
 80084cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084d0:	f7f8 fab2 	bl	8000a38 <__aeabi_d2iz>
 80084d4:	9011      	str	r0, [sp, #68]	; 0x44
 80084d6:	f7f7 ff95 	bl	8000404 <__aeabi_i2d>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084e2:	f7f7 fe41 	bl	8000168 <__aeabi_dsub>
 80084e6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80084e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80084ec:	3330      	adds	r3, #48	; 0x30
 80084ee:	f806 3b01 	strb.w	r3, [r6], #1
 80084f2:	42ae      	cmp	r6, r5
 80084f4:	f04f 0200 	mov.w	r2, #0
 80084f8:	d124      	bne.n	8008544 <_dtoa_r+0x5fc>
 80084fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80084fe:	4b1a      	ldr	r3, [pc, #104]	; (8008568 <_dtoa_r+0x620>)
 8008500:	f7f7 fe34 	bl	800016c <__adddf3>
 8008504:	4602      	mov	r2, r0
 8008506:	460b      	mov	r3, r1
 8008508:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800850c:	f7f8 fa74 	bl	80009f8 <__aeabi_dcmpgt>
 8008510:	2800      	cmp	r0, #0
 8008512:	d171      	bne.n	80085f8 <_dtoa_r+0x6b0>
 8008514:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008518:	2000      	movs	r0, #0
 800851a:	4913      	ldr	r1, [pc, #76]	; (8008568 <_dtoa_r+0x620>)
 800851c:	f7f7 fe24 	bl	8000168 <__aeabi_dsub>
 8008520:	4602      	mov	r2, r0
 8008522:	460b      	mov	r3, r1
 8008524:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008528:	f7f8 fa48 	bl	80009bc <__aeabi_dcmplt>
 800852c:	2800      	cmp	r0, #0
 800852e:	f43f af2f 	beq.w	8008390 <_dtoa_r+0x448>
 8008532:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008536:	1e6a      	subs	r2, r5, #1
 8008538:	2b30      	cmp	r3, #48	; 0x30
 800853a:	d001      	beq.n	8008540 <_dtoa_r+0x5f8>
 800853c:	46ba      	mov	sl, r7
 800853e:	e04a      	b.n	80085d6 <_dtoa_r+0x68e>
 8008540:	4615      	mov	r5, r2
 8008542:	e7f6      	b.n	8008532 <_dtoa_r+0x5ea>
 8008544:	4b05      	ldr	r3, [pc, #20]	; (800855c <_dtoa_r+0x614>)
 8008546:	f7f7 ffc7 	bl	80004d8 <__aeabi_dmul>
 800854a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800854e:	e7bd      	b.n	80084cc <_dtoa_r+0x584>
 8008550:	0800af10 	.word	0x0800af10
 8008554:	0800aee8 	.word	0x0800aee8
 8008558:	3ff00000 	.word	0x3ff00000
 800855c:	40240000 	.word	0x40240000
 8008560:	401c0000 	.word	0x401c0000
 8008564:	40140000 	.word	0x40140000
 8008568:	3fe00000 	.word	0x3fe00000
 800856c:	9d06      	ldr	r5, [sp, #24]
 800856e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008572:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008576:	4630      	mov	r0, r6
 8008578:	4639      	mov	r1, r7
 800857a:	f7f8 f8d7 	bl	800072c <__aeabi_ddiv>
 800857e:	f7f8 fa5b 	bl	8000a38 <__aeabi_d2iz>
 8008582:	4681      	mov	r9, r0
 8008584:	f7f7 ff3e 	bl	8000404 <__aeabi_i2d>
 8008588:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800858c:	f7f7 ffa4 	bl	80004d8 <__aeabi_dmul>
 8008590:	4602      	mov	r2, r0
 8008592:	460b      	mov	r3, r1
 8008594:	4630      	mov	r0, r6
 8008596:	4639      	mov	r1, r7
 8008598:	f7f7 fde6 	bl	8000168 <__aeabi_dsub>
 800859c:	f109 0630 	add.w	r6, r9, #48	; 0x30
 80085a0:	f805 6b01 	strb.w	r6, [r5], #1
 80085a4:	9e06      	ldr	r6, [sp, #24]
 80085a6:	4602      	mov	r2, r0
 80085a8:	1bae      	subs	r6, r5, r6
 80085aa:	45b0      	cmp	r8, r6
 80085ac:	460b      	mov	r3, r1
 80085ae:	d135      	bne.n	800861c <_dtoa_r+0x6d4>
 80085b0:	f7f7 fddc 	bl	800016c <__adddf3>
 80085b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085b8:	4606      	mov	r6, r0
 80085ba:	460f      	mov	r7, r1
 80085bc:	f7f8 fa1c 	bl	80009f8 <__aeabi_dcmpgt>
 80085c0:	b9c8      	cbnz	r0, 80085f6 <_dtoa_r+0x6ae>
 80085c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085c6:	4630      	mov	r0, r6
 80085c8:	4639      	mov	r1, r7
 80085ca:	f7f8 f9ed 	bl	80009a8 <__aeabi_dcmpeq>
 80085ce:	b110      	cbz	r0, 80085d6 <_dtoa_r+0x68e>
 80085d0:	f019 0f01 	tst.w	r9, #1
 80085d4:	d10f      	bne.n	80085f6 <_dtoa_r+0x6ae>
 80085d6:	4659      	mov	r1, fp
 80085d8:	4620      	mov	r0, r4
 80085da:	f000 fe01 	bl	80091e0 <_Bfree>
 80085de:	2300      	movs	r3, #0
 80085e0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80085e2:	702b      	strb	r3, [r5, #0]
 80085e4:	f10a 0301 	add.w	r3, sl, #1
 80085e8:	6013      	str	r3, [r2, #0]
 80085ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	f43f acf3 	beq.w	8007fd8 <_dtoa_r+0x90>
 80085f2:	601d      	str	r5, [r3, #0]
 80085f4:	e4f0      	b.n	8007fd8 <_dtoa_r+0x90>
 80085f6:	4657      	mov	r7, sl
 80085f8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80085fc:	1e6b      	subs	r3, r5, #1
 80085fe:	2a39      	cmp	r2, #57	; 0x39
 8008600:	d106      	bne.n	8008610 <_dtoa_r+0x6c8>
 8008602:	9a06      	ldr	r2, [sp, #24]
 8008604:	429a      	cmp	r2, r3
 8008606:	d107      	bne.n	8008618 <_dtoa_r+0x6d0>
 8008608:	2330      	movs	r3, #48	; 0x30
 800860a:	7013      	strb	r3, [r2, #0]
 800860c:	4613      	mov	r3, r2
 800860e:	3701      	adds	r7, #1
 8008610:	781a      	ldrb	r2, [r3, #0]
 8008612:	3201      	adds	r2, #1
 8008614:	701a      	strb	r2, [r3, #0]
 8008616:	e791      	b.n	800853c <_dtoa_r+0x5f4>
 8008618:	461d      	mov	r5, r3
 800861a:	e7ed      	b.n	80085f8 <_dtoa_r+0x6b0>
 800861c:	2200      	movs	r2, #0
 800861e:	4b99      	ldr	r3, [pc, #612]	; (8008884 <_dtoa_r+0x93c>)
 8008620:	f7f7 ff5a 	bl	80004d8 <__aeabi_dmul>
 8008624:	2200      	movs	r2, #0
 8008626:	2300      	movs	r3, #0
 8008628:	4606      	mov	r6, r0
 800862a:	460f      	mov	r7, r1
 800862c:	f7f8 f9bc 	bl	80009a8 <__aeabi_dcmpeq>
 8008630:	2800      	cmp	r0, #0
 8008632:	d09e      	beq.n	8008572 <_dtoa_r+0x62a>
 8008634:	e7cf      	b.n	80085d6 <_dtoa_r+0x68e>
 8008636:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008638:	2a00      	cmp	r2, #0
 800863a:	f000 8088 	beq.w	800874e <_dtoa_r+0x806>
 800863e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008640:	2a01      	cmp	r2, #1
 8008642:	dc6d      	bgt.n	8008720 <_dtoa_r+0x7d8>
 8008644:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008646:	2a00      	cmp	r2, #0
 8008648:	d066      	beq.n	8008718 <_dtoa_r+0x7d0>
 800864a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800864e:	464d      	mov	r5, r9
 8008650:	9e08      	ldr	r6, [sp, #32]
 8008652:	9a07      	ldr	r2, [sp, #28]
 8008654:	2101      	movs	r1, #1
 8008656:	441a      	add	r2, r3
 8008658:	4620      	mov	r0, r4
 800865a:	4499      	add	r9, r3
 800865c:	9207      	str	r2, [sp, #28]
 800865e:	f000 fe9d 	bl	800939c <__i2b>
 8008662:	4607      	mov	r7, r0
 8008664:	2d00      	cmp	r5, #0
 8008666:	dd0b      	ble.n	8008680 <_dtoa_r+0x738>
 8008668:	9b07      	ldr	r3, [sp, #28]
 800866a:	2b00      	cmp	r3, #0
 800866c:	dd08      	ble.n	8008680 <_dtoa_r+0x738>
 800866e:	42ab      	cmp	r3, r5
 8008670:	bfa8      	it	ge
 8008672:	462b      	movge	r3, r5
 8008674:	9a07      	ldr	r2, [sp, #28]
 8008676:	eba9 0903 	sub.w	r9, r9, r3
 800867a:	1aed      	subs	r5, r5, r3
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	9307      	str	r3, [sp, #28]
 8008680:	9b08      	ldr	r3, [sp, #32]
 8008682:	b1eb      	cbz	r3, 80086c0 <_dtoa_r+0x778>
 8008684:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008686:	2b00      	cmp	r3, #0
 8008688:	d065      	beq.n	8008756 <_dtoa_r+0x80e>
 800868a:	b18e      	cbz	r6, 80086b0 <_dtoa_r+0x768>
 800868c:	4639      	mov	r1, r7
 800868e:	4632      	mov	r2, r6
 8008690:	4620      	mov	r0, r4
 8008692:	f000 ff21 	bl	80094d8 <__pow5mult>
 8008696:	465a      	mov	r2, fp
 8008698:	4601      	mov	r1, r0
 800869a:	4607      	mov	r7, r0
 800869c:	4620      	mov	r0, r4
 800869e:	f000 fe86 	bl	80093ae <__multiply>
 80086a2:	4659      	mov	r1, fp
 80086a4:	900a      	str	r0, [sp, #40]	; 0x28
 80086a6:	4620      	mov	r0, r4
 80086a8:	f000 fd9a 	bl	80091e0 <_Bfree>
 80086ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80086ae:	469b      	mov	fp, r3
 80086b0:	9b08      	ldr	r3, [sp, #32]
 80086b2:	1b9a      	subs	r2, r3, r6
 80086b4:	d004      	beq.n	80086c0 <_dtoa_r+0x778>
 80086b6:	4659      	mov	r1, fp
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 ff0d 	bl	80094d8 <__pow5mult>
 80086be:	4683      	mov	fp, r0
 80086c0:	2101      	movs	r1, #1
 80086c2:	4620      	mov	r0, r4
 80086c4:	f000 fe6a 	bl	800939c <__i2b>
 80086c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80086ca:	4606      	mov	r6, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f000 81c6 	beq.w	8008a5e <_dtoa_r+0xb16>
 80086d2:	461a      	mov	r2, r3
 80086d4:	4601      	mov	r1, r0
 80086d6:	4620      	mov	r0, r4
 80086d8:	f000 fefe 	bl	80094d8 <__pow5mult>
 80086dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80086de:	4606      	mov	r6, r0
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	dc3e      	bgt.n	8008762 <_dtoa_r+0x81a>
 80086e4:	9b02      	ldr	r3, [sp, #8]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d137      	bne.n	800875a <_dtoa_r+0x812>
 80086ea:	9b03      	ldr	r3, [sp, #12]
 80086ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d134      	bne.n	800875e <_dtoa_r+0x816>
 80086f4:	9b03      	ldr	r3, [sp, #12]
 80086f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086fa:	0d1b      	lsrs	r3, r3, #20
 80086fc:	051b      	lsls	r3, r3, #20
 80086fe:	b12b      	cbz	r3, 800870c <_dtoa_r+0x7c4>
 8008700:	9b07      	ldr	r3, [sp, #28]
 8008702:	f109 0901 	add.w	r9, r9, #1
 8008706:	3301      	adds	r3, #1
 8008708:	9307      	str	r3, [sp, #28]
 800870a:	2301      	movs	r3, #1
 800870c:	9308      	str	r3, [sp, #32]
 800870e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008710:	2b00      	cmp	r3, #0
 8008712:	d128      	bne.n	8008766 <_dtoa_r+0x81e>
 8008714:	2001      	movs	r0, #1
 8008716:	e02e      	b.n	8008776 <_dtoa_r+0x82e>
 8008718:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800871a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800871e:	e796      	b.n	800864e <_dtoa_r+0x706>
 8008720:	9b08      	ldr	r3, [sp, #32]
 8008722:	f108 36ff 	add.w	r6, r8, #4294967295
 8008726:	42b3      	cmp	r3, r6
 8008728:	bfb7      	itett	lt
 800872a:	9b08      	ldrlt	r3, [sp, #32]
 800872c:	1b9e      	subge	r6, r3, r6
 800872e:	1af2      	sublt	r2, r6, r3
 8008730:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8008732:	bfbf      	itttt	lt
 8008734:	9608      	strlt	r6, [sp, #32]
 8008736:	189b      	addlt	r3, r3, r2
 8008738:	930c      	strlt	r3, [sp, #48]	; 0x30
 800873a:	2600      	movlt	r6, #0
 800873c:	f1b8 0f00 	cmp.w	r8, #0
 8008740:	bfb9      	ittee	lt
 8008742:	eba9 0508 	sublt.w	r5, r9, r8
 8008746:	2300      	movlt	r3, #0
 8008748:	464d      	movge	r5, r9
 800874a:	4643      	movge	r3, r8
 800874c:	e781      	b.n	8008652 <_dtoa_r+0x70a>
 800874e:	9e08      	ldr	r6, [sp, #32]
 8008750:	464d      	mov	r5, r9
 8008752:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8008754:	e786      	b.n	8008664 <_dtoa_r+0x71c>
 8008756:	9a08      	ldr	r2, [sp, #32]
 8008758:	e7ad      	b.n	80086b6 <_dtoa_r+0x76e>
 800875a:	2300      	movs	r3, #0
 800875c:	e7d6      	b.n	800870c <_dtoa_r+0x7c4>
 800875e:	9b02      	ldr	r3, [sp, #8]
 8008760:	e7d4      	b.n	800870c <_dtoa_r+0x7c4>
 8008762:	2300      	movs	r3, #0
 8008764:	9308      	str	r3, [sp, #32]
 8008766:	6933      	ldr	r3, [r6, #16]
 8008768:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800876c:	6918      	ldr	r0, [r3, #16]
 800876e:	f000 fdc7 	bl	8009300 <__hi0bits>
 8008772:	f1c0 0020 	rsb	r0, r0, #32
 8008776:	9b07      	ldr	r3, [sp, #28]
 8008778:	4418      	add	r0, r3
 800877a:	f010 001f 	ands.w	r0, r0, #31
 800877e:	d047      	beq.n	8008810 <_dtoa_r+0x8c8>
 8008780:	f1c0 0320 	rsb	r3, r0, #32
 8008784:	2b04      	cmp	r3, #4
 8008786:	dd3b      	ble.n	8008800 <_dtoa_r+0x8b8>
 8008788:	9b07      	ldr	r3, [sp, #28]
 800878a:	f1c0 001c 	rsb	r0, r0, #28
 800878e:	4481      	add	r9, r0
 8008790:	4405      	add	r5, r0
 8008792:	4403      	add	r3, r0
 8008794:	9307      	str	r3, [sp, #28]
 8008796:	f1b9 0f00 	cmp.w	r9, #0
 800879a:	dd05      	ble.n	80087a8 <_dtoa_r+0x860>
 800879c:	4659      	mov	r1, fp
 800879e:	464a      	mov	r2, r9
 80087a0:	4620      	mov	r0, r4
 80087a2:	f000 fee7 	bl	8009574 <__lshift>
 80087a6:	4683      	mov	fp, r0
 80087a8:	9b07      	ldr	r3, [sp, #28]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	dd05      	ble.n	80087ba <_dtoa_r+0x872>
 80087ae:	4631      	mov	r1, r6
 80087b0:	461a      	mov	r2, r3
 80087b2:	4620      	mov	r0, r4
 80087b4:	f000 fede 	bl	8009574 <__lshift>
 80087b8:	4606      	mov	r6, r0
 80087ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087bc:	b353      	cbz	r3, 8008814 <_dtoa_r+0x8cc>
 80087be:	4631      	mov	r1, r6
 80087c0:	4658      	mov	r0, fp
 80087c2:	f000 ff2b 	bl	800961c <__mcmp>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	da24      	bge.n	8008814 <_dtoa_r+0x8cc>
 80087ca:	2300      	movs	r3, #0
 80087cc:	4659      	mov	r1, fp
 80087ce:	220a      	movs	r2, #10
 80087d0:	4620      	mov	r0, r4
 80087d2:	f000 fd1c 	bl	800920e <__multadd>
 80087d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087d8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087dc:	4683      	mov	fp, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	f000 8144 	beq.w	8008a6c <_dtoa_r+0xb24>
 80087e4:	2300      	movs	r3, #0
 80087e6:	4639      	mov	r1, r7
 80087e8:	220a      	movs	r2, #10
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 fd0f 	bl	800920e <__multadd>
 80087f0:	9b04      	ldr	r3, [sp, #16]
 80087f2:	4607      	mov	r7, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	dc4d      	bgt.n	8008894 <_dtoa_r+0x94c>
 80087f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80087fa:	2b02      	cmp	r3, #2
 80087fc:	dd4a      	ble.n	8008894 <_dtoa_r+0x94c>
 80087fe:	e011      	b.n	8008824 <_dtoa_r+0x8dc>
 8008800:	d0c9      	beq.n	8008796 <_dtoa_r+0x84e>
 8008802:	9a07      	ldr	r2, [sp, #28]
 8008804:	331c      	adds	r3, #28
 8008806:	441a      	add	r2, r3
 8008808:	4499      	add	r9, r3
 800880a:	441d      	add	r5, r3
 800880c:	4613      	mov	r3, r2
 800880e:	e7c1      	b.n	8008794 <_dtoa_r+0x84c>
 8008810:	4603      	mov	r3, r0
 8008812:	e7f6      	b.n	8008802 <_dtoa_r+0x8ba>
 8008814:	f1b8 0f00 	cmp.w	r8, #0
 8008818:	dc36      	bgt.n	8008888 <_dtoa_r+0x940>
 800881a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800881c:	2b02      	cmp	r3, #2
 800881e:	dd33      	ble.n	8008888 <_dtoa_r+0x940>
 8008820:	f8cd 8010 	str.w	r8, [sp, #16]
 8008824:	9b04      	ldr	r3, [sp, #16]
 8008826:	b963      	cbnz	r3, 8008842 <_dtoa_r+0x8fa>
 8008828:	4631      	mov	r1, r6
 800882a:	2205      	movs	r2, #5
 800882c:	4620      	mov	r0, r4
 800882e:	f000 fcee 	bl	800920e <__multadd>
 8008832:	4601      	mov	r1, r0
 8008834:	4606      	mov	r6, r0
 8008836:	4658      	mov	r0, fp
 8008838:	f000 fef0 	bl	800961c <__mcmp>
 800883c:	2800      	cmp	r0, #0
 800883e:	f73f add3 	bgt.w	80083e8 <_dtoa_r+0x4a0>
 8008842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8008844:	9d06      	ldr	r5, [sp, #24]
 8008846:	ea6f 0a03 	mvn.w	sl, r3
 800884a:	f04f 0900 	mov.w	r9, #0
 800884e:	4631      	mov	r1, r6
 8008850:	4620      	mov	r0, r4
 8008852:	f000 fcc5 	bl	80091e0 <_Bfree>
 8008856:	2f00      	cmp	r7, #0
 8008858:	f43f aebd 	beq.w	80085d6 <_dtoa_r+0x68e>
 800885c:	f1b9 0f00 	cmp.w	r9, #0
 8008860:	d005      	beq.n	800886e <_dtoa_r+0x926>
 8008862:	45b9      	cmp	r9, r7
 8008864:	d003      	beq.n	800886e <_dtoa_r+0x926>
 8008866:	4649      	mov	r1, r9
 8008868:	4620      	mov	r0, r4
 800886a:	f000 fcb9 	bl	80091e0 <_Bfree>
 800886e:	4639      	mov	r1, r7
 8008870:	4620      	mov	r0, r4
 8008872:	f000 fcb5 	bl	80091e0 <_Bfree>
 8008876:	e6ae      	b.n	80085d6 <_dtoa_r+0x68e>
 8008878:	2600      	movs	r6, #0
 800887a:	4637      	mov	r7, r6
 800887c:	e7e1      	b.n	8008842 <_dtoa_r+0x8fa>
 800887e:	46ba      	mov	sl, r7
 8008880:	4637      	mov	r7, r6
 8008882:	e5b1      	b.n	80083e8 <_dtoa_r+0x4a0>
 8008884:	40240000 	.word	0x40240000
 8008888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800888a:	f8cd 8010 	str.w	r8, [sp, #16]
 800888e:	2b00      	cmp	r3, #0
 8008890:	f000 80f3 	beq.w	8008a7a <_dtoa_r+0xb32>
 8008894:	2d00      	cmp	r5, #0
 8008896:	dd05      	ble.n	80088a4 <_dtoa_r+0x95c>
 8008898:	4639      	mov	r1, r7
 800889a:	462a      	mov	r2, r5
 800889c:	4620      	mov	r0, r4
 800889e:	f000 fe69 	bl	8009574 <__lshift>
 80088a2:	4607      	mov	r7, r0
 80088a4:	9b08      	ldr	r3, [sp, #32]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d04c      	beq.n	8008944 <_dtoa_r+0x9fc>
 80088aa:	6879      	ldr	r1, [r7, #4]
 80088ac:	4620      	mov	r0, r4
 80088ae:	f000 fc63 	bl	8009178 <_Balloc>
 80088b2:	4605      	mov	r5, r0
 80088b4:	693a      	ldr	r2, [r7, #16]
 80088b6:	f107 010c 	add.w	r1, r7, #12
 80088ba:	3202      	adds	r2, #2
 80088bc:	0092      	lsls	r2, r2, #2
 80088be:	300c      	adds	r0, #12
 80088c0:	f7fd fd8c 	bl	80063dc <memcpy>
 80088c4:	2201      	movs	r2, #1
 80088c6:	4629      	mov	r1, r5
 80088c8:	4620      	mov	r0, r4
 80088ca:	f000 fe53 	bl	8009574 <__lshift>
 80088ce:	46b9      	mov	r9, r7
 80088d0:	4607      	mov	r7, r0
 80088d2:	9b06      	ldr	r3, [sp, #24]
 80088d4:	9307      	str	r3, [sp, #28]
 80088d6:	9b02      	ldr	r3, [sp, #8]
 80088d8:	f003 0301 	and.w	r3, r3, #1
 80088dc:	9308      	str	r3, [sp, #32]
 80088de:	4631      	mov	r1, r6
 80088e0:	4658      	mov	r0, fp
 80088e2:	f7ff faa3 	bl	8007e2c <quorem>
 80088e6:	4649      	mov	r1, r9
 80088e8:	4605      	mov	r5, r0
 80088ea:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80088ee:	4658      	mov	r0, fp
 80088f0:	f000 fe94 	bl	800961c <__mcmp>
 80088f4:	463a      	mov	r2, r7
 80088f6:	9002      	str	r0, [sp, #8]
 80088f8:	4631      	mov	r1, r6
 80088fa:	4620      	mov	r0, r4
 80088fc:	f000 fea8 	bl	8009650 <__mdiff>
 8008900:	68c3      	ldr	r3, [r0, #12]
 8008902:	4602      	mov	r2, r0
 8008904:	bb03      	cbnz	r3, 8008948 <_dtoa_r+0xa00>
 8008906:	4601      	mov	r1, r0
 8008908:	9009      	str	r0, [sp, #36]	; 0x24
 800890a:	4658      	mov	r0, fp
 800890c:	f000 fe86 	bl	800961c <__mcmp>
 8008910:	4603      	mov	r3, r0
 8008912:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008914:	4611      	mov	r1, r2
 8008916:	4620      	mov	r0, r4
 8008918:	9309      	str	r3, [sp, #36]	; 0x24
 800891a:	f000 fc61 	bl	80091e0 <_Bfree>
 800891e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008920:	b9a3      	cbnz	r3, 800894c <_dtoa_r+0xa04>
 8008922:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008924:	b992      	cbnz	r2, 800894c <_dtoa_r+0xa04>
 8008926:	9a08      	ldr	r2, [sp, #32]
 8008928:	b982      	cbnz	r2, 800894c <_dtoa_r+0xa04>
 800892a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800892e:	d029      	beq.n	8008984 <_dtoa_r+0xa3c>
 8008930:	9b02      	ldr	r3, [sp, #8]
 8008932:	2b00      	cmp	r3, #0
 8008934:	dd01      	ble.n	800893a <_dtoa_r+0x9f2>
 8008936:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800893a:	9b07      	ldr	r3, [sp, #28]
 800893c:	1c5d      	adds	r5, r3, #1
 800893e:	f883 8000 	strb.w	r8, [r3]
 8008942:	e784      	b.n	800884e <_dtoa_r+0x906>
 8008944:	4638      	mov	r0, r7
 8008946:	e7c2      	b.n	80088ce <_dtoa_r+0x986>
 8008948:	2301      	movs	r3, #1
 800894a:	e7e3      	b.n	8008914 <_dtoa_r+0x9cc>
 800894c:	9a02      	ldr	r2, [sp, #8]
 800894e:	2a00      	cmp	r2, #0
 8008950:	db04      	blt.n	800895c <_dtoa_r+0xa14>
 8008952:	d123      	bne.n	800899c <_dtoa_r+0xa54>
 8008954:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008956:	bb0a      	cbnz	r2, 800899c <_dtoa_r+0xa54>
 8008958:	9a08      	ldr	r2, [sp, #32]
 800895a:	b9fa      	cbnz	r2, 800899c <_dtoa_r+0xa54>
 800895c:	2b00      	cmp	r3, #0
 800895e:	ddec      	ble.n	800893a <_dtoa_r+0x9f2>
 8008960:	4659      	mov	r1, fp
 8008962:	2201      	movs	r2, #1
 8008964:	4620      	mov	r0, r4
 8008966:	f000 fe05 	bl	8009574 <__lshift>
 800896a:	4631      	mov	r1, r6
 800896c:	4683      	mov	fp, r0
 800896e:	f000 fe55 	bl	800961c <__mcmp>
 8008972:	2800      	cmp	r0, #0
 8008974:	dc03      	bgt.n	800897e <_dtoa_r+0xa36>
 8008976:	d1e0      	bne.n	800893a <_dtoa_r+0x9f2>
 8008978:	f018 0f01 	tst.w	r8, #1
 800897c:	d0dd      	beq.n	800893a <_dtoa_r+0x9f2>
 800897e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008982:	d1d8      	bne.n	8008936 <_dtoa_r+0x9ee>
 8008984:	9b07      	ldr	r3, [sp, #28]
 8008986:	9a07      	ldr	r2, [sp, #28]
 8008988:	1c5d      	adds	r5, r3, #1
 800898a:	2339      	movs	r3, #57	; 0x39
 800898c:	7013      	strb	r3, [r2, #0]
 800898e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008992:	1e6a      	subs	r2, r5, #1
 8008994:	2b39      	cmp	r3, #57	; 0x39
 8008996:	d04d      	beq.n	8008a34 <_dtoa_r+0xaec>
 8008998:	3301      	adds	r3, #1
 800899a:	e052      	b.n	8008a42 <_dtoa_r+0xafa>
 800899c:	9a07      	ldr	r2, [sp, #28]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	f102 0501 	add.w	r5, r2, #1
 80089a4:	dd06      	ble.n	80089b4 <_dtoa_r+0xa6c>
 80089a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80089aa:	d0eb      	beq.n	8008984 <_dtoa_r+0xa3c>
 80089ac:	f108 0801 	add.w	r8, r8, #1
 80089b0:	9b07      	ldr	r3, [sp, #28]
 80089b2:	e7c4      	b.n	800893e <_dtoa_r+0x9f6>
 80089b4:	9b06      	ldr	r3, [sp, #24]
 80089b6:	9a04      	ldr	r2, [sp, #16]
 80089b8:	1aeb      	subs	r3, r5, r3
 80089ba:	4293      	cmp	r3, r2
 80089bc:	f805 8c01 	strb.w	r8, [r5, #-1]
 80089c0:	d021      	beq.n	8008a06 <_dtoa_r+0xabe>
 80089c2:	4659      	mov	r1, fp
 80089c4:	2300      	movs	r3, #0
 80089c6:	220a      	movs	r2, #10
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 fc20 	bl	800920e <__multadd>
 80089ce:	45b9      	cmp	r9, r7
 80089d0:	4683      	mov	fp, r0
 80089d2:	f04f 0300 	mov.w	r3, #0
 80089d6:	f04f 020a 	mov.w	r2, #10
 80089da:	4649      	mov	r1, r9
 80089dc:	4620      	mov	r0, r4
 80089de:	d105      	bne.n	80089ec <_dtoa_r+0xaa4>
 80089e0:	f000 fc15 	bl	800920e <__multadd>
 80089e4:	4681      	mov	r9, r0
 80089e6:	4607      	mov	r7, r0
 80089e8:	9507      	str	r5, [sp, #28]
 80089ea:	e778      	b.n	80088de <_dtoa_r+0x996>
 80089ec:	f000 fc0f 	bl	800920e <__multadd>
 80089f0:	4639      	mov	r1, r7
 80089f2:	4681      	mov	r9, r0
 80089f4:	2300      	movs	r3, #0
 80089f6:	220a      	movs	r2, #10
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fc08 	bl	800920e <__multadd>
 80089fe:	4607      	mov	r7, r0
 8008a00:	e7f2      	b.n	80089e8 <_dtoa_r+0xaa0>
 8008a02:	f04f 0900 	mov.w	r9, #0
 8008a06:	4659      	mov	r1, fp
 8008a08:	2201      	movs	r2, #1
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	f000 fdb2 	bl	8009574 <__lshift>
 8008a10:	4631      	mov	r1, r6
 8008a12:	4683      	mov	fp, r0
 8008a14:	f000 fe02 	bl	800961c <__mcmp>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	dcb8      	bgt.n	800898e <_dtoa_r+0xa46>
 8008a1c:	d102      	bne.n	8008a24 <_dtoa_r+0xadc>
 8008a1e:	f018 0f01 	tst.w	r8, #1
 8008a22:	d1b4      	bne.n	800898e <_dtoa_r+0xa46>
 8008a24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008a28:	1e6a      	subs	r2, r5, #1
 8008a2a:	2b30      	cmp	r3, #48	; 0x30
 8008a2c:	f47f af0f 	bne.w	800884e <_dtoa_r+0x906>
 8008a30:	4615      	mov	r5, r2
 8008a32:	e7f7      	b.n	8008a24 <_dtoa_r+0xadc>
 8008a34:	9b06      	ldr	r3, [sp, #24]
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d105      	bne.n	8008a46 <_dtoa_r+0xafe>
 8008a3a:	2331      	movs	r3, #49	; 0x31
 8008a3c:	9a06      	ldr	r2, [sp, #24]
 8008a3e:	f10a 0a01 	add.w	sl, sl, #1
 8008a42:	7013      	strb	r3, [r2, #0]
 8008a44:	e703      	b.n	800884e <_dtoa_r+0x906>
 8008a46:	4615      	mov	r5, r2
 8008a48:	e7a1      	b.n	800898e <_dtoa_r+0xa46>
 8008a4a:	4b17      	ldr	r3, [pc, #92]	; (8008aa8 <_dtoa_r+0xb60>)
 8008a4c:	f7ff bae1 	b.w	8008012 <_dtoa_r+0xca>
 8008a50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f47f aabb 	bne.w	8007fce <_dtoa_r+0x86>
 8008a58:	4b14      	ldr	r3, [pc, #80]	; (8008aac <_dtoa_r+0xb64>)
 8008a5a:	f7ff bada 	b.w	8008012 <_dtoa_r+0xca>
 8008a5e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008a60:	2b01      	cmp	r3, #1
 8008a62:	f77f ae3f 	ble.w	80086e4 <_dtoa_r+0x79c>
 8008a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008a68:	9308      	str	r3, [sp, #32]
 8008a6a:	e653      	b.n	8008714 <_dtoa_r+0x7cc>
 8008a6c:	9b04      	ldr	r3, [sp, #16]
 8008a6e:	2b00      	cmp	r3, #0
 8008a70:	dc03      	bgt.n	8008a7a <_dtoa_r+0xb32>
 8008a72:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008a74:	2b02      	cmp	r3, #2
 8008a76:	f73f aed5 	bgt.w	8008824 <_dtoa_r+0x8dc>
 8008a7a:	9d06      	ldr	r5, [sp, #24]
 8008a7c:	4631      	mov	r1, r6
 8008a7e:	4658      	mov	r0, fp
 8008a80:	f7ff f9d4 	bl	8007e2c <quorem>
 8008a84:	9b06      	ldr	r3, [sp, #24]
 8008a86:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008a8a:	f805 8b01 	strb.w	r8, [r5], #1
 8008a8e:	9a04      	ldr	r2, [sp, #16]
 8008a90:	1aeb      	subs	r3, r5, r3
 8008a92:	429a      	cmp	r2, r3
 8008a94:	ddb5      	ble.n	8008a02 <_dtoa_r+0xaba>
 8008a96:	4659      	mov	r1, fp
 8008a98:	2300      	movs	r3, #0
 8008a9a:	220a      	movs	r2, #10
 8008a9c:	4620      	mov	r0, r4
 8008a9e:	f000 fbb6 	bl	800920e <__multadd>
 8008aa2:	4683      	mov	fp, r0
 8008aa4:	e7ea      	b.n	8008a7c <_dtoa_r+0xb34>
 8008aa6:	bf00      	nop
 8008aa8:	0800ae54 	.word	0x0800ae54
 8008aac:	0800aed0 	.word	0x0800aed0

08008ab0 <rshift>:
 8008ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ab2:	6906      	ldr	r6, [r0, #16]
 8008ab4:	114b      	asrs	r3, r1, #5
 8008ab6:	429e      	cmp	r6, r3
 8008ab8:	f100 0414 	add.w	r4, r0, #20
 8008abc:	dd31      	ble.n	8008b22 <rshift+0x72>
 8008abe:	f011 011f 	ands.w	r1, r1, #31
 8008ac2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008ac6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8008aca:	d108      	bne.n	8008ade <rshift+0x2e>
 8008acc:	4621      	mov	r1, r4
 8008ace:	42b2      	cmp	r2, r6
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	d211      	bcs.n	8008af8 <rshift+0x48>
 8008ad4:	f852 3b04 	ldr.w	r3, [r2], #4
 8008ad8:	f841 3b04 	str.w	r3, [r1], #4
 8008adc:	e7f7      	b.n	8008ace <rshift+0x1e>
 8008ade:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8008ae2:	4623      	mov	r3, r4
 8008ae4:	f1c1 0c20 	rsb	ip, r1, #32
 8008ae8:	40cd      	lsrs	r5, r1
 8008aea:	3204      	adds	r2, #4
 8008aec:	42b2      	cmp	r2, r6
 8008aee:	4617      	mov	r7, r2
 8008af0:	d30d      	bcc.n	8008b0e <rshift+0x5e>
 8008af2:	601d      	str	r5, [r3, #0]
 8008af4:	b105      	cbz	r5, 8008af8 <rshift+0x48>
 8008af6:	3304      	adds	r3, #4
 8008af8:	42a3      	cmp	r3, r4
 8008afa:	eba3 0204 	sub.w	r2, r3, r4
 8008afe:	bf08      	it	eq
 8008b00:	2300      	moveq	r3, #0
 8008b02:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b06:	6102      	str	r2, [r0, #16]
 8008b08:	bf08      	it	eq
 8008b0a:	6143      	streq	r3, [r0, #20]
 8008b0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b0e:	683f      	ldr	r7, [r7, #0]
 8008b10:	fa07 f70c 	lsl.w	r7, r7, ip
 8008b14:	433d      	orrs	r5, r7
 8008b16:	f843 5b04 	str.w	r5, [r3], #4
 8008b1a:	f852 5b04 	ldr.w	r5, [r2], #4
 8008b1e:	40cd      	lsrs	r5, r1
 8008b20:	e7e4      	b.n	8008aec <rshift+0x3c>
 8008b22:	4623      	mov	r3, r4
 8008b24:	e7e8      	b.n	8008af8 <rshift+0x48>

08008b26 <__hexdig_fun>:
 8008b26:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008b2a:	2b09      	cmp	r3, #9
 8008b2c:	d802      	bhi.n	8008b34 <__hexdig_fun+0xe>
 8008b2e:	3820      	subs	r0, #32
 8008b30:	b2c0      	uxtb	r0, r0
 8008b32:	4770      	bx	lr
 8008b34:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008b38:	2b05      	cmp	r3, #5
 8008b3a:	d801      	bhi.n	8008b40 <__hexdig_fun+0x1a>
 8008b3c:	3847      	subs	r0, #71	; 0x47
 8008b3e:	e7f7      	b.n	8008b30 <__hexdig_fun+0xa>
 8008b40:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008b44:	2b05      	cmp	r3, #5
 8008b46:	d801      	bhi.n	8008b4c <__hexdig_fun+0x26>
 8008b48:	3827      	subs	r0, #39	; 0x27
 8008b4a:	e7f1      	b.n	8008b30 <__hexdig_fun+0xa>
 8008b4c:	2000      	movs	r0, #0
 8008b4e:	4770      	bx	lr

08008b50 <__gethex>:
 8008b50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b54:	b08b      	sub	sp, #44	; 0x2c
 8008b56:	9002      	str	r0, [sp, #8]
 8008b58:	9816      	ldr	r0, [sp, #88]	; 0x58
 8008b5a:	468a      	mov	sl, r1
 8008b5c:	4690      	mov	r8, r2
 8008b5e:	9306      	str	r3, [sp, #24]
 8008b60:	f000 fad1 	bl	8009106 <__localeconv_l>
 8008b64:	6803      	ldr	r3, [r0, #0]
 8008b66:	f04f 0b00 	mov.w	fp, #0
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	9303      	str	r3, [sp, #12]
 8008b6e:	f7f7 faef 	bl	8000150 <strlen>
 8008b72:	9b03      	ldr	r3, [sp, #12]
 8008b74:	9001      	str	r0, [sp, #4]
 8008b76:	4403      	add	r3, r0
 8008b78:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008b7c:	9307      	str	r3, [sp, #28]
 8008b7e:	f8da 3000 	ldr.w	r3, [sl]
 8008b82:	3302      	adds	r3, #2
 8008b84:	461f      	mov	r7, r3
 8008b86:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008b8a:	2830      	cmp	r0, #48	; 0x30
 8008b8c:	d06c      	beq.n	8008c68 <__gethex+0x118>
 8008b8e:	f7ff ffca 	bl	8008b26 <__hexdig_fun>
 8008b92:	4604      	mov	r4, r0
 8008b94:	2800      	cmp	r0, #0
 8008b96:	d16a      	bne.n	8008c6e <__gethex+0x11e>
 8008b98:	9a01      	ldr	r2, [sp, #4]
 8008b9a:	9903      	ldr	r1, [sp, #12]
 8008b9c:	4638      	mov	r0, r7
 8008b9e:	f001 f8f9 	bl	8009d94 <strncmp>
 8008ba2:	2800      	cmp	r0, #0
 8008ba4:	d166      	bne.n	8008c74 <__gethex+0x124>
 8008ba6:	9b01      	ldr	r3, [sp, #4]
 8008ba8:	5cf8      	ldrb	r0, [r7, r3]
 8008baa:	18fe      	adds	r6, r7, r3
 8008bac:	f7ff ffbb 	bl	8008b26 <__hexdig_fun>
 8008bb0:	2800      	cmp	r0, #0
 8008bb2:	d062      	beq.n	8008c7a <__gethex+0x12a>
 8008bb4:	4633      	mov	r3, r6
 8008bb6:	7818      	ldrb	r0, [r3, #0]
 8008bb8:	461f      	mov	r7, r3
 8008bba:	2830      	cmp	r0, #48	; 0x30
 8008bbc:	f103 0301 	add.w	r3, r3, #1
 8008bc0:	d0f9      	beq.n	8008bb6 <__gethex+0x66>
 8008bc2:	f7ff ffb0 	bl	8008b26 <__hexdig_fun>
 8008bc6:	fab0 f580 	clz	r5, r0
 8008bca:	4634      	mov	r4, r6
 8008bcc:	f04f 0b01 	mov.w	fp, #1
 8008bd0:	096d      	lsrs	r5, r5, #5
 8008bd2:	463a      	mov	r2, r7
 8008bd4:	4616      	mov	r6, r2
 8008bd6:	7830      	ldrb	r0, [r6, #0]
 8008bd8:	3201      	adds	r2, #1
 8008bda:	f7ff ffa4 	bl	8008b26 <__hexdig_fun>
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d1f8      	bne.n	8008bd4 <__gethex+0x84>
 8008be2:	9a01      	ldr	r2, [sp, #4]
 8008be4:	9903      	ldr	r1, [sp, #12]
 8008be6:	4630      	mov	r0, r6
 8008be8:	f001 f8d4 	bl	8009d94 <strncmp>
 8008bec:	b950      	cbnz	r0, 8008c04 <__gethex+0xb4>
 8008bee:	b954      	cbnz	r4, 8008c06 <__gethex+0xb6>
 8008bf0:	9b01      	ldr	r3, [sp, #4]
 8008bf2:	18f4      	adds	r4, r6, r3
 8008bf4:	4622      	mov	r2, r4
 8008bf6:	4616      	mov	r6, r2
 8008bf8:	7830      	ldrb	r0, [r6, #0]
 8008bfa:	3201      	adds	r2, #1
 8008bfc:	f7ff ff93 	bl	8008b26 <__hexdig_fun>
 8008c00:	2800      	cmp	r0, #0
 8008c02:	d1f8      	bne.n	8008bf6 <__gethex+0xa6>
 8008c04:	b10c      	cbz	r4, 8008c0a <__gethex+0xba>
 8008c06:	1ba4      	subs	r4, r4, r6
 8008c08:	00a4      	lsls	r4, r4, #2
 8008c0a:	7833      	ldrb	r3, [r6, #0]
 8008c0c:	2b50      	cmp	r3, #80	; 0x50
 8008c0e:	d001      	beq.n	8008c14 <__gethex+0xc4>
 8008c10:	2b70      	cmp	r3, #112	; 0x70
 8008c12:	d140      	bne.n	8008c96 <__gethex+0x146>
 8008c14:	7873      	ldrb	r3, [r6, #1]
 8008c16:	2b2b      	cmp	r3, #43	; 0x2b
 8008c18:	d031      	beq.n	8008c7e <__gethex+0x12e>
 8008c1a:	2b2d      	cmp	r3, #45	; 0x2d
 8008c1c:	d033      	beq.n	8008c86 <__gethex+0x136>
 8008c1e:	f04f 0900 	mov.w	r9, #0
 8008c22:	1c71      	adds	r1, r6, #1
 8008c24:	7808      	ldrb	r0, [r1, #0]
 8008c26:	f7ff ff7e 	bl	8008b26 <__hexdig_fun>
 8008c2a:	1e43      	subs	r3, r0, #1
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b18      	cmp	r3, #24
 8008c30:	d831      	bhi.n	8008c96 <__gethex+0x146>
 8008c32:	f1a0 0210 	sub.w	r2, r0, #16
 8008c36:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008c3a:	f7ff ff74 	bl	8008b26 <__hexdig_fun>
 8008c3e:	1e43      	subs	r3, r0, #1
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	2b18      	cmp	r3, #24
 8008c44:	d922      	bls.n	8008c8c <__gethex+0x13c>
 8008c46:	f1b9 0f00 	cmp.w	r9, #0
 8008c4a:	d000      	beq.n	8008c4e <__gethex+0xfe>
 8008c4c:	4252      	negs	r2, r2
 8008c4e:	4414      	add	r4, r2
 8008c50:	f8ca 1000 	str.w	r1, [sl]
 8008c54:	b30d      	cbz	r5, 8008c9a <__gethex+0x14a>
 8008c56:	f1bb 0f00 	cmp.w	fp, #0
 8008c5a:	bf0c      	ite	eq
 8008c5c:	2706      	moveq	r7, #6
 8008c5e:	2700      	movne	r7, #0
 8008c60:	4638      	mov	r0, r7
 8008c62:	b00b      	add	sp, #44	; 0x2c
 8008c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c68:	f10b 0b01 	add.w	fp, fp, #1
 8008c6c:	e78a      	b.n	8008b84 <__gethex+0x34>
 8008c6e:	2500      	movs	r5, #0
 8008c70:	462c      	mov	r4, r5
 8008c72:	e7ae      	b.n	8008bd2 <__gethex+0x82>
 8008c74:	463e      	mov	r6, r7
 8008c76:	2501      	movs	r5, #1
 8008c78:	e7c7      	b.n	8008c0a <__gethex+0xba>
 8008c7a:	4604      	mov	r4, r0
 8008c7c:	e7fb      	b.n	8008c76 <__gethex+0x126>
 8008c7e:	f04f 0900 	mov.w	r9, #0
 8008c82:	1cb1      	adds	r1, r6, #2
 8008c84:	e7ce      	b.n	8008c24 <__gethex+0xd4>
 8008c86:	f04f 0901 	mov.w	r9, #1
 8008c8a:	e7fa      	b.n	8008c82 <__gethex+0x132>
 8008c8c:	230a      	movs	r3, #10
 8008c8e:	fb03 0202 	mla	r2, r3, r2, r0
 8008c92:	3a10      	subs	r2, #16
 8008c94:	e7cf      	b.n	8008c36 <__gethex+0xe6>
 8008c96:	4631      	mov	r1, r6
 8008c98:	e7da      	b.n	8008c50 <__gethex+0x100>
 8008c9a:	4629      	mov	r1, r5
 8008c9c:	1bf3      	subs	r3, r6, r7
 8008c9e:	3b01      	subs	r3, #1
 8008ca0:	2b07      	cmp	r3, #7
 8008ca2:	dc49      	bgt.n	8008d38 <__gethex+0x1e8>
 8008ca4:	9802      	ldr	r0, [sp, #8]
 8008ca6:	f000 fa67 	bl	8009178 <_Balloc>
 8008caa:	f04f 0b00 	mov.w	fp, #0
 8008cae:	4605      	mov	r5, r0
 8008cb0:	46da      	mov	sl, fp
 8008cb2:	9b01      	ldr	r3, [sp, #4]
 8008cb4:	f100 0914 	add.w	r9, r0, #20
 8008cb8:	f1c3 0301 	rsb	r3, r3, #1
 8008cbc:	f8cd 9010 	str.w	r9, [sp, #16]
 8008cc0:	9308      	str	r3, [sp, #32]
 8008cc2:	42b7      	cmp	r7, r6
 8008cc4:	d33b      	bcc.n	8008d3e <__gethex+0x1ee>
 8008cc6:	9804      	ldr	r0, [sp, #16]
 8008cc8:	f840 ab04 	str.w	sl, [r0], #4
 8008ccc:	eba0 0009 	sub.w	r0, r0, r9
 8008cd0:	1080      	asrs	r0, r0, #2
 8008cd2:	6128      	str	r0, [r5, #16]
 8008cd4:	0147      	lsls	r7, r0, #5
 8008cd6:	4650      	mov	r0, sl
 8008cd8:	f000 fb12 	bl	8009300 <__hi0bits>
 8008cdc:	f8d8 6000 	ldr.w	r6, [r8]
 8008ce0:	1a3f      	subs	r7, r7, r0
 8008ce2:	42b7      	cmp	r7, r6
 8008ce4:	dd64      	ble.n	8008db0 <__gethex+0x260>
 8008ce6:	1bbf      	subs	r7, r7, r6
 8008ce8:	4639      	mov	r1, r7
 8008cea:	4628      	mov	r0, r5
 8008cec:	f000 fe1b 	bl	8009926 <__any_on>
 8008cf0:	4682      	mov	sl, r0
 8008cf2:	b178      	cbz	r0, 8008d14 <__gethex+0x1c4>
 8008cf4:	f04f 0a01 	mov.w	sl, #1
 8008cf8:	1e7b      	subs	r3, r7, #1
 8008cfa:	1159      	asrs	r1, r3, #5
 8008cfc:	f003 021f 	and.w	r2, r3, #31
 8008d00:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008d04:	fa0a f202 	lsl.w	r2, sl, r2
 8008d08:	420a      	tst	r2, r1
 8008d0a:	d003      	beq.n	8008d14 <__gethex+0x1c4>
 8008d0c:	4553      	cmp	r3, sl
 8008d0e:	dc46      	bgt.n	8008d9e <__gethex+0x24e>
 8008d10:	f04f 0a02 	mov.w	sl, #2
 8008d14:	4639      	mov	r1, r7
 8008d16:	4628      	mov	r0, r5
 8008d18:	f7ff feca 	bl	8008ab0 <rshift>
 8008d1c:	443c      	add	r4, r7
 8008d1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008d22:	42a3      	cmp	r3, r4
 8008d24:	da52      	bge.n	8008dcc <__gethex+0x27c>
 8008d26:	4629      	mov	r1, r5
 8008d28:	9802      	ldr	r0, [sp, #8]
 8008d2a:	f000 fa59 	bl	80091e0 <_Bfree>
 8008d2e:	2300      	movs	r3, #0
 8008d30:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008d32:	27a3      	movs	r7, #163	; 0xa3
 8008d34:	6013      	str	r3, [r2, #0]
 8008d36:	e793      	b.n	8008c60 <__gethex+0x110>
 8008d38:	3101      	adds	r1, #1
 8008d3a:	105b      	asrs	r3, r3, #1
 8008d3c:	e7b0      	b.n	8008ca0 <__gethex+0x150>
 8008d3e:	1e73      	subs	r3, r6, #1
 8008d40:	9305      	str	r3, [sp, #20]
 8008d42:	9a07      	ldr	r2, [sp, #28]
 8008d44:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008d48:	4293      	cmp	r3, r2
 8008d4a:	d018      	beq.n	8008d7e <__gethex+0x22e>
 8008d4c:	f1bb 0f20 	cmp.w	fp, #32
 8008d50:	d107      	bne.n	8008d62 <__gethex+0x212>
 8008d52:	9b04      	ldr	r3, [sp, #16]
 8008d54:	f8c3 a000 	str.w	sl, [r3]
 8008d58:	f04f 0a00 	mov.w	sl, #0
 8008d5c:	46d3      	mov	fp, sl
 8008d5e:	3304      	adds	r3, #4
 8008d60:	9304      	str	r3, [sp, #16]
 8008d62:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008d66:	f7ff fede 	bl	8008b26 <__hexdig_fun>
 8008d6a:	f000 000f 	and.w	r0, r0, #15
 8008d6e:	fa00 f00b 	lsl.w	r0, r0, fp
 8008d72:	ea4a 0a00 	orr.w	sl, sl, r0
 8008d76:	f10b 0b04 	add.w	fp, fp, #4
 8008d7a:	9b05      	ldr	r3, [sp, #20]
 8008d7c:	e00d      	b.n	8008d9a <__gethex+0x24a>
 8008d7e:	9b05      	ldr	r3, [sp, #20]
 8008d80:	9a08      	ldr	r2, [sp, #32]
 8008d82:	4413      	add	r3, r2
 8008d84:	42bb      	cmp	r3, r7
 8008d86:	d3e1      	bcc.n	8008d4c <__gethex+0x1fc>
 8008d88:	4618      	mov	r0, r3
 8008d8a:	9a01      	ldr	r2, [sp, #4]
 8008d8c:	9903      	ldr	r1, [sp, #12]
 8008d8e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d90:	f001 f800 	bl	8009d94 <strncmp>
 8008d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008d96:	2800      	cmp	r0, #0
 8008d98:	d1d8      	bne.n	8008d4c <__gethex+0x1fc>
 8008d9a:	461e      	mov	r6, r3
 8008d9c:	e791      	b.n	8008cc2 <__gethex+0x172>
 8008d9e:	1eb9      	subs	r1, r7, #2
 8008da0:	4628      	mov	r0, r5
 8008da2:	f000 fdc0 	bl	8009926 <__any_on>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	d0b2      	beq.n	8008d10 <__gethex+0x1c0>
 8008daa:	f04f 0a03 	mov.w	sl, #3
 8008dae:	e7b1      	b.n	8008d14 <__gethex+0x1c4>
 8008db0:	da09      	bge.n	8008dc6 <__gethex+0x276>
 8008db2:	1bf7      	subs	r7, r6, r7
 8008db4:	4629      	mov	r1, r5
 8008db6:	463a      	mov	r2, r7
 8008db8:	9802      	ldr	r0, [sp, #8]
 8008dba:	f000 fbdb 	bl	8009574 <__lshift>
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	1be4      	subs	r4, r4, r7
 8008dc2:	f100 0914 	add.w	r9, r0, #20
 8008dc6:	f04f 0a00 	mov.w	sl, #0
 8008dca:	e7a8      	b.n	8008d1e <__gethex+0x1ce>
 8008dcc:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008dd0:	42a0      	cmp	r0, r4
 8008dd2:	dd6b      	ble.n	8008eac <__gethex+0x35c>
 8008dd4:	1b04      	subs	r4, r0, r4
 8008dd6:	42a6      	cmp	r6, r4
 8008dd8:	dc2e      	bgt.n	8008e38 <__gethex+0x2e8>
 8008dda:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d022      	beq.n	8008e28 <__gethex+0x2d8>
 8008de2:	2b03      	cmp	r3, #3
 8008de4:	d024      	beq.n	8008e30 <__gethex+0x2e0>
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d115      	bne.n	8008e16 <__gethex+0x2c6>
 8008dea:	42a6      	cmp	r6, r4
 8008dec:	d113      	bne.n	8008e16 <__gethex+0x2c6>
 8008dee:	2e01      	cmp	r6, #1
 8008df0:	dc0b      	bgt.n	8008e0a <__gethex+0x2ba>
 8008df2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008df6:	9a06      	ldr	r2, [sp, #24]
 8008df8:	2762      	movs	r7, #98	; 0x62
 8008dfa:	6013      	str	r3, [r2, #0]
 8008dfc:	2301      	movs	r3, #1
 8008dfe:	612b      	str	r3, [r5, #16]
 8008e00:	f8c9 3000 	str.w	r3, [r9]
 8008e04:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e06:	601d      	str	r5, [r3, #0]
 8008e08:	e72a      	b.n	8008c60 <__gethex+0x110>
 8008e0a:	1e71      	subs	r1, r6, #1
 8008e0c:	4628      	mov	r0, r5
 8008e0e:	f000 fd8a 	bl	8009926 <__any_on>
 8008e12:	2800      	cmp	r0, #0
 8008e14:	d1ed      	bne.n	8008df2 <__gethex+0x2a2>
 8008e16:	4629      	mov	r1, r5
 8008e18:	9802      	ldr	r0, [sp, #8]
 8008e1a:	f000 f9e1 	bl	80091e0 <_Bfree>
 8008e1e:	2300      	movs	r3, #0
 8008e20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008e22:	2750      	movs	r7, #80	; 0x50
 8008e24:	6013      	str	r3, [r2, #0]
 8008e26:	e71b      	b.n	8008c60 <__gethex+0x110>
 8008e28:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d0e1      	beq.n	8008df2 <__gethex+0x2a2>
 8008e2e:	e7f2      	b.n	8008e16 <__gethex+0x2c6>
 8008e30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d1dd      	bne.n	8008df2 <__gethex+0x2a2>
 8008e36:	e7ee      	b.n	8008e16 <__gethex+0x2c6>
 8008e38:	1e67      	subs	r7, r4, #1
 8008e3a:	f1ba 0f00 	cmp.w	sl, #0
 8008e3e:	d132      	bne.n	8008ea6 <__gethex+0x356>
 8008e40:	b127      	cbz	r7, 8008e4c <__gethex+0x2fc>
 8008e42:	4639      	mov	r1, r7
 8008e44:	4628      	mov	r0, r5
 8008e46:	f000 fd6e 	bl	8009926 <__any_on>
 8008e4a:	4682      	mov	sl, r0
 8008e4c:	2301      	movs	r3, #1
 8008e4e:	117a      	asrs	r2, r7, #5
 8008e50:	f007 071f 	and.w	r7, r7, #31
 8008e54:	fa03 f707 	lsl.w	r7, r3, r7
 8008e58:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8008e5c:	4621      	mov	r1, r4
 8008e5e:	421f      	tst	r7, r3
 8008e60:	f04f 0702 	mov.w	r7, #2
 8008e64:	4628      	mov	r0, r5
 8008e66:	bf18      	it	ne
 8008e68:	f04a 0a02 	orrne.w	sl, sl, #2
 8008e6c:	1b36      	subs	r6, r6, r4
 8008e6e:	f7ff fe1f 	bl	8008ab0 <rshift>
 8008e72:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008e76:	f1ba 0f00 	cmp.w	sl, #0
 8008e7a:	d048      	beq.n	8008f0e <__gethex+0x3be>
 8008e7c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e80:	2b02      	cmp	r3, #2
 8008e82:	d015      	beq.n	8008eb0 <__gethex+0x360>
 8008e84:	2b03      	cmp	r3, #3
 8008e86:	d017      	beq.n	8008eb8 <__gethex+0x368>
 8008e88:	2b01      	cmp	r3, #1
 8008e8a:	d109      	bne.n	8008ea0 <__gethex+0x350>
 8008e8c:	f01a 0f02 	tst.w	sl, #2
 8008e90:	d006      	beq.n	8008ea0 <__gethex+0x350>
 8008e92:	f8d9 3000 	ldr.w	r3, [r9]
 8008e96:	ea4a 0a03 	orr.w	sl, sl, r3
 8008e9a:	f01a 0f01 	tst.w	sl, #1
 8008e9e:	d10e      	bne.n	8008ebe <__gethex+0x36e>
 8008ea0:	f047 0710 	orr.w	r7, r7, #16
 8008ea4:	e033      	b.n	8008f0e <__gethex+0x3be>
 8008ea6:	f04f 0a01 	mov.w	sl, #1
 8008eaa:	e7cf      	b.n	8008e4c <__gethex+0x2fc>
 8008eac:	2701      	movs	r7, #1
 8008eae:	e7e2      	b.n	8008e76 <__gethex+0x326>
 8008eb0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eb2:	f1c3 0301 	rsb	r3, r3, #1
 8008eb6:	9315      	str	r3, [sp, #84]	; 0x54
 8008eb8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d0f0      	beq.n	8008ea0 <__gethex+0x350>
 8008ebe:	f04f 0c00 	mov.w	ip, #0
 8008ec2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8008ec6:	f105 0314 	add.w	r3, r5, #20
 8008eca:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8008ece:	eb03 010a 	add.w	r1, r3, sl
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ed8:	f1b2 3fff 	cmp.w	r2, #4294967295
 8008edc:	d01c      	beq.n	8008f18 <__gethex+0x3c8>
 8008ede:	3201      	adds	r2, #1
 8008ee0:	6002      	str	r2, [r0, #0]
 8008ee2:	2f02      	cmp	r7, #2
 8008ee4:	f105 0314 	add.w	r3, r5, #20
 8008ee8:	d138      	bne.n	8008f5c <__gethex+0x40c>
 8008eea:	f8d8 2000 	ldr.w	r2, [r8]
 8008eee:	3a01      	subs	r2, #1
 8008ef0:	42b2      	cmp	r2, r6
 8008ef2:	d10a      	bne.n	8008f0a <__gethex+0x3ba>
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	1171      	asrs	r1, r6, #5
 8008ef8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008efc:	f006 061f 	and.w	r6, r6, #31
 8008f00:	fa02 f606 	lsl.w	r6, r2, r6
 8008f04:	421e      	tst	r6, r3
 8008f06:	bf18      	it	ne
 8008f08:	4617      	movne	r7, r2
 8008f0a:	f047 0720 	orr.w	r7, r7, #32
 8008f0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008f10:	601d      	str	r5, [r3, #0]
 8008f12:	9b06      	ldr	r3, [sp, #24]
 8008f14:	601c      	str	r4, [r3, #0]
 8008f16:	e6a3      	b.n	8008c60 <__gethex+0x110>
 8008f18:	4299      	cmp	r1, r3
 8008f1a:	f843 cc04 	str.w	ip, [r3, #-4]
 8008f1e:	d8d8      	bhi.n	8008ed2 <__gethex+0x382>
 8008f20:	68ab      	ldr	r3, [r5, #8]
 8008f22:	4599      	cmp	r9, r3
 8008f24:	db12      	blt.n	8008f4c <__gethex+0x3fc>
 8008f26:	6869      	ldr	r1, [r5, #4]
 8008f28:	9802      	ldr	r0, [sp, #8]
 8008f2a:	3101      	adds	r1, #1
 8008f2c:	f000 f924 	bl	8009178 <_Balloc>
 8008f30:	4683      	mov	fp, r0
 8008f32:	692a      	ldr	r2, [r5, #16]
 8008f34:	f105 010c 	add.w	r1, r5, #12
 8008f38:	3202      	adds	r2, #2
 8008f3a:	0092      	lsls	r2, r2, #2
 8008f3c:	300c      	adds	r0, #12
 8008f3e:	f7fd fa4d 	bl	80063dc <memcpy>
 8008f42:	4629      	mov	r1, r5
 8008f44:	9802      	ldr	r0, [sp, #8]
 8008f46:	f000 f94b 	bl	80091e0 <_Bfree>
 8008f4a:	465d      	mov	r5, fp
 8008f4c:	692b      	ldr	r3, [r5, #16]
 8008f4e:	1c5a      	adds	r2, r3, #1
 8008f50:	612a      	str	r2, [r5, #16]
 8008f52:	2201      	movs	r2, #1
 8008f54:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008f58:	615a      	str	r2, [r3, #20]
 8008f5a:	e7c2      	b.n	8008ee2 <__gethex+0x392>
 8008f5c:	692a      	ldr	r2, [r5, #16]
 8008f5e:	454a      	cmp	r2, r9
 8008f60:	dd0b      	ble.n	8008f7a <__gethex+0x42a>
 8008f62:	2101      	movs	r1, #1
 8008f64:	4628      	mov	r0, r5
 8008f66:	f7ff fda3 	bl	8008ab0 <rshift>
 8008f6a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f6e:	3401      	adds	r4, #1
 8008f70:	42a3      	cmp	r3, r4
 8008f72:	f6ff aed8 	blt.w	8008d26 <__gethex+0x1d6>
 8008f76:	2701      	movs	r7, #1
 8008f78:	e7c7      	b.n	8008f0a <__gethex+0x3ba>
 8008f7a:	f016 061f 	ands.w	r6, r6, #31
 8008f7e:	d0fa      	beq.n	8008f76 <__gethex+0x426>
 8008f80:	449a      	add	sl, r3
 8008f82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008f86:	f000 f9bb 	bl	8009300 <__hi0bits>
 8008f8a:	f1c6 0620 	rsb	r6, r6, #32
 8008f8e:	42b0      	cmp	r0, r6
 8008f90:	dbe7      	blt.n	8008f62 <__gethex+0x412>
 8008f92:	e7f0      	b.n	8008f76 <__gethex+0x426>

08008f94 <L_shift>:
 8008f94:	f1c2 0208 	rsb	r2, r2, #8
 8008f98:	0092      	lsls	r2, r2, #2
 8008f9a:	b570      	push	{r4, r5, r6, lr}
 8008f9c:	f1c2 0620 	rsb	r6, r2, #32
 8008fa0:	6843      	ldr	r3, [r0, #4]
 8008fa2:	6804      	ldr	r4, [r0, #0]
 8008fa4:	fa03 f506 	lsl.w	r5, r3, r6
 8008fa8:	432c      	orrs	r4, r5
 8008faa:	40d3      	lsrs	r3, r2
 8008fac:	6004      	str	r4, [r0, #0]
 8008fae:	f840 3f04 	str.w	r3, [r0, #4]!
 8008fb2:	4288      	cmp	r0, r1
 8008fb4:	d3f4      	bcc.n	8008fa0 <L_shift+0xc>
 8008fb6:	bd70      	pop	{r4, r5, r6, pc}

08008fb8 <__match>:
 8008fb8:	b530      	push	{r4, r5, lr}
 8008fba:	6803      	ldr	r3, [r0, #0]
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fc2:	b914      	cbnz	r4, 8008fca <__match+0x12>
 8008fc4:	6003      	str	r3, [r0, #0]
 8008fc6:	2001      	movs	r0, #1
 8008fc8:	bd30      	pop	{r4, r5, pc}
 8008fca:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008fce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008fd2:	2d19      	cmp	r5, #25
 8008fd4:	bf98      	it	ls
 8008fd6:	3220      	addls	r2, #32
 8008fd8:	42a2      	cmp	r2, r4
 8008fda:	d0f0      	beq.n	8008fbe <__match+0x6>
 8008fdc:	2000      	movs	r0, #0
 8008fde:	e7f3      	b.n	8008fc8 <__match+0x10>

08008fe0 <__hexnan>:
 8008fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fe4:	2500      	movs	r5, #0
 8008fe6:	680b      	ldr	r3, [r1, #0]
 8008fe8:	4682      	mov	sl, r0
 8008fea:	115f      	asrs	r7, r3, #5
 8008fec:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8008ff0:	f013 031f 	ands.w	r3, r3, #31
 8008ff4:	bf18      	it	ne
 8008ff6:	3704      	addne	r7, #4
 8008ff8:	1f3e      	subs	r6, r7, #4
 8008ffa:	4690      	mov	r8, r2
 8008ffc:	46b1      	mov	r9, r6
 8008ffe:	4634      	mov	r4, r6
 8009000:	46ab      	mov	fp, r5
 8009002:	b087      	sub	sp, #28
 8009004:	6801      	ldr	r1, [r0, #0]
 8009006:	9301      	str	r3, [sp, #4]
 8009008:	f847 5c04 	str.w	r5, [r7, #-4]
 800900c:	9502      	str	r5, [sp, #8]
 800900e:	784a      	ldrb	r2, [r1, #1]
 8009010:	1c4b      	adds	r3, r1, #1
 8009012:	9303      	str	r3, [sp, #12]
 8009014:	b342      	cbz	r2, 8009068 <__hexnan+0x88>
 8009016:	4610      	mov	r0, r2
 8009018:	9105      	str	r1, [sp, #20]
 800901a:	9204      	str	r2, [sp, #16]
 800901c:	f7ff fd83 	bl	8008b26 <__hexdig_fun>
 8009020:	2800      	cmp	r0, #0
 8009022:	d143      	bne.n	80090ac <__hexnan+0xcc>
 8009024:	9a04      	ldr	r2, [sp, #16]
 8009026:	9905      	ldr	r1, [sp, #20]
 8009028:	2a20      	cmp	r2, #32
 800902a:	d818      	bhi.n	800905e <__hexnan+0x7e>
 800902c:	9b02      	ldr	r3, [sp, #8]
 800902e:	459b      	cmp	fp, r3
 8009030:	dd13      	ble.n	800905a <__hexnan+0x7a>
 8009032:	454c      	cmp	r4, r9
 8009034:	d206      	bcs.n	8009044 <__hexnan+0x64>
 8009036:	2d07      	cmp	r5, #7
 8009038:	dc04      	bgt.n	8009044 <__hexnan+0x64>
 800903a:	462a      	mov	r2, r5
 800903c:	4649      	mov	r1, r9
 800903e:	4620      	mov	r0, r4
 8009040:	f7ff ffa8 	bl	8008f94 <L_shift>
 8009044:	4544      	cmp	r4, r8
 8009046:	d944      	bls.n	80090d2 <__hexnan+0xf2>
 8009048:	2300      	movs	r3, #0
 800904a:	f1a4 0904 	sub.w	r9, r4, #4
 800904e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009052:	461d      	mov	r5, r3
 8009054:	464c      	mov	r4, r9
 8009056:	f8cd b008 	str.w	fp, [sp, #8]
 800905a:	9903      	ldr	r1, [sp, #12]
 800905c:	e7d7      	b.n	800900e <__hexnan+0x2e>
 800905e:	2a29      	cmp	r2, #41	; 0x29
 8009060:	d14a      	bne.n	80090f8 <__hexnan+0x118>
 8009062:	3102      	adds	r1, #2
 8009064:	f8ca 1000 	str.w	r1, [sl]
 8009068:	f1bb 0f00 	cmp.w	fp, #0
 800906c:	d044      	beq.n	80090f8 <__hexnan+0x118>
 800906e:	454c      	cmp	r4, r9
 8009070:	d206      	bcs.n	8009080 <__hexnan+0xa0>
 8009072:	2d07      	cmp	r5, #7
 8009074:	dc04      	bgt.n	8009080 <__hexnan+0xa0>
 8009076:	462a      	mov	r2, r5
 8009078:	4649      	mov	r1, r9
 800907a:	4620      	mov	r0, r4
 800907c:	f7ff ff8a 	bl	8008f94 <L_shift>
 8009080:	4544      	cmp	r4, r8
 8009082:	d928      	bls.n	80090d6 <__hexnan+0xf6>
 8009084:	4643      	mov	r3, r8
 8009086:	f854 2b04 	ldr.w	r2, [r4], #4
 800908a:	42a6      	cmp	r6, r4
 800908c:	f843 2b04 	str.w	r2, [r3], #4
 8009090:	d2f9      	bcs.n	8009086 <__hexnan+0xa6>
 8009092:	2200      	movs	r2, #0
 8009094:	f843 2b04 	str.w	r2, [r3], #4
 8009098:	429e      	cmp	r6, r3
 800909a:	d2fb      	bcs.n	8009094 <__hexnan+0xb4>
 800909c:	6833      	ldr	r3, [r6, #0]
 800909e:	b91b      	cbnz	r3, 80090a8 <__hexnan+0xc8>
 80090a0:	4546      	cmp	r6, r8
 80090a2:	d127      	bne.n	80090f4 <__hexnan+0x114>
 80090a4:	2301      	movs	r3, #1
 80090a6:	6033      	str	r3, [r6, #0]
 80090a8:	2005      	movs	r0, #5
 80090aa:	e026      	b.n	80090fa <__hexnan+0x11a>
 80090ac:	3501      	adds	r5, #1
 80090ae:	2d08      	cmp	r5, #8
 80090b0:	f10b 0b01 	add.w	fp, fp, #1
 80090b4:	dd06      	ble.n	80090c4 <__hexnan+0xe4>
 80090b6:	4544      	cmp	r4, r8
 80090b8:	d9cf      	bls.n	800905a <__hexnan+0x7a>
 80090ba:	2300      	movs	r3, #0
 80090bc:	2501      	movs	r5, #1
 80090be:	f844 3c04 	str.w	r3, [r4, #-4]
 80090c2:	3c04      	subs	r4, #4
 80090c4:	6822      	ldr	r2, [r4, #0]
 80090c6:	f000 000f 	and.w	r0, r0, #15
 80090ca:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80090ce:	6020      	str	r0, [r4, #0]
 80090d0:	e7c3      	b.n	800905a <__hexnan+0x7a>
 80090d2:	2508      	movs	r5, #8
 80090d4:	e7c1      	b.n	800905a <__hexnan+0x7a>
 80090d6:	9b01      	ldr	r3, [sp, #4]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d0df      	beq.n	800909c <__hexnan+0xbc>
 80090dc:	f04f 32ff 	mov.w	r2, #4294967295
 80090e0:	f1c3 0320 	rsb	r3, r3, #32
 80090e4:	fa22 f303 	lsr.w	r3, r2, r3
 80090e8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80090ec:	401a      	ands	r2, r3
 80090ee:	f847 2c04 	str.w	r2, [r7, #-4]
 80090f2:	e7d3      	b.n	800909c <__hexnan+0xbc>
 80090f4:	3e04      	subs	r6, #4
 80090f6:	e7d1      	b.n	800909c <__hexnan+0xbc>
 80090f8:	2004      	movs	r0, #4
 80090fa:	b007      	add	sp, #28
 80090fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009100 <__locale_ctype_ptr_l>:
 8009100:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8009104:	4770      	bx	lr

08009106 <__localeconv_l>:
 8009106:	30f0      	adds	r0, #240	; 0xf0
 8009108:	4770      	bx	lr
	...

0800910c <_localeconv_r>:
 800910c:	4b04      	ldr	r3, [pc, #16]	; (8009120 <_localeconv_r+0x14>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	6a18      	ldr	r0, [r3, #32]
 8009112:	4b04      	ldr	r3, [pc, #16]	; (8009124 <_localeconv_r+0x18>)
 8009114:	2800      	cmp	r0, #0
 8009116:	bf08      	it	eq
 8009118:	4618      	moveq	r0, r3
 800911a:	30f0      	adds	r0, #240	; 0xf0
 800911c:	4770      	bx	lr
 800911e:	bf00      	nop
 8009120:	2000008c 	.word	0x2000008c
 8009124:	200000f0 	.word	0x200000f0

08009128 <malloc>:
 8009128:	4b02      	ldr	r3, [pc, #8]	; (8009134 <malloc+0xc>)
 800912a:	4601      	mov	r1, r0
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	f000 bc75 	b.w	8009a1c <_malloc_r>
 8009132:	bf00      	nop
 8009134:	2000008c 	.word	0x2000008c

08009138 <__ascii_mbtowc>:
 8009138:	b082      	sub	sp, #8
 800913a:	b901      	cbnz	r1, 800913e <__ascii_mbtowc+0x6>
 800913c:	a901      	add	r1, sp, #4
 800913e:	b142      	cbz	r2, 8009152 <__ascii_mbtowc+0x1a>
 8009140:	b14b      	cbz	r3, 8009156 <__ascii_mbtowc+0x1e>
 8009142:	7813      	ldrb	r3, [r2, #0]
 8009144:	600b      	str	r3, [r1, #0]
 8009146:	7812      	ldrb	r2, [r2, #0]
 8009148:	1c10      	adds	r0, r2, #0
 800914a:	bf18      	it	ne
 800914c:	2001      	movne	r0, #1
 800914e:	b002      	add	sp, #8
 8009150:	4770      	bx	lr
 8009152:	4610      	mov	r0, r2
 8009154:	e7fb      	b.n	800914e <__ascii_mbtowc+0x16>
 8009156:	f06f 0001 	mvn.w	r0, #1
 800915a:	e7f8      	b.n	800914e <__ascii_mbtowc+0x16>

0800915c <memchr>:
 800915c:	b510      	push	{r4, lr}
 800915e:	b2c9      	uxtb	r1, r1
 8009160:	4402      	add	r2, r0
 8009162:	4290      	cmp	r0, r2
 8009164:	4603      	mov	r3, r0
 8009166:	d101      	bne.n	800916c <memchr+0x10>
 8009168:	2300      	movs	r3, #0
 800916a:	e003      	b.n	8009174 <memchr+0x18>
 800916c:	781c      	ldrb	r4, [r3, #0]
 800916e:	3001      	adds	r0, #1
 8009170:	428c      	cmp	r4, r1
 8009172:	d1f6      	bne.n	8009162 <memchr+0x6>
 8009174:	4618      	mov	r0, r3
 8009176:	bd10      	pop	{r4, pc}

08009178 <_Balloc>:
 8009178:	b570      	push	{r4, r5, r6, lr}
 800917a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800917c:	4604      	mov	r4, r0
 800917e:	460e      	mov	r6, r1
 8009180:	b93d      	cbnz	r5, 8009192 <_Balloc+0x1a>
 8009182:	2010      	movs	r0, #16
 8009184:	f7ff ffd0 	bl	8009128 <malloc>
 8009188:	6260      	str	r0, [r4, #36]	; 0x24
 800918a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800918e:	6005      	str	r5, [r0, #0]
 8009190:	60c5      	str	r5, [r0, #12]
 8009192:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009194:	68eb      	ldr	r3, [r5, #12]
 8009196:	b183      	cbz	r3, 80091ba <_Balloc+0x42>
 8009198:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80091a0:	b9b8      	cbnz	r0, 80091d2 <_Balloc+0x5a>
 80091a2:	2101      	movs	r1, #1
 80091a4:	fa01 f506 	lsl.w	r5, r1, r6
 80091a8:	1d6a      	adds	r2, r5, #5
 80091aa:	0092      	lsls	r2, r2, #2
 80091ac:	4620      	mov	r0, r4
 80091ae:	f000 fbdb 	bl	8009968 <_calloc_r>
 80091b2:	b160      	cbz	r0, 80091ce <_Balloc+0x56>
 80091b4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80091b8:	e00e      	b.n	80091d8 <_Balloc+0x60>
 80091ba:	2221      	movs	r2, #33	; 0x21
 80091bc:	2104      	movs	r1, #4
 80091be:	4620      	mov	r0, r4
 80091c0:	f000 fbd2 	bl	8009968 <_calloc_r>
 80091c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80091c6:	60e8      	str	r0, [r5, #12]
 80091c8:	68db      	ldr	r3, [r3, #12]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d1e4      	bne.n	8009198 <_Balloc+0x20>
 80091ce:	2000      	movs	r0, #0
 80091d0:	bd70      	pop	{r4, r5, r6, pc}
 80091d2:	6802      	ldr	r2, [r0, #0]
 80091d4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80091d8:	2300      	movs	r3, #0
 80091da:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091de:	e7f7      	b.n	80091d0 <_Balloc+0x58>

080091e0 <_Bfree>:
 80091e0:	b570      	push	{r4, r5, r6, lr}
 80091e2:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80091e4:	4606      	mov	r6, r0
 80091e6:	460d      	mov	r5, r1
 80091e8:	b93c      	cbnz	r4, 80091fa <_Bfree+0x1a>
 80091ea:	2010      	movs	r0, #16
 80091ec:	f7ff ff9c 	bl	8009128 <malloc>
 80091f0:	6270      	str	r0, [r6, #36]	; 0x24
 80091f2:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091f6:	6004      	str	r4, [r0, #0]
 80091f8:	60c4      	str	r4, [r0, #12]
 80091fa:	b13d      	cbz	r5, 800920c <_Bfree+0x2c>
 80091fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80091fe:	686a      	ldr	r2, [r5, #4]
 8009200:	68db      	ldr	r3, [r3, #12]
 8009202:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009206:	6029      	str	r1, [r5, #0]
 8009208:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800920c:	bd70      	pop	{r4, r5, r6, pc}

0800920e <__multadd>:
 800920e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009212:	461f      	mov	r7, r3
 8009214:	4606      	mov	r6, r0
 8009216:	460c      	mov	r4, r1
 8009218:	2300      	movs	r3, #0
 800921a:	690d      	ldr	r5, [r1, #16]
 800921c:	f101 0c14 	add.w	ip, r1, #20
 8009220:	f8dc 0000 	ldr.w	r0, [ip]
 8009224:	3301      	adds	r3, #1
 8009226:	b281      	uxth	r1, r0
 8009228:	fb02 7101 	mla	r1, r2, r1, r7
 800922c:	0c00      	lsrs	r0, r0, #16
 800922e:	0c0f      	lsrs	r7, r1, #16
 8009230:	fb02 7000 	mla	r0, r2, r0, r7
 8009234:	b289      	uxth	r1, r1
 8009236:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800923a:	429d      	cmp	r5, r3
 800923c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009240:	f84c 1b04 	str.w	r1, [ip], #4
 8009244:	dcec      	bgt.n	8009220 <__multadd+0x12>
 8009246:	b1d7      	cbz	r7, 800927e <__multadd+0x70>
 8009248:	68a3      	ldr	r3, [r4, #8]
 800924a:	42ab      	cmp	r3, r5
 800924c:	dc12      	bgt.n	8009274 <__multadd+0x66>
 800924e:	6861      	ldr	r1, [r4, #4]
 8009250:	4630      	mov	r0, r6
 8009252:	3101      	adds	r1, #1
 8009254:	f7ff ff90 	bl	8009178 <_Balloc>
 8009258:	4680      	mov	r8, r0
 800925a:	6922      	ldr	r2, [r4, #16]
 800925c:	f104 010c 	add.w	r1, r4, #12
 8009260:	3202      	adds	r2, #2
 8009262:	0092      	lsls	r2, r2, #2
 8009264:	300c      	adds	r0, #12
 8009266:	f7fd f8b9 	bl	80063dc <memcpy>
 800926a:	4621      	mov	r1, r4
 800926c:	4630      	mov	r0, r6
 800926e:	f7ff ffb7 	bl	80091e0 <_Bfree>
 8009272:	4644      	mov	r4, r8
 8009274:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009278:	3501      	adds	r5, #1
 800927a:	615f      	str	r7, [r3, #20]
 800927c:	6125      	str	r5, [r4, #16]
 800927e:	4620      	mov	r0, r4
 8009280:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08009284 <__s2b>:
 8009284:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009288:	4615      	mov	r5, r2
 800928a:	2209      	movs	r2, #9
 800928c:	461f      	mov	r7, r3
 800928e:	3308      	adds	r3, #8
 8009290:	460c      	mov	r4, r1
 8009292:	fb93 f3f2 	sdiv	r3, r3, r2
 8009296:	4606      	mov	r6, r0
 8009298:	2201      	movs	r2, #1
 800929a:	2100      	movs	r1, #0
 800929c:	429a      	cmp	r2, r3
 800929e:	db20      	blt.n	80092e2 <__s2b+0x5e>
 80092a0:	4630      	mov	r0, r6
 80092a2:	f7ff ff69 	bl	8009178 <_Balloc>
 80092a6:	9b08      	ldr	r3, [sp, #32]
 80092a8:	2d09      	cmp	r5, #9
 80092aa:	6143      	str	r3, [r0, #20]
 80092ac:	f04f 0301 	mov.w	r3, #1
 80092b0:	6103      	str	r3, [r0, #16]
 80092b2:	dd19      	ble.n	80092e8 <__s2b+0x64>
 80092b4:	f104 0809 	add.w	r8, r4, #9
 80092b8:	46c1      	mov	r9, r8
 80092ba:	442c      	add	r4, r5
 80092bc:	f819 3b01 	ldrb.w	r3, [r9], #1
 80092c0:	4601      	mov	r1, r0
 80092c2:	3b30      	subs	r3, #48	; 0x30
 80092c4:	220a      	movs	r2, #10
 80092c6:	4630      	mov	r0, r6
 80092c8:	f7ff ffa1 	bl	800920e <__multadd>
 80092cc:	45a1      	cmp	r9, r4
 80092ce:	d1f5      	bne.n	80092bc <__s2b+0x38>
 80092d0:	eb08 0405 	add.w	r4, r8, r5
 80092d4:	3c08      	subs	r4, #8
 80092d6:	1b2d      	subs	r5, r5, r4
 80092d8:	1963      	adds	r3, r4, r5
 80092da:	42bb      	cmp	r3, r7
 80092dc:	db07      	blt.n	80092ee <__s2b+0x6a>
 80092de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092e2:	0052      	lsls	r2, r2, #1
 80092e4:	3101      	adds	r1, #1
 80092e6:	e7d9      	b.n	800929c <__s2b+0x18>
 80092e8:	340a      	adds	r4, #10
 80092ea:	2509      	movs	r5, #9
 80092ec:	e7f3      	b.n	80092d6 <__s2b+0x52>
 80092ee:	f814 3b01 	ldrb.w	r3, [r4], #1
 80092f2:	4601      	mov	r1, r0
 80092f4:	3b30      	subs	r3, #48	; 0x30
 80092f6:	220a      	movs	r2, #10
 80092f8:	4630      	mov	r0, r6
 80092fa:	f7ff ff88 	bl	800920e <__multadd>
 80092fe:	e7eb      	b.n	80092d8 <__s2b+0x54>

08009300 <__hi0bits>:
 8009300:	0c02      	lsrs	r2, r0, #16
 8009302:	0412      	lsls	r2, r2, #16
 8009304:	4603      	mov	r3, r0
 8009306:	b9b2      	cbnz	r2, 8009336 <__hi0bits+0x36>
 8009308:	0403      	lsls	r3, r0, #16
 800930a:	2010      	movs	r0, #16
 800930c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009310:	bf04      	itt	eq
 8009312:	021b      	lsleq	r3, r3, #8
 8009314:	3008      	addeq	r0, #8
 8009316:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800931a:	bf04      	itt	eq
 800931c:	011b      	lsleq	r3, r3, #4
 800931e:	3004      	addeq	r0, #4
 8009320:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8009324:	bf04      	itt	eq
 8009326:	009b      	lsleq	r3, r3, #2
 8009328:	3002      	addeq	r0, #2
 800932a:	2b00      	cmp	r3, #0
 800932c:	db06      	blt.n	800933c <__hi0bits+0x3c>
 800932e:	005b      	lsls	r3, r3, #1
 8009330:	d503      	bpl.n	800933a <__hi0bits+0x3a>
 8009332:	3001      	adds	r0, #1
 8009334:	4770      	bx	lr
 8009336:	2000      	movs	r0, #0
 8009338:	e7e8      	b.n	800930c <__hi0bits+0xc>
 800933a:	2020      	movs	r0, #32
 800933c:	4770      	bx	lr

0800933e <__lo0bits>:
 800933e:	6803      	ldr	r3, [r0, #0]
 8009340:	4601      	mov	r1, r0
 8009342:	f013 0207 	ands.w	r2, r3, #7
 8009346:	d00b      	beq.n	8009360 <__lo0bits+0x22>
 8009348:	07da      	lsls	r2, r3, #31
 800934a:	d423      	bmi.n	8009394 <__lo0bits+0x56>
 800934c:	0798      	lsls	r0, r3, #30
 800934e:	bf49      	itett	mi
 8009350:	085b      	lsrmi	r3, r3, #1
 8009352:	089b      	lsrpl	r3, r3, #2
 8009354:	2001      	movmi	r0, #1
 8009356:	600b      	strmi	r3, [r1, #0]
 8009358:	bf5c      	itt	pl
 800935a:	600b      	strpl	r3, [r1, #0]
 800935c:	2002      	movpl	r0, #2
 800935e:	4770      	bx	lr
 8009360:	b298      	uxth	r0, r3
 8009362:	b9a8      	cbnz	r0, 8009390 <__lo0bits+0x52>
 8009364:	2010      	movs	r0, #16
 8009366:	0c1b      	lsrs	r3, r3, #16
 8009368:	f013 0fff 	tst.w	r3, #255	; 0xff
 800936c:	bf04      	itt	eq
 800936e:	0a1b      	lsreq	r3, r3, #8
 8009370:	3008      	addeq	r0, #8
 8009372:	071a      	lsls	r2, r3, #28
 8009374:	bf04      	itt	eq
 8009376:	091b      	lsreq	r3, r3, #4
 8009378:	3004      	addeq	r0, #4
 800937a:	079a      	lsls	r2, r3, #30
 800937c:	bf04      	itt	eq
 800937e:	089b      	lsreq	r3, r3, #2
 8009380:	3002      	addeq	r0, #2
 8009382:	07da      	lsls	r2, r3, #31
 8009384:	d402      	bmi.n	800938c <__lo0bits+0x4e>
 8009386:	085b      	lsrs	r3, r3, #1
 8009388:	d006      	beq.n	8009398 <__lo0bits+0x5a>
 800938a:	3001      	adds	r0, #1
 800938c:	600b      	str	r3, [r1, #0]
 800938e:	4770      	bx	lr
 8009390:	4610      	mov	r0, r2
 8009392:	e7e9      	b.n	8009368 <__lo0bits+0x2a>
 8009394:	2000      	movs	r0, #0
 8009396:	4770      	bx	lr
 8009398:	2020      	movs	r0, #32
 800939a:	4770      	bx	lr

0800939c <__i2b>:
 800939c:	b510      	push	{r4, lr}
 800939e:	460c      	mov	r4, r1
 80093a0:	2101      	movs	r1, #1
 80093a2:	f7ff fee9 	bl	8009178 <_Balloc>
 80093a6:	2201      	movs	r2, #1
 80093a8:	6144      	str	r4, [r0, #20]
 80093aa:	6102      	str	r2, [r0, #16]
 80093ac:	bd10      	pop	{r4, pc}

080093ae <__multiply>:
 80093ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093b2:	4614      	mov	r4, r2
 80093b4:	690a      	ldr	r2, [r1, #16]
 80093b6:	6923      	ldr	r3, [r4, #16]
 80093b8:	4688      	mov	r8, r1
 80093ba:	429a      	cmp	r2, r3
 80093bc:	bfbe      	ittt	lt
 80093be:	460b      	movlt	r3, r1
 80093c0:	46a0      	movlt	r8, r4
 80093c2:	461c      	movlt	r4, r3
 80093c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80093c8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093cc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093d4:	eb07 0609 	add.w	r6, r7, r9
 80093d8:	42b3      	cmp	r3, r6
 80093da:	bfb8      	it	lt
 80093dc:	3101      	addlt	r1, #1
 80093de:	f7ff fecb 	bl	8009178 <_Balloc>
 80093e2:	f100 0514 	add.w	r5, r0, #20
 80093e6:	462b      	mov	r3, r5
 80093e8:	2200      	movs	r2, #0
 80093ea:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80093ee:	4573      	cmp	r3, lr
 80093f0:	d316      	bcc.n	8009420 <__multiply+0x72>
 80093f2:	f104 0214 	add.w	r2, r4, #20
 80093f6:	f108 0114 	add.w	r1, r8, #20
 80093fa:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80093fe:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009402:	9300      	str	r3, [sp, #0]
 8009404:	9b00      	ldr	r3, [sp, #0]
 8009406:	9201      	str	r2, [sp, #4]
 8009408:	4293      	cmp	r3, r2
 800940a:	d80c      	bhi.n	8009426 <__multiply+0x78>
 800940c:	2e00      	cmp	r6, #0
 800940e:	dd03      	ble.n	8009418 <__multiply+0x6a>
 8009410:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009414:	2b00      	cmp	r3, #0
 8009416:	d05d      	beq.n	80094d4 <__multiply+0x126>
 8009418:	6106      	str	r6, [r0, #16]
 800941a:	b003      	add	sp, #12
 800941c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009420:	f843 2b04 	str.w	r2, [r3], #4
 8009424:	e7e3      	b.n	80093ee <__multiply+0x40>
 8009426:	f8b2 b000 	ldrh.w	fp, [r2]
 800942a:	f1bb 0f00 	cmp.w	fp, #0
 800942e:	d023      	beq.n	8009478 <__multiply+0xca>
 8009430:	4689      	mov	r9, r1
 8009432:	46ac      	mov	ip, r5
 8009434:	f04f 0800 	mov.w	r8, #0
 8009438:	f859 4b04 	ldr.w	r4, [r9], #4
 800943c:	f8dc a000 	ldr.w	sl, [ip]
 8009440:	b2a3      	uxth	r3, r4
 8009442:	fa1f fa8a 	uxth.w	sl, sl
 8009446:	fb0b a303 	mla	r3, fp, r3, sl
 800944a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800944e:	f8dc 4000 	ldr.w	r4, [ip]
 8009452:	4443      	add	r3, r8
 8009454:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009458:	fb0b 840a 	mla	r4, fp, sl, r8
 800945c:	46e2      	mov	sl, ip
 800945e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009462:	b29b      	uxth	r3, r3
 8009464:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009468:	454f      	cmp	r7, r9
 800946a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800946e:	f84a 3b04 	str.w	r3, [sl], #4
 8009472:	d82b      	bhi.n	80094cc <__multiply+0x11e>
 8009474:	f8cc 8004 	str.w	r8, [ip, #4]
 8009478:	9b01      	ldr	r3, [sp, #4]
 800947a:	3204      	adds	r2, #4
 800947c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009480:	f1ba 0f00 	cmp.w	sl, #0
 8009484:	d020      	beq.n	80094c8 <__multiply+0x11a>
 8009486:	4689      	mov	r9, r1
 8009488:	46a8      	mov	r8, r5
 800948a:	f04f 0b00 	mov.w	fp, #0
 800948e:	682b      	ldr	r3, [r5, #0]
 8009490:	f8b9 c000 	ldrh.w	ip, [r9]
 8009494:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009498:	b29b      	uxth	r3, r3
 800949a:	fb0a 440c 	mla	r4, sl, ip, r4
 800949e:	46c4      	mov	ip, r8
 80094a0:	445c      	add	r4, fp
 80094a2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80094a6:	f84c 3b04 	str.w	r3, [ip], #4
 80094aa:	f859 3b04 	ldr.w	r3, [r9], #4
 80094ae:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80094b2:	0c1b      	lsrs	r3, r3, #16
 80094b4:	fb0a b303 	mla	r3, sl, r3, fp
 80094b8:	454f      	cmp	r7, r9
 80094ba:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80094be:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80094c2:	d805      	bhi.n	80094d0 <__multiply+0x122>
 80094c4:	f8c8 3004 	str.w	r3, [r8, #4]
 80094c8:	3504      	adds	r5, #4
 80094ca:	e79b      	b.n	8009404 <__multiply+0x56>
 80094cc:	46d4      	mov	ip, sl
 80094ce:	e7b3      	b.n	8009438 <__multiply+0x8a>
 80094d0:	46e0      	mov	r8, ip
 80094d2:	e7dd      	b.n	8009490 <__multiply+0xe2>
 80094d4:	3e01      	subs	r6, #1
 80094d6:	e799      	b.n	800940c <__multiply+0x5e>

080094d8 <__pow5mult>:
 80094d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094dc:	4615      	mov	r5, r2
 80094de:	f012 0203 	ands.w	r2, r2, #3
 80094e2:	4606      	mov	r6, r0
 80094e4:	460f      	mov	r7, r1
 80094e6:	d007      	beq.n	80094f8 <__pow5mult+0x20>
 80094e8:	4c21      	ldr	r4, [pc, #132]	; (8009570 <__pow5mult+0x98>)
 80094ea:	3a01      	subs	r2, #1
 80094ec:	2300      	movs	r3, #0
 80094ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094f2:	f7ff fe8c 	bl	800920e <__multadd>
 80094f6:	4607      	mov	r7, r0
 80094f8:	10ad      	asrs	r5, r5, #2
 80094fa:	d035      	beq.n	8009568 <__pow5mult+0x90>
 80094fc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80094fe:	b93c      	cbnz	r4, 8009510 <__pow5mult+0x38>
 8009500:	2010      	movs	r0, #16
 8009502:	f7ff fe11 	bl	8009128 <malloc>
 8009506:	6270      	str	r0, [r6, #36]	; 0x24
 8009508:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800950c:	6004      	str	r4, [r0, #0]
 800950e:	60c4      	str	r4, [r0, #12]
 8009510:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009514:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009518:	b94c      	cbnz	r4, 800952e <__pow5mult+0x56>
 800951a:	f240 2171 	movw	r1, #625	; 0x271
 800951e:	4630      	mov	r0, r6
 8009520:	f7ff ff3c 	bl	800939c <__i2b>
 8009524:	2300      	movs	r3, #0
 8009526:	4604      	mov	r4, r0
 8009528:	f8c8 0008 	str.w	r0, [r8, #8]
 800952c:	6003      	str	r3, [r0, #0]
 800952e:	f04f 0800 	mov.w	r8, #0
 8009532:	07eb      	lsls	r3, r5, #31
 8009534:	d50a      	bpl.n	800954c <__pow5mult+0x74>
 8009536:	4639      	mov	r1, r7
 8009538:	4622      	mov	r2, r4
 800953a:	4630      	mov	r0, r6
 800953c:	f7ff ff37 	bl	80093ae <__multiply>
 8009540:	4681      	mov	r9, r0
 8009542:	4639      	mov	r1, r7
 8009544:	4630      	mov	r0, r6
 8009546:	f7ff fe4b 	bl	80091e0 <_Bfree>
 800954a:	464f      	mov	r7, r9
 800954c:	106d      	asrs	r5, r5, #1
 800954e:	d00b      	beq.n	8009568 <__pow5mult+0x90>
 8009550:	6820      	ldr	r0, [r4, #0]
 8009552:	b938      	cbnz	r0, 8009564 <__pow5mult+0x8c>
 8009554:	4622      	mov	r2, r4
 8009556:	4621      	mov	r1, r4
 8009558:	4630      	mov	r0, r6
 800955a:	f7ff ff28 	bl	80093ae <__multiply>
 800955e:	6020      	str	r0, [r4, #0]
 8009560:	f8c0 8000 	str.w	r8, [r0]
 8009564:	4604      	mov	r4, r0
 8009566:	e7e4      	b.n	8009532 <__pow5mult+0x5a>
 8009568:	4638      	mov	r0, r7
 800956a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800956e:	bf00      	nop
 8009570:	0800afd8 	.word	0x0800afd8

08009574 <__lshift>:
 8009574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009578:	460c      	mov	r4, r1
 800957a:	4607      	mov	r7, r0
 800957c:	4616      	mov	r6, r2
 800957e:	6923      	ldr	r3, [r4, #16]
 8009580:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009584:	eb0a 0903 	add.w	r9, sl, r3
 8009588:	6849      	ldr	r1, [r1, #4]
 800958a:	68a3      	ldr	r3, [r4, #8]
 800958c:	f109 0501 	add.w	r5, r9, #1
 8009590:	42ab      	cmp	r3, r5
 8009592:	db32      	blt.n	80095fa <__lshift+0x86>
 8009594:	4638      	mov	r0, r7
 8009596:	f7ff fdef 	bl	8009178 <_Balloc>
 800959a:	2300      	movs	r3, #0
 800959c:	4680      	mov	r8, r0
 800959e:	461a      	mov	r2, r3
 80095a0:	f100 0114 	add.w	r1, r0, #20
 80095a4:	4553      	cmp	r3, sl
 80095a6:	db2b      	blt.n	8009600 <__lshift+0x8c>
 80095a8:	6920      	ldr	r0, [r4, #16]
 80095aa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095ae:	f104 0314 	add.w	r3, r4, #20
 80095b2:	f016 021f 	ands.w	r2, r6, #31
 80095b6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095ba:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095be:	d025      	beq.n	800960c <__lshift+0x98>
 80095c0:	2000      	movs	r0, #0
 80095c2:	f1c2 0e20 	rsb	lr, r2, #32
 80095c6:	468a      	mov	sl, r1
 80095c8:	681e      	ldr	r6, [r3, #0]
 80095ca:	4096      	lsls	r6, r2
 80095cc:	4330      	orrs	r0, r6
 80095ce:	f84a 0b04 	str.w	r0, [sl], #4
 80095d2:	f853 0b04 	ldr.w	r0, [r3], #4
 80095d6:	459c      	cmp	ip, r3
 80095d8:	fa20 f00e 	lsr.w	r0, r0, lr
 80095dc:	d814      	bhi.n	8009608 <__lshift+0x94>
 80095de:	6048      	str	r0, [r1, #4]
 80095e0:	b108      	cbz	r0, 80095e6 <__lshift+0x72>
 80095e2:	f109 0502 	add.w	r5, r9, #2
 80095e6:	3d01      	subs	r5, #1
 80095e8:	4638      	mov	r0, r7
 80095ea:	f8c8 5010 	str.w	r5, [r8, #16]
 80095ee:	4621      	mov	r1, r4
 80095f0:	f7ff fdf6 	bl	80091e0 <_Bfree>
 80095f4:	4640      	mov	r0, r8
 80095f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095fa:	3101      	adds	r1, #1
 80095fc:	005b      	lsls	r3, r3, #1
 80095fe:	e7c7      	b.n	8009590 <__lshift+0x1c>
 8009600:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009604:	3301      	adds	r3, #1
 8009606:	e7cd      	b.n	80095a4 <__lshift+0x30>
 8009608:	4651      	mov	r1, sl
 800960a:	e7dc      	b.n	80095c6 <__lshift+0x52>
 800960c:	3904      	subs	r1, #4
 800960e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009612:	459c      	cmp	ip, r3
 8009614:	f841 2f04 	str.w	r2, [r1, #4]!
 8009618:	d8f9      	bhi.n	800960e <__lshift+0x9a>
 800961a:	e7e4      	b.n	80095e6 <__lshift+0x72>

0800961c <__mcmp>:
 800961c:	6903      	ldr	r3, [r0, #16]
 800961e:	690a      	ldr	r2, [r1, #16]
 8009620:	b530      	push	{r4, r5, lr}
 8009622:	1a9b      	subs	r3, r3, r2
 8009624:	d10c      	bne.n	8009640 <__mcmp+0x24>
 8009626:	0092      	lsls	r2, r2, #2
 8009628:	3014      	adds	r0, #20
 800962a:	3114      	adds	r1, #20
 800962c:	1884      	adds	r4, r0, r2
 800962e:	4411      	add	r1, r2
 8009630:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009634:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009638:	4295      	cmp	r5, r2
 800963a:	d003      	beq.n	8009644 <__mcmp+0x28>
 800963c:	d305      	bcc.n	800964a <__mcmp+0x2e>
 800963e:	2301      	movs	r3, #1
 8009640:	4618      	mov	r0, r3
 8009642:	bd30      	pop	{r4, r5, pc}
 8009644:	42a0      	cmp	r0, r4
 8009646:	d3f3      	bcc.n	8009630 <__mcmp+0x14>
 8009648:	e7fa      	b.n	8009640 <__mcmp+0x24>
 800964a:	f04f 33ff 	mov.w	r3, #4294967295
 800964e:	e7f7      	b.n	8009640 <__mcmp+0x24>

08009650 <__mdiff>:
 8009650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009654:	460d      	mov	r5, r1
 8009656:	4607      	mov	r7, r0
 8009658:	4611      	mov	r1, r2
 800965a:	4628      	mov	r0, r5
 800965c:	4614      	mov	r4, r2
 800965e:	f7ff ffdd 	bl	800961c <__mcmp>
 8009662:	1e06      	subs	r6, r0, #0
 8009664:	d108      	bne.n	8009678 <__mdiff+0x28>
 8009666:	4631      	mov	r1, r6
 8009668:	4638      	mov	r0, r7
 800966a:	f7ff fd85 	bl	8009178 <_Balloc>
 800966e:	2301      	movs	r3, #1
 8009670:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009674:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009678:	bfa4      	itt	ge
 800967a:	4623      	movge	r3, r4
 800967c:	462c      	movge	r4, r5
 800967e:	4638      	mov	r0, r7
 8009680:	6861      	ldr	r1, [r4, #4]
 8009682:	bfa6      	itte	ge
 8009684:	461d      	movge	r5, r3
 8009686:	2600      	movge	r6, #0
 8009688:	2601      	movlt	r6, #1
 800968a:	f7ff fd75 	bl	8009178 <_Balloc>
 800968e:	f04f 0e00 	mov.w	lr, #0
 8009692:	60c6      	str	r6, [r0, #12]
 8009694:	692b      	ldr	r3, [r5, #16]
 8009696:	6926      	ldr	r6, [r4, #16]
 8009698:	f104 0214 	add.w	r2, r4, #20
 800969c:	f105 0914 	add.w	r9, r5, #20
 80096a0:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80096a4:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80096a8:	f100 0114 	add.w	r1, r0, #20
 80096ac:	f852 ab04 	ldr.w	sl, [r2], #4
 80096b0:	f859 5b04 	ldr.w	r5, [r9], #4
 80096b4:	fa1f f38a 	uxth.w	r3, sl
 80096b8:	4473      	add	r3, lr
 80096ba:	b2ac      	uxth	r4, r5
 80096bc:	1b1b      	subs	r3, r3, r4
 80096be:	0c2c      	lsrs	r4, r5, #16
 80096c0:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80096c4:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80096c8:	b29b      	uxth	r3, r3
 80096ca:	ea4f 4e24 	mov.w	lr, r4, asr #16
 80096ce:	45c8      	cmp	r8, r9
 80096d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80096d4:	4694      	mov	ip, r2
 80096d6:	f841 4b04 	str.w	r4, [r1], #4
 80096da:	d8e7      	bhi.n	80096ac <__mdiff+0x5c>
 80096dc:	45bc      	cmp	ip, r7
 80096de:	d304      	bcc.n	80096ea <__mdiff+0x9a>
 80096e0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80096e4:	b183      	cbz	r3, 8009708 <__mdiff+0xb8>
 80096e6:	6106      	str	r6, [r0, #16]
 80096e8:	e7c4      	b.n	8009674 <__mdiff+0x24>
 80096ea:	f85c 4b04 	ldr.w	r4, [ip], #4
 80096ee:	b2a2      	uxth	r2, r4
 80096f0:	4472      	add	r2, lr
 80096f2:	1413      	asrs	r3, r2, #16
 80096f4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80096f8:	b292      	uxth	r2, r2
 80096fa:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80096fe:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009702:	f841 2b04 	str.w	r2, [r1], #4
 8009706:	e7e9      	b.n	80096dc <__mdiff+0x8c>
 8009708:	3e01      	subs	r6, #1
 800970a:	e7e9      	b.n	80096e0 <__mdiff+0x90>

0800970c <__ulp>:
 800970c:	4b10      	ldr	r3, [pc, #64]	; (8009750 <__ulp+0x44>)
 800970e:	400b      	ands	r3, r1
 8009710:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009714:	2b00      	cmp	r3, #0
 8009716:	dd02      	ble.n	800971e <__ulp+0x12>
 8009718:	2000      	movs	r0, #0
 800971a:	4619      	mov	r1, r3
 800971c:	4770      	bx	lr
 800971e:	425b      	negs	r3, r3
 8009720:	151b      	asrs	r3, r3, #20
 8009722:	2b13      	cmp	r3, #19
 8009724:	f04f 0000 	mov.w	r0, #0
 8009728:	f04f 0100 	mov.w	r1, #0
 800972c:	dc04      	bgt.n	8009738 <__ulp+0x2c>
 800972e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009732:	fa42 f103 	asr.w	r1, r2, r3
 8009736:	4770      	bx	lr
 8009738:	2201      	movs	r2, #1
 800973a:	3b14      	subs	r3, #20
 800973c:	2b1e      	cmp	r3, #30
 800973e:	bfce      	itee	gt
 8009740:	4613      	movgt	r3, r2
 8009742:	f1c3 031f 	rsble	r3, r3, #31
 8009746:	fa02 f303 	lslle.w	r3, r2, r3
 800974a:	4618      	mov	r0, r3
 800974c:	4770      	bx	lr
 800974e:	bf00      	nop
 8009750:	7ff00000 	.word	0x7ff00000

08009754 <__b2d>:
 8009754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009758:	6907      	ldr	r7, [r0, #16]
 800975a:	f100 0914 	add.w	r9, r0, #20
 800975e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8009762:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8009766:	f1a7 0804 	sub.w	r8, r7, #4
 800976a:	4630      	mov	r0, r6
 800976c:	f7ff fdc8 	bl	8009300 <__hi0bits>
 8009770:	f1c0 0320 	rsb	r3, r0, #32
 8009774:	280a      	cmp	r0, #10
 8009776:	600b      	str	r3, [r1, #0]
 8009778:	491e      	ldr	r1, [pc, #120]	; (80097f4 <__b2d+0xa0>)
 800977a:	dc17      	bgt.n	80097ac <__b2d+0x58>
 800977c:	45c1      	cmp	r9, r8
 800977e:	bf28      	it	cs
 8009780:	2200      	movcs	r2, #0
 8009782:	f1c0 0c0b 	rsb	ip, r0, #11
 8009786:	fa26 f30c 	lsr.w	r3, r6, ip
 800978a:	bf38      	it	cc
 800978c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8009790:	ea43 0501 	orr.w	r5, r3, r1
 8009794:	f100 0315 	add.w	r3, r0, #21
 8009798:	fa06 f303 	lsl.w	r3, r6, r3
 800979c:	fa22 f20c 	lsr.w	r2, r2, ip
 80097a0:	ea43 0402 	orr.w	r4, r3, r2
 80097a4:	4620      	mov	r0, r4
 80097a6:	4629      	mov	r1, r5
 80097a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80097ac:	45c1      	cmp	r9, r8
 80097ae:	bf3a      	itte	cc
 80097b0:	f1a7 0808 	subcc.w	r8, r7, #8
 80097b4:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80097b8:	2200      	movcs	r2, #0
 80097ba:	f1b0 030b 	subs.w	r3, r0, #11
 80097be:	d015      	beq.n	80097ec <__b2d+0x98>
 80097c0:	409e      	lsls	r6, r3
 80097c2:	f1c3 0720 	rsb	r7, r3, #32
 80097c6:	f046 567f 	orr.w	r6, r6, #1069547520	; 0x3fc00000
 80097ca:	fa22 f107 	lsr.w	r1, r2, r7
 80097ce:	45c8      	cmp	r8, r9
 80097d0:	f446 1640 	orr.w	r6, r6, #3145728	; 0x300000
 80097d4:	ea46 0501 	orr.w	r5, r6, r1
 80097d8:	bf94      	ite	ls
 80097da:	2100      	movls	r1, #0
 80097dc:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80097e0:	fa02 f003 	lsl.w	r0, r2, r3
 80097e4:	40f9      	lsrs	r1, r7
 80097e6:	ea40 0401 	orr.w	r4, r0, r1
 80097ea:	e7db      	b.n	80097a4 <__b2d+0x50>
 80097ec:	ea46 0501 	orr.w	r5, r6, r1
 80097f0:	4614      	mov	r4, r2
 80097f2:	e7d7      	b.n	80097a4 <__b2d+0x50>
 80097f4:	3ff00000 	.word	0x3ff00000

080097f8 <__d2b>:
 80097f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80097fc:	461c      	mov	r4, r3
 80097fe:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8009802:	2101      	movs	r1, #1
 8009804:	4690      	mov	r8, r2
 8009806:	f7ff fcb7 	bl	8009178 <_Balloc>
 800980a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 800980e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009812:	4607      	mov	r7, r0
 8009814:	bb34      	cbnz	r4, 8009864 <__d2b+0x6c>
 8009816:	9201      	str	r2, [sp, #4]
 8009818:	f1b8 0200 	subs.w	r2, r8, #0
 800981c:	d027      	beq.n	800986e <__d2b+0x76>
 800981e:	a802      	add	r0, sp, #8
 8009820:	f840 2d08 	str.w	r2, [r0, #-8]!
 8009824:	f7ff fd8b 	bl	800933e <__lo0bits>
 8009828:	9900      	ldr	r1, [sp, #0]
 800982a:	b1f0      	cbz	r0, 800986a <__d2b+0x72>
 800982c:	9a01      	ldr	r2, [sp, #4]
 800982e:	f1c0 0320 	rsb	r3, r0, #32
 8009832:	fa02 f303 	lsl.w	r3, r2, r3
 8009836:	430b      	orrs	r3, r1
 8009838:	40c2      	lsrs	r2, r0
 800983a:	617b      	str	r3, [r7, #20]
 800983c:	9201      	str	r2, [sp, #4]
 800983e:	9b01      	ldr	r3, [sp, #4]
 8009840:	2b00      	cmp	r3, #0
 8009842:	bf14      	ite	ne
 8009844:	2102      	movne	r1, #2
 8009846:	2101      	moveq	r1, #1
 8009848:	61bb      	str	r3, [r7, #24]
 800984a:	6139      	str	r1, [r7, #16]
 800984c:	b1c4      	cbz	r4, 8009880 <__d2b+0x88>
 800984e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009852:	4404      	add	r4, r0
 8009854:	6034      	str	r4, [r6, #0]
 8009856:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800985a:	6028      	str	r0, [r5, #0]
 800985c:	4638      	mov	r0, r7
 800985e:	b002      	add	sp, #8
 8009860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009864:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009868:	e7d5      	b.n	8009816 <__d2b+0x1e>
 800986a:	6179      	str	r1, [r7, #20]
 800986c:	e7e7      	b.n	800983e <__d2b+0x46>
 800986e:	a801      	add	r0, sp, #4
 8009870:	f7ff fd65 	bl	800933e <__lo0bits>
 8009874:	2101      	movs	r1, #1
 8009876:	9b01      	ldr	r3, [sp, #4]
 8009878:	6139      	str	r1, [r7, #16]
 800987a:	617b      	str	r3, [r7, #20]
 800987c:	3020      	adds	r0, #32
 800987e:	e7e5      	b.n	800984c <__d2b+0x54>
 8009880:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009884:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009888:	6030      	str	r0, [r6, #0]
 800988a:	6918      	ldr	r0, [r3, #16]
 800988c:	f7ff fd38 	bl	8009300 <__hi0bits>
 8009890:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009894:	e7e1      	b.n	800985a <__d2b+0x62>

08009896 <__ratio>:
 8009896:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800989a:	4688      	mov	r8, r1
 800989c:	4669      	mov	r1, sp
 800989e:	4681      	mov	r9, r0
 80098a0:	f7ff ff58 	bl	8009754 <__b2d>
 80098a4:	468b      	mov	fp, r1
 80098a6:	4606      	mov	r6, r0
 80098a8:	460f      	mov	r7, r1
 80098aa:	4640      	mov	r0, r8
 80098ac:	a901      	add	r1, sp, #4
 80098ae:	f7ff ff51 	bl	8009754 <__b2d>
 80098b2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098b6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80098ba:	460d      	mov	r5, r1
 80098bc:	eba3 0c02 	sub.w	ip, r3, r2
 80098c0:	e9dd 3200 	ldrd	r3, r2, [sp]
 80098c4:	1a9b      	subs	r3, r3, r2
 80098c6:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	bfd5      	itete	le
 80098ce:	460a      	movle	r2, r1
 80098d0:	463a      	movgt	r2, r7
 80098d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80098d6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80098da:	bfd8      	it	le
 80098dc:	eb02 5503 	addle.w	r5, r2, r3, lsl #20
 80098e0:	462b      	mov	r3, r5
 80098e2:	4602      	mov	r2, r0
 80098e4:	4659      	mov	r1, fp
 80098e6:	4630      	mov	r0, r6
 80098e8:	f7f6 ff20 	bl	800072c <__aeabi_ddiv>
 80098ec:	b003      	add	sp, #12
 80098ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080098f2 <__copybits>:
 80098f2:	3901      	subs	r1, #1
 80098f4:	b510      	push	{r4, lr}
 80098f6:	1149      	asrs	r1, r1, #5
 80098f8:	6914      	ldr	r4, [r2, #16]
 80098fa:	3101      	adds	r1, #1
 80098fc:	f102 0314 	add.w	r3, r2, #20
 8009900:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009904:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009908:	42a3      	cmp	r3, r4
 800990a:	4602      	mov	r2, r0
 800990c:	d303      	bcc.n	8009916 <__copybits+0x24>
 800990e:	2300      	movs	r3, #0
 8009910:	428a      	cmp	r2, r1
 8009912:	d305      	bcc.n	8009920 <__copybits+0x2e>
 8009914:	bd10      	pop	{r4, pc}
 8009916:	f853 2b04 	ldr.w	r2, [r3], #4
 800991a:	f840 2b04 	str.w	r2, [r0], #4
 800991e:	e7f3      	b.n	8009908 <__copybits+0x16>
 8009920:	f842 3b04 	str.w	r3, [r2], #4
 8009924:	e7f4      	b.n	8009910 <__copybits+0x1e>

08009926 <__any_on>:
 8009926:	f100 0214 	add.w	r2, r0, #20
 800992a:	6900      	ldr	r0, [r0, #16]
 800992c:	114b      	asrs	r3, r1, #5
 800992e:	4298      	cmp	r0, r3
 8009930:	b510      	push	{r4, lr}
 8009932:	db11      	blt.n	8009958 <__any_on+0x32>
 8009934:	dd0a      	ble.n	800994c <__any_on+0x26>
 8009936:	f011 011f 	ands.w	r1, r1, #31
 800993a:	d007      	beq.n	800994c <__any_on+0x26>
 800993c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009940:	fa24 f001 	lsr.w	r0, r4, r1
 8009944:	fa00 f101 	lsl.w	r1, r0, r1
 8009948:	428c      	cmp	r4, r1
 800994a:	d10b      	bne.n	8009964 <__any_on+0x3e>
 800994c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009950:	4293      	cmp	r3, r2
 8009952:	d803      	bhi.n	800995c <__any_on+0x36>
 8009954:	2000      	movs	r0, #0
 8009956:	bd10      	pop	{r4, pc}
 8009958:	4603      	mov	r3, r0
 800995a:	e7f7      	b.n	800994c <__any_on+0x26>
 800995c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009960:	2900      	cmp	r1, #0
 8009962:	d0f5      	beq.n	8009950 <__any_on+0x2a>
 8009964:	2001      	movs	r0, #1
 8009966:	e7f6      	b.n	8009956 <__any_on+0x30>

08009968 <_calloc_r>:
 8009968:	b538      	push	{r3, r4, r5, lr}
 800996a:	fb02 f401 	mul.w	r4, r2, r1
 800996e:	4621      	mov	r1, r4
 8009970:	f000 f854 	bl	8009a1c <_malloc_r>
 8009974:	4605      	mov	r5, r0
 8009976:	b118      	cbz	r0, 8009980 <_calloc_r+0x18>
 8009978:	4622      	mov	r2, r4
 800997a:	2100      	movs	r1, #0
 800997c:	f7fc fd39 	bl	80063f2 <memset>
 8009980:	4628      	mov	r0, r5
 8009982:	bd38      	pop	{r3, r4, r5, pc}

08009984 <_free_r>:
 8009984:	b538      	push	{r3, r4, r5, lr}
 8009986:	4605      	mov	r5, r0
 8009988:	2900      	cmp	r1, #0
 800998a:	d043      	beq.n	8009a14 <_free_r+0x90>
 800998c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009990:	1f0c      	subs	r4, r1, #4
 8009992:	2b00      	cmp	r3, #0
 8009994:	bfb8      	it	lt
 8009996:	18e4      	addlt	r4, r4, r3
 8009998:	f000 fa34 	bl	8009e04 <__malloc_lock>
 800999c:	4a1e      	ldr	r2, [pc, #120]	; (8009a18 <_free_r+0x94>)
 800999e:	6813      	ldr	r3, [r2, #0]
 80099a0:	4610      	mov	r0, r2
 80099a2:	b933      	cbnz	r3, 80099b2 <_free_r+0x2e>
 80099a4:	6063      	str	r3, [r4, #4]
 80099a6:	6014      	str	r4, [r2, #0]
 80099a8:	4628      	mov	r0, r5
 80099aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099ae:	f000 ba2a 	b.w	8009e06 <__malloc_unlock>
 80099b2:	42a3      	cmp	r3, r4
 80099b4:	d90b      	bls.n	80099ce <_free_r+0x4a>
 80099b6:	6821      	ldr	r1, [r4, #0]
 80099b8:	1862      	adds	r2, r4, r1
 80099ba:	4293      	cmp	r3, r2
 80099bc:	bf01      	itttt	eq
 80099be:	681a      	ldreq	r2, [r3, #0]
 80099c0:	685b      	ldreq	r3, [r3, #4]
 80099c2:	1852      	addeq	r2, r2, r1
 80099c4:	6022      	streq	r2, [r4, #0]
 80099c6:	6063      	str	r3, [r4, #4]
 80099c8:	6004      	str	r4, [r0, #0]
 80099ca:	e7ed      	b.n	80099a8 <_free_r+0x24>
 80099cc:	4613      	mov	r3, r2
 80099ce:	685a      	ldr	r2, [r3, #4]
 80099d0:	b10a      	cbz	r2, 80099d6 <_free_r+0x52>
 80099d2:	42a2      	cmp	r2, r4
 80099d4:	d9fa      	bls.n	80099cc <_free_r+0x48>
 80099d6:	6819      	ldr	r1, [r3, #0]
 80099d8:	1858      	adds	r0, r3, r1
 80099da:	42a0      	cmp	r0, r4
 80099dc:	d10b      	bne.n	80099f6 <_free_r+0x72>
 80099de:	6820      	ldr	r0, [r4, #0]
 80099e0:	4401      	add	r1, r0
 80099e2:	1858      	adds	r0, r3, r1
 80099e4:	4282      	cmp	r2, r0
 80099e6:	6019      	str	r1, [r3, #0]
 80099e8:	d1de      	bne.n	80099a8 <_free_r+0x24>
 80099ea:	6810      	ldr	r0, [r2, #0]
 80099ec:	6852      	ldr	r2, [r2, #4]
 80099ee:	4401      	add	r1, r0
 80099f0:	6019      	str	r1, [r3, #0]
 80099f2:	605a      	str	r2, [r3, #4]
 80099f4:	e7d8      	b.n	80099a8 <_free_r+0x24>
 80099f6:	d902      	bls.n	80099fe <_free_r+0x7a>
 80099f8:	230c      	movs	r3, #12
 80099fa:	602b      	str	r3, [r5, #0]
 80099fc:	e7d4      	b.n	80099a8 <_free_r+0x24>
 80099fe:	6820      	ldr	r0, [r4, #0]
 8009a00:	1821      	adds	r1, r4, r0
 8009a02:	428a      	cmp	r2, r1
 8009a04:	bf01      	itttt	eq
 8009a06:	6811      	ldreq	r1, [r2, #0]
 8009a08:	6852      	ldreq	r2, [r2, #4]
 8009a0a:	1809      	addeq	r1, r1, r0
 8009a0c:	6021      	streq	r1, [r4, #0]
 8009a0e:	6062      	str	r2, [r4, #4]
 8009a10:	605c      	str	r4, [r3, #4]
 8009a12:	e7c9      	b.n	80099a8 <_free_r+0x24>
 8009a14:	bd38      	pop	{r3, r4, r5, pc}
 8009a16:	bf00      	nop
 8009a18:	2000031c 	.word	0x2000031c

08009a1c <_malloc_r>:
 8009a1c:	b570      	push	{r4, r5, r6, lr}
 8009a1e:	1ccd      	adds	r5, r1, #3
 8009a20:	f025 0503 	bic.w	r5, r5, #3
 8009a24:	3508      	adds	r5, #8
 8009a26:	2d0c      	cmp	r5, #12
 8009a28:	bf38      	it	cc
 8009a2a:	250c      	movcc	r5, #12
 8009a2c:	2d00      	cmp	r5, #0
 8009a2e:	4606      	mov	r6, r0
 8009a30:	db01      	blt.n	8009a36 <_malloc_r+0x1a>
 8009a32:	42a9      	cmp	r1, r5
 8009a34:	d903      	bls.n	8009a3e <_malloc_r+0x22>
 8009a36:	230c      	movs	r3, #12
 8009a38:	6033      	str	r3, [r6, #0]
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	bd70      	pop	{r4, r5, r6, pc}
 8009a3e:	f000 f9e1 	bl	8009e04 <__malloc_lock>
 8009a42:	4a21      	ldr	r2, [pc, #132]	; (8009ac8 <_malloc_r+0xac>)
 8009a44:	6814      	ldr	r4, [r2, #0]
 8009a46:	4621      	mov	r1, r4
 8009a48:	b991      	cbnz	r1, 8009a70 <_malloc_r+0x54>
 8009a4a:	4c20      	ldr	r4, [pc, #128]	; (8009acc <_malloc_r+0xb0>)
 8009a4c:	6823      	ldr	r3, [r4, #0]
 8009a4e:	b91b      	cbnz	r3, 8009a58 <_malloc_r+0x3c>
 8009a50:	4630      	mov	r0, r6
 8009a52:	f000 f98f 	bl	8009d74 <_sbrk_r>
 8009a56:	6020      	str	r0, [r4, #0]
 8009a58:	4629      	mov	r1, r5
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f000 f98a 	bl	8009d74 <_sbrk_r>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d124      	bne.n	8009aae <_malloc_r+0x92>
 8009a64:	230c      	movs	r3, #12
 8009a66:	4630      	mov	r0, r6
 8009a68:	6033      	str	r3, [r6, #0]
 8009a6a:	f000 f9cc 	bl	8009e06 <__malloc_unlock>
 8009a6e:	e7e4      	b.n	8009a3a <_malloc_r+0x1e>
 8009a70:	680b      	ldr	r3, [r1, #0]
 8009a72:	1b5b      	subs	r3, r3, r5
 8009a74:	d418      	bmi.n	8009aa8 <_malloc_r+0x8c>
 8009a76:	2b0b      	cmp	r3, #11
 8009a78:	d90f      	bls.n	8009a9a <_malloc_r+0x7e>
 8009a7a:	600b      	str	r3, [r1, #0]
 8009a7c:	18cc      	adds	r4, r1, r3
 8009a7e:	50cd      	str	r5, [r1, r3]
 8009a80:	4630      	mov	r0, r6
 8009a82:	f000 f9c0 	bl	8009e06 <__malloc_unlock>
 8009a86:	f104 000b 	add.w	r0, r4, #11
 8009a8a:	1d23      	adds	r3, r4, #4
 8009a8c:	f020 0007 	bic.w	r0, r0, #7
 8009a90:	1ac3      	subs	r3, r0, r3
 8009a92:	d0d3      	beq.n	8009a3c <_malloc_r+0x20>
 8009a94:	425a      	negs	r2, r3
 8009a96:	50e2      	str	r2, [r4, r3]
 8009a98:	e7d0      	b.n	8009a3c <_malloc_r+0x20>
 8009a9a:	684b      	ldr	r3, [r1, #4]
 8009a9c:	428c      	cmp	r4, r1
 8009a9e:	bf16      	itet	ne
 8009aa0:	6063      	strne	r3, [r4, #4]
 8009aa2:	6013      	streq	r3, [r2, #0]
 8009aa4:	460c      	movne	r4, r1
 8009aa6:	e7eb      	b.n	8009a80 <_malloc_r+0x64>
 8009aa8:	460c      	mov	r4, r1
 8009aaa:	6849      	ldr	r1, [r1, #4]
 8009aac:	e7cc      	b.n	8009a48 <_malloc_r+0x2c>
 8009aae:	1cc4      	adds	r4, r0, #3
 8009ab0:	f024 0403 	bic.w	r4, r4, #3
 8009ab4:	42a0      	cmp	r0, r4
 8009ab6:	d005      	beq.n	8009ac4 <_malloc_r+0xa8>
 8009ab8:	1a21      	subs	r1, r4, r0
 8009aba:	4630      	mov	r0, r6
 8009abc:	f000 f95a 	bl	8009d74 <_sbrk_r>
 8009ac0:	3001      	adds	r0, #1
 8009ac2:	d0cf      	beq.n	8009a64 <_malloc_r+0x48>
 8009ac4:	6025      	str	r5, [r4, #0]
 8009ac6:	e7db      	b.n	8009a80 <_malloc_r+0x64>
 8009ac8:	2000031c 	.word	0x2000031c
 8009acc:	20000320 	.word	0x20000320

08009ad0 <__ssputs_r>:
 8009ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ad4:	688e      	ldr	r6, [r1, #8]
 8009ad6:	4682      	mov	sl, r0
 8009ad8:	429e      	cmp	r6, r3
 8009ada:	460c      	mov	r4, r1
 8009adc:	4690      	mov	r8, r2
 8009ade:	4699      	mov	r9, r3
 8009ae0:	d837      	bhi.n	8009b52 <__ssputs_r+0x82>
 8009ae2:	898a      	ldrh	r2, [r1, #12]
 8009ae4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009ae8:	d031      	beq.n	8009b4e <__ssputs_r+0x7e>
 8009aea:	2302      	movs	r3, #2
 8009aec:	6825      	ldr	r5, [r4, #0]
 8009aee:	6909      	ldr	r1, [r1, #16]
 8009af0:	1a6f      	subs	r7, r5, r1
 8009af2:	6965      	ldr	r5, [r4, #20]
 8009af4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009af8:	fb95 f5f3 	sdiv	r5, r5, r3
 8009afc:	f109 0301 	add.w	r3, r9, #1
 8009b00:	443b      	add	r3, r7
 8009b02:	429d      	cmp	r5, r3
 8009b04:	bf38      	it	cc
 8009b06:	461d      	movcc	r5, r3
 8009b08:	0553      	lsls	r3, r2, #21
 8009b0a:	d530      	bpl.n	8009b6e <__ssputs_r+0x9e>
 8009b0c:	4629      	mov	r1, r5
 8009b0e:	f7ff ff85 	bl	8009a1c <_malloc_r>
 8009b12:	4606      	mov	r6, r0
 8009b14:	b950      	cbnz	r0, 8009b2c <__ssputs_r+0x5c>
 8009b16:	230c      	movs	r3, #12
 8009b18:	f04f 30ff 	mov.w	r0, #4294967295
 8009b1c:	f8ca 3000 	str.w	r3, [sl]
 8009b20:	89a3      	ldrh	r3, [r4, #12]
 8009b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b26:	81a3      	strh	r3, [r4, #12]
 8009b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b2c:	463a      	mov	r2, r7
 8009b2e:	6921      	ldr	r1, [r4, #16]
 8009b30:	f7fc fc54 	bl	80063dc <memcpy>
 8009b34:	89a3      	ldrh	r3, [r4, #12]
 8009b36:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009b3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b3e:	81a3      	strh	r3, [r4, #12]
 8009b40:	6126      	str	r6, [r4, #16]
 8009b42:	443e      	add	r6, r7
 8009b44:	6026      	str	r6, [r4, #0]
 8009b46:	464e      	mov	r6, r9
 8009b48:	6165      	str	r5, [r4, #20]
 8009b4a:	1bed      	subs	r5, r5, r7
 8009b4c:	60a5      	str	r5, [r4, #8]
 8009b4e:	454e      	cmp	r6, r9
 8009b50:	d900      	bls.n	8009b54 <__ssputs_r+0x84>
 8009b52:	464e      	mov	r6, r9
 8009b54:	4632      	mov	r2, r6
 8009b56:	4641      	mov	r1, r8
 8009b58:	6820      	ldr	r0, [r4, #0]
 8009b5a:	f000 f93a 	bl	8009dd2 <memmove>
 8009b5e:	68a3      	ldr	r3, [r4, #8]
 8009b60:	2000      	movs	r0, #0
 8009b62:	1b9b      	subs	r3, r3, r6
 8009b64:	60a3      	str	r3, [r4, #8]
 8009b66:	6823      	ldr	r3, [r4, #0]
 8009b68:	441e      	add	r6, r3
 8009b6a:	6026      	str	r6, [r4, #0]
 8009b6c:	e7dc      	b.n	8009b28 <__ssputs_r+0x58>
 8009b6e:	462a      	mov	r2, r5
 8009b70:	f000 f94a 	bl	8009e08 <_realloc_r>
 8009b74:	4606      	mov	r6, r0
 8009b76:	2800      	cmp	r0, #0
 8009b78:	d1e2      	bne.n	8009b40 <__ssputs_r+0x70>
 8009b7a:	6921      	ldr	r1, [r4, #16]
 8009b7c:	4650      	mov	r0, sl
 8009b7e:	f7ff ff01 	bl	8009984 <_free_r>
 8009b82:	e7c8      	b.n	8009b16 <__ssputs_r+0x46>

08009b84 <_svfiprintf_r>:
 8009b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b88:	461d      	mov	r5, r3
 8009b8a:	898b      	ldrh	r3, [r1, #12]
 8009b8c:	b09d      	sub	sp, #116	; 0x74
 8009b8e:	061f      	lsls	r7, r3, #24
 8009b90:	4680      	mov	r8, r0
 8009b92:	460c      	mov	r4, r1
 8009b94:	4616      	mov	r6, r2
 8009b96:	d50f      	bpl.n	8009bb8 <_svfiprintf_r+0x34>
 8009b98:	690b      	ldr	r3, [r1, #16]
 8009b9a:	b96b      	cbnz	r3, 8009bb8 <_svfiprintf_r+0x34>
 8009b9c:	2140      	movs	r1, #64	; 0x40
 8009b9e:	f7ff ff3d 	bl	8009a1c <_malloc_r>
 8009ba2:	6020      	str	r0, [r4, #0]
 8009ba4:	6120      	str	r0, [r4, #16]
 8009ba6:	b928      	cbnz	r0, 8009bb4 <_svfiprintf_r+0x30>
 8009ba8:	230c      	movs	r3, #12
 8009baa:	f8c8 3000 	str.w	r3, [r8]
 8009bae:	f04f 30ff 	mov.w	r0, #4294967295
 8009bb2:	e0c8      	b.n	8009d46 <_svfiprintf_r+0x1c2>
 8009bb4:	2340      	movs	r3, #64	; 0x40
 8009bb6:	6163      	str	r3, [r4, #20]
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9309      	str	r3, [sp, #36]	; 0x24
 8009bbc:	2320      	movs	r3, #32
 8009bbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009bc2:	2330      	movs	r3, #48	; 0x30
 8009bc4:	f04f 0b01 	mov.w	fp, #1
 8009bc8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009bcc:	9503      	str	r5, [sp, #12]
 8009bce:	4637      	mov	r7, r6
 8009bd0:	463d      	mov	r5, r7
 8009bd2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009bd6:	b10b      	cbz	r3, 8009bdc <_svfiprintf_r+0x58>
 8009bd8:	2b25      	cmp	r3, #37	; 0x25
 8009bda:	d13e      	bne.n	8009c5a <_svfiprintf_r+0xd6>
 8009bdc:	ebb7 0a06 	subs.w	sl, r7, r6
 8009be0:	d00b      	beq.n	8009bfa <_svfiprintf_r+0x76>
 8009be2:	4653      	mov	r3, sl
 8009be4:	4632      	mov	r2, r6
 8009be6:	4621      	mov	r1, r4
 8009be8:	4640      	mov	r0, r8
 8009bea:	f7ff ff71 	bl	8009ad0 <__ssputs_r>
 8009bee:	3001      	adds	r0, #1
 8009bf0:	f000 80a4 	beq.w	8009d3c <_svfiprintf_r+0x1b8>
 8009bf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bf6:	4453      	add	r3, sl
 8009bf8:	9309      	str	r3, [sp, #36]	; 0x24
 8009bfa:	783b      	ldrb	r3, [r7, #0]
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	f000 809d 	beq.w	8009d3c <_svfiprintf_r+0x1b8>
 8009c02:	2300      	movs	r3, #0
 8009c04:	f04f 32ff 	mov.w	r2, #4294967295
 8009c08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c0c:	9304      	str	r3, [sp, #16]
 8009c0e:	9307      	str	r3, [sp, #28]
 8009c10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c14:	931a      	str	r3, [sp, #104]	; 0x68
 8009c16:	462f      	mov	r7, r5
 8009c18:	2205      	movs	r2, #5
 8009c1a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8009c1e:	4850      	ldr	r0, [pc, #320]	; (8009d60 <_svfiprintf_r+0x1dc>)
 8009c20:	f7ff fa9c 	bl	800915c <memchr>
 8009c24:	9b04      	ldr	r3, [sp, #16]
 8009c26:	b9d0      	cbnz	r0, 8009c5e <_svfiprintf_r+0xda>
 8009c28:	06d9      	lsls	r1, r3, #27
 8009c2a:	bf44      	itt	mi
 8009c2c:	2220      	movmi	r2, #32
 8009c2e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c32:	071a      	lsls	r2, r3, #28
 8009c34:	bf44      	itt	mi
 8009c36:	222b      	movmi	r2, #43	; 0x2b
 8009c38:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009c3c:	782a      	ldrb	r2, [r5, #0]
 8009c3e:	2a2a      	cmp	r2, #42	; 0x2a
 8009c40:	d015      	beq.n	8009c6e <_svfiprintf_r+0xea>
 8009c42:	462f      	mov	r7, r5
 8009c44:	2000      	movs	r0, #0
 8009c46:	250a      	movs	r5, #10
 8009c48:	9a07      	ldr	r2, [sp, #28]
 8009c4a:	4639      	mov	r1, r7
 8009c4c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c50:	3b30      	subs	r3, #48	; 0x30
 8009c52:	2b09      	cmp	r3, #9
 8009c54:	d94d      	bls.n	8009cf2 <_svfiprintf_r+0x16e>
 8009c56:	b1b8      	cbz	r0, 8009c88 <_svfiprintf_r+0x104>
 8009c58:	e00f      	b.n	8009c7a <_svfiprintf_r+0xf6>
 8009c5a:	462f      	mov	r7, r5
 8009c5c:	e7b8      	b.n	8009bd0 <_svfiprintf_r+0x4c>
 8009c5e:	4a40      	ldr	r2, [pc, #256]	; (8009d60 <_svfiprintf_r+0x1dc>)
 8009c60:	463d      	mov	r5, r7
 8009c62:	1a80      	subs	r0, r0, r2
 8009c64:	fa0b f000 	lsl.w	r0, fp, r0
 8009c68:	4318      	orrs	r0, r3
 8009c6a:	9004      	str	r0, [sp, #16]
 8009c6c:	e7d3      	b.n	8009c16 <_svfiprintf_r+0x92>
 8009c6e:	9a03      	ldr	r2, [sp, #12]
 8009c70:	1d11      	adds	r1, r2, #4
 8009c72:	6812      	ldr	r2, [r2, #0]
 8009c74:	9103      	str	r1, [sp, #12]
 8009c76:	2a00      	cmp	r2, #0
 8009c78:	db01      	blt.n	8009c7e <_svfiprintf_r+0xfa>
 8009c7a:	9207      	str	r2, [sp, #28]
 8009c7c:	e004      	b.n	8009c88 <_svfiprintf_r+0x104>
 8009c7e:	4252      	negs	r2, r2
 8009c80:	f043 0302 	orr.w	r3, r3, #2
 8009c84:	9207      	str	r2, [sp, #28]
 8009c86:	9304      	str	r3, [sp, #16]
 8009c88:	783b      	ldrb	r3, [r7, #0]
 8009c8a:	2b2e      	cmp	r3, #46	; 0x2e
 8009c8c:	d10c      	bne.n	8009ca8 <_svfiprintf_r+0x124>
 8009c8e:	787b      	ldrb	r3, [r7, #1]
 8009c90:	2b2a      	cmp	r3, #42	; 0x2a
 8009c92:	d133      	bne.n	8009cfc <_svfiprintf_r+0x178>
 8009c94:	9b03      	ldr	r3, [sp, #12]
 8009c96:	3702      	adds	r7, #2
 8009c98:	1d1a      	adds	r2, r3, #4
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	9203      	str	r2, [sp, #12]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	bfb8      	it	lt
 8009ca2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ca6:	9305      	str	r3, [sp, #20]
 8009ca8:	4d2e      	ldr	r5, [pc, #184]	; (8009d64 <_svfiprintf_r+0x1e0>)
 8009caa:	2203      	movs	r2, #3
 8009cac:	7839      	ldrb	r1, [r7, #0]
 8009cae:	4628      	mov	r0, r5
 8009cb0:	f7ff fa54 	bl	800915c <memchr>
 8009cb4:	b138      	cbz	r0, 8009cc6 <_svfiprintf_r+0x142>
 8009cb6:	2340      	movs	r3, #64	; 0x40
 8009cb8:	1b40      	subs	r0, r0, r5
 8009cba:	fa03 f000 	lsl.w	r0, r3, r0
 8009cbe:	9b04      	ldr	r3, [sp, #16]
 8009cc0:	3701      	adds	r7, #1
 8009cc2:	4303      	orrs	r3, r0
 8009cc4:	9304      	str	r3, [sp, #16]
 8009cc6:	7839      	ldrb	r1, [r7, #0]
 8009cc8:	2206      	movs	r2, #6
 8009cca:	4827      	ldr	r0, [pc, #156]	; (8009d68 <_svfiprintf_r+0x1e4>)
 8009ccc:	1c7e      	adds	r6, r7, #1
 8009cce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cd2:	f7ff fa43 	bl	800915c <memchr>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d038      	beq.n	8009d4c <_svfiprintf_r+0x1c8>
 8009cda:	4b24      	ldr	r3, [pc, #144]	; (8009d6c <_svfiprintf_r+0x1e8>)
 8009cdc:	bb13      	cbnz	r3, 8009d24 <_svfiprintf_r+0x1a0>
 8009cde:	9b03      	ldr	r3, [sp, #12]
 8009ce0:	3307      	adds	r3, #7
 8009ce2:	f023 0307 	bic.w	r3, r3, #7
 8009ce6:	3308      	adds	r3, #8
 8009ce8:	9303      	str	r3, [sp, #12]
 8009cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cec:	444b      	add	r3, r9
 8009cee:	9309      	str	r3, [sp, #36]	; 0x24
 8009cf0:	e76d      	b.n	8009bce <_svfiprintf_r+0x4a>
 8009cf2:	fb05 3202 	mla	r2, r5, r2, r3
 8009cf6:	2001      	movs	r0, #1
 8009cf8:	460f      	mov	r7, r1
 8009cfa:	e7a6      	b.n	8009c4a <_svfiprintf_r+0xc6>
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	250a      	movs	r5, #10
 8009d00:	4619      	mov	r1, r3
 8009d02:	3701      	adds	r7, #1
 8009d04:	9305      	str	r3, [sp, #20]
 8009d06:	4638      	mov	r0, r7
 8009d08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d0c:	3a30      	subs	r2, #48	; 0x30
 8009d0e:	2a09      	cmp	r2, #9
 8009d10:	d903      	bls.n	8009d1a <_svfiprintf_r+0x196>
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d0c8      	beq.n	8009ca8 <_svfiprintf_r+0x124>
 8009d16:	9105      	str	r1, [sp, #20]
 8009d18:	e7c6      	b.n	8009ca8 <_svfiprintf_r+0x124>
 8009d1a:	fb05 2101 	mla	r1, r5, r1, r2
 8009d1e:	2301      	movs	r3, #1
 8009d20:	4607      	mov	r7, r0
 8009d22:	e7f0      	b.n	8009d06 <_svfiprintf_r+0x182>
 8009d24:	ab03      	add	r3, sp, #12
 8009d26:	9300      	str	r3, [sp, #0]
 8009d28:	4622      	mov	r2, r4
 8009d2a:	4b11      	ldr	r3, [pc, #68]	; (8009d70 <_svfiprintf_r+0x1ec>)
 8009d2c:	a904      	add	r1, sp, #16
 8009d2e:	4640      	mov	r0, r8
 8009d30:	f7fc fbf8 	bl	8006524 <_printf_float>
 8009d34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009d38:	4681      	mov	r9, r0
 8009d3a:	d1d6      	bne.n	8009cea <_svfiprintf_r+0x166>
 8009d3c:	89a3      	ldrh	r3, [r4, #12]
 8009d3e:	065b      	lsls	r3, r3, #25
 8009d40:	f53f af35 	bmi.w	8009bae <_svfiprintf_r+0x2a>
 8009d44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d46:	b01d      	add	sp, #116	; 0x74
 8009d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d4c:	ab03      	add	r3, sp, #12
 8009d4e:	9300      	str	r3, [sp, #0]
 8009d50:	4622      	mov	r2, r4
 8009d52:	4b07      	ldr	r3, [pc, #28]	; (8009d70 <_svfiprintf_r+0x1ec>)
 8009d54:	a904      	add	r1, sp, #16
 8009d56:	4640      	mov	r0, r8
 8009d58:	f7fc fe90 	bl	8006a7c <_printf_i>
 8009d5c:	e7ea      	b.n	8009d34 <_svfiprintf_r+0x1b0>
 8009d5e:	bf00      	nop
 8009d60:	0800afe4 	.word	0x0800afe4
 8009d64:	0800afea 	.word	0x0800afea
 8009d68:	0800afee 	.word	0x0800afee
 8009d6c:	08006525 	.word	0x08006525
 8009d70:	08009ad1 	.word	0x08009ad1

08009d74 <_sbrk_r>:
 8009d74:	b538      	push	{r3, r4, r5, lr}
 8009d76:	2300      	movs	r3, #0
 8009d78:	4c05      	ldr	r4, [pc, #20]	; (8009d90 <_sbrk_r+0x1c>)
 8009d7a:	4605      	mov	r5, r0
 8009d7c:	4608      	mov	r0, r1
 8009d7e:	6023      	str	r3, [r4, #0]
 8009d80:	f7f8 fe1a 	bl	80029b8 <_sbrk>
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	d102      	bne.n	8009d8e <_sbrk_r+0x1a>
 8009d88:	6823      	ldr	r3, [r4, #0]
 8009d8a:	b103      	cbz	r3, 8009d8e <_sbrk_r+0x1a>
 8009d8c:	602b      	str	r3, [r5, #0]
 8009d8e:	bd38      	pop	{r3, r4, r5, pc}
 8009d90:	2000088c 	.word	0x2000088c

08009d94 <strncmp>:
 8009d94:	b510      	push	{r4, lr}
 8009d96:	b16a      	cbz	r2, 8009db4 <strncmp+0x20>
 8009d98:	3901      	subs	r1, #1
 8009d9a:	1884      	adds	r4, r0, r2
 8009d9c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8009da0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009da4:	4293      	cmp	r3, r2
 8009da6:	d103      	bne.n	8009db0 <strncmp+0x1c>
 8009da8:	42a0      	cmp	r0, r4
 8009daa:	d001      	beq.n	8009db0 <strncmp+0x1c>
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d1f5      	bne.n	8009d9c <strncmp+0x8>
 8009db0:	1a98      	subs	r0, r3, r2
 8009db2:	bd10      	pop	{r4, pc}
 8009db4:	4610      	mov	r0, r2
 8009db6:	e7fc      	b.n	8009db2 <strncmp+0x1e>

08009db8 <__ascii_wctomb>:
 8009db8:	b149      	cbz	r1, 8009dce <__ascii_wctomb+0x16>
 8009dba:	2aff      	cmp	r2, #255	; 0xff
 8009dbc:	bf8b      	itete	hi
 8009dbe:	238a      	movhi	r3, #138	; 0x8a
 8009dc0:	700a      	strbls	r2, [r1, #0]
 8009dc2:	6003      	strhi	r3, [r0, #0]
 8009dc4:	2001      	movls	r0, #1
 8009dc6:	bf88      	it	hi
 8009dc8:	f04f 30ff 	movhi.w	r0, #4294967295
 8009dcc:	4770      	bx	lr
 8009dce:	4608      	mov	r0, r1
 8009dd0:	4770      	bx	lr

08009dd2 <memmove>:
 8009dd2:	4288      	cmp	r0, r1
 8009dd4:	b510      	push	{r4, lr}
 8009dd6:	eb01 0302 	add.w	r3, r1, r2
 8009dda:	d807      	bhi.n	8009dec <memmove+0x1a>
 8009ddc:	1e42      	subs	r2, r0, #1
 8009dde:	4299      	cmp	r1, r3
 8009de0:	d00a      	beq.n	8009df8 <memmove+0x26>
 8009de2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009de6:	f802 4f01 	strb.w	r4, [r2, #1]!
 8009dea:	e7f8      	b.n	8009dde <memmove+0xc>
 8009dec:	4283      	cmp	r3, r0
 8009dee:	d9f5      	bls.n	8009ddc <memmove+0xa>
 8009df0:	1881      	adds	r1, r0, r2
 8009df2:	1ad2      	subs	r2, r2, r3
 8009df4:	42d3      	cmn	r3, r2
 8009df6:	d100      	bne.n	8009dfa <memmove+0x28>
 8009df8:	bd10      	pop	{r4, pc}
 8009dfa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009dfe:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8009e02:	e7f7      	b.n	8009df4 <memmove+0x22>

08009e04 <__malloc_lock>:
 8009e04:	4770      	bx	lr

08009e06 <__malloc_unlock>:
 8009e06:	4770      	bx	lr

08009e08 <_realloc_r>:
 8009e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e0a:	4607      	mov	r7, r0
 8009e0c:	4614      	mov	r4, r2
 8009e0e:	460e      	mov	r6, r1
 8009e10:	b921      	cbnz	r1, 8009e1c <_realloc_r+0x14>
 8009e12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009e16:	4611      	mov	r1, r2
 8009e18:	f7ff be00 	b.w	8009a1c <_malloc_r>
 8009e1c:	b922      	cbnz	r2, 8009e28 <_realloc_r+0x20>
 8009e1e:	f7ff fdb1 	bl	8009984 <_free_r>
 8009e22:	4625      	mov	r5, r4
 8009e24:	4628      	mov	r0, r5
 8009e26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e28:	f000 f814 	bl	8009e54 <_malloc_usable_size_r>
 8009e2c:	42a0      	cmp	r0, r4
 8009e2e:	d20f      	bcs.n	8009e50 <_realloc_r+0x48>
 8009e30:	4621      	mov	r1, r4
 8009e32:	4638      	mov	r0, r7
 8009e34:	f7ff fdf2 	bl	8009a1c <_malloc_r>
 8009e38:	4605      	mov	r5, r0
 8009e3a:	2800      	cmp	r0, #0
 8009e3c:	d0f2      	beq.n	8009e24 <_realloc_r+0x1c>
 8009e3e:	4631      	mov	r1, r6
 8009e40:	4622      	mov	r2, r4
 8009e42:	f7fc facb 	bl	80063dc <memcpy>
 8009e46:	4631      	mov	r1, r6
 8009e48:	4638      	mov	r0, r7
 8009e4a:	f7ff fd9b 	bl	8009984 <_free_r>
 8009e4e:	e7e9      	b.n	8009e24 <_realloc_r+0x1c>
 8009e50:	4635      	mov	r5, r6
 8009e52:	e7e7      	b.n	8009e24 <_realloc_r+0x1c>

08009e54 <_malloc_usable_size_r>:
 8009e54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e58:	1f18      	subs	r0, r3, #4
 8009e5a:	2b00      	cmp	r3, #0
 8009e5c:	bfbc      	itt	lt
 8009e5e:	580b      	ldrlt	r3, [r1, r0]
 8009e60:	18c0      	addlt	r0, r0, r3
 8009e62:	4770      	bx	lr

08009e64 <_init>:
 8009e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e66:	bf00      	nop
 8009e68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e6a:	bc08      	pop	{r3}
 8009e6c:	469e      	mov	lr, r3
 8009e6e:	4770      	bx	lr

08009e70 <_fini>:
 8009e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e72:	bf00      	nop
 8009e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009e76:	bc08      	pop	{r3}
 8009e78:	469e      	mov	lr, r3
 8009e7a:	4770      	bx	lr
