# 1 "arch/arm64/boot/dts/qcom/qcs404-evb-4000.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/qcs404-evb-4000.dts"



/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 7 "arch/arm64/boot/dts/qcom/qcs404-evb-4000.dts" 2
# 1 "arch/arm64/boot/dts/qcom/qcs404-evb.dtsi" 1




# 1 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-qcs404.h" 1
# 6 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,turingcc-qcs404.h" 1
# 7 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 10 "arch/arm64/boot/dts/qcom/qcs404.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  CPU0: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   clocks = <&apcs_glb>;
   operating-points-v2 = <&cpu_opp_table>;
   power-domains = <&cpr>;
   power-domain-names = "cpr";
  };

  CPU1: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   clocks = <&apcs_glb>;
   operating-points-v2 = <&cpu_opp_table>;
   power-domains = <&cpr>;
   power-domain-names = "cpr";
  };

  CPU2: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   clocks = <&apcs_glb>;
   operating-points-v2 = <&cpu_opp_table>;
   power-domains = <&cpr>;
   power-domain-names = "cpr";
  };

  CPU3: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   enable-method = "psci";
   cpu-idle-states = <&CPU_SLEEP_0>;
   next-level-cache = <&L2_0>;
   #cooling-cells = <2>;
   clocks = <&apcs_glb>;
   operating-points-v2 = <&cpu_opp_table>;
   power-domains = <&cpr>;
   power-domain-names = "cpr";
  };

  L2_0: l2-cache {
   compatible = "cache";
   cache-level = <2>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP_0: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "standalone-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <125>;
    exit-latency-us = <180>;
    min-residency-us = <595>;
    local-timer-stop;
   };
  };
 };

 cpu_opp_table: opp-table-cpu {
  compatible = "operating-points-v2-kryo-cpu";
  opp-shared;

  opp-1094400000 {
   opp-hz = /bits/ 64 <1094400000>;
   required-opps = <&cpr_opp1>;
  };
  opp-1248000000 {
   opp-hz = /bits/ 64 <1248000000>;
   required-opps = <&cpr_opp2>;
  };
  opp-1401600000 {
   opp-hz = /bits/ 64 <1401600000>;
   required-opps = <&cpr_opp3>;
  };
 };

 cpr_opp_table: opp-table-cpr {
  compatible = "operating-points-v2-qcom-level";

  cpr_opp1: opp1 {
   opp-level = <1>;
   qcom,opp-fuse-level = <1>;
  };
  cpr_opp2: opp2 {
   opp-level = <2>;
   qcom,opp-fuse-level = <2>;
  };
  cpr_opp3: opp3 {
   opp-level = <3>;
   qcom,opp-fuse-level = <3>;
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-qcs404", "qcom,scm";
   #reset-cells = <1>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  tz_apps_mem: memory@85900000 {
   reg = <0 0x85900000 0 0x500000>;
   no-map;
  };

  xbl_mem: memory@85e00000 {
   reg = <0 0x85e00000 0 0x100000>;
   no-map;
  };

  smem_region: memory@85f00000 {
   reg = <0 0x85f00000 0 0x200000>;
   no-map;
  };

  tz_mem: memory@86100000 {
   reg = <0 0x86100000 0 0x300000>;
   no-map;
  };

  wlan_fw_mem: memory@86400000 {
   reg = <0 0x86400000 0 0x1100000>;
   no-map;
  };

  adsp_fw_mem: memory@87500000 {
   reg = <0 0x87500000 0 0x1a00000>;
   no-map;
  };

  cdsp_fw_mem: memory@88f00000 {
   reg = <0 0x88f00000 0 0x600000>;
   no-map;
  };

  wlan_msa_mem: memory@89500000 {
   reg = <0 0x89500000 0 0x100000>;
   no-map;
  };

  uefi_mem: memory@9f800000 {
   reg = <0 0x9f800000 0 0x800000>;
   no-map;
  };
 };

 rpm-glink {
  compatible = "qcom,glink-rpm";

  interrupts = <0 168 1>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;
  mboxes = <&apcs_glb 0>;

  rpm_requests: glink-channel {
   compatible = "qcom,rpm-qcs404";
   qcom,glink-channels = "rpm_requests";

   rpmcc: clock-controller {
    compatible = "qcom,rpmcc-qcs404", "qcom,rpmcc";
    #clock-cells = <1>;
   };

   rpmpd: power-controller {
    compatible = "qcom,qcs404-rpmpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmpd_opp_table>;

    rpmpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmpd_opp_ret_plus: opp2 {
      opp-level = <32>;
     };

     rpmpd_opp_min_svs: opp3 {
      opp-level = <48>;
     };

     rpmpd_opp_low_svs: opp4 {
      opp-level = <64>;
     };

     rpmpd_opp_svs: opp5 {
      opp-level = <128>;
     };

     rpmpd_opp_svs_plus: opp6 {
      opp-level = <192>;
     };

     rpmpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmpd_opp_nom_plus: opp8 {
      opp-level = <320>;
     };

     rpmpd_opp_turbo: opp9 {
      opp-level = <384>;
     };

     rpmpd_opp_turbo_no_cpr: opp10 {
      opp-level = <416>;
     };

     rpmpd_opp_turbo_plus: opp11 {
      opp-level = <512>;
     };
    };
   };
  };
 };

 smem {
  compatible = "qcom,smem";

  memory-region = <&smem_region>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  hwlocks = <&tcsr_mutex 3>;
 };

 soc: soc@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";

  turingcc: clock-controller@800000 {
   compatible = "qcom,qcs404-turingcc";
   reg = <0x00800000 0x30000>;
   clocks = <&gcc 143>;

   #clock-cells = <1>;
   #reset-cells = <1>;

   status = "disabled";
  };

  rpm_msg_ram: sram@60000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0x00060000 0x6000>;
  };

  usb3_phy: phy@78000 {
   compatible = "qcom,usb-ss-28nm-phy";
   reg = <0x00078000 0x400>;
   #phy-cells = <0>;
   clocks = <&rpmcc 74>,
     <&gcc 95>,
     <&gcc 94>;
   clock-names = "ref", "ahb", "pipe";
   resets = <&gcc 6>,
     <&gcc 8>;
   reset-names = "com", "phy";
   status = "disabled";
  };

  usb2_phy_prim: phy@7a000 {
   compatible = "qcom,usb-hs-28nm-femtophy";
   reg = <0x0007a000 0x200>;
   #phy-cells = <0>;
   clocks = <&rpmcc 74>,
     <&gcc 95>,
     <&gcc 89>;
   clock-names = "ref", "ahb", "sleep";
   resets = <&gcc 4>,
     <&gcc 5>;
   reset-names = "phy", "por";
   status = "disabled";
  };

  usb2_phy_sec: phy@7c000 {
   compatible = "qcom,usb-hs-28nm-femtophy";
   reg = <0x0007c000 0x200>;
   #phy-cells = <0>;
   clocks = <&rpmcc 74>,
     <&gcc 95>,
     <&gcc 89>;
   clock-names = "ref", "ahb", "sleep";
   resets = <&gcc 3>,
     <&gcc 2>;
   reset-names = "phy", "por";
   status = "disabled";
  };

  qfprom: qfprom@a4000 {
   compatible = "qcom,qcs404-qfprom", "qcom,qfprom";
   reg = <0x000a4000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   tsens_caldata: caldata@d0 {
    reg = <0x1f8 0x14>;
   };
   cpr_efuse_speedbin: speedbin@13c {
    reg = <0x13c 0x4>;
    bits = <2 3>;
   };
   cpr_efuse_quot_offset1: qoffset1@231 {
    reg = <0x231 0x4>;
    bits = <4 7>;
   };
   cpr_efuse_quot_offset2: qoffset2@232 {
    reg = <0x232 0x4>;
    bits = <3 7>;
   };
   cpr_efuse_quot_offset3: qoffset3@233 {
    reg = <0x233 0x4>;
    bits = <2 7>;
   };
   cpr_efuse_init_voltage1: ivoltage1@229 {
    reg = <0x229 0x4>;
    bits = <4 6>;
   };
   cpr_efuse_init_voltage2: ivoltage2@22a {
    reg = <0x22a 0x4>;
    bits = <2 6>;
   };
   cpr_efuse_init_voltage3: ivoltage3@22b {
    reg = <0x22b 0x4>;
    bits = <0 6>;
   };
   cpr_efuse_quot1: quot1@22b {
    reg = <0x22b 0x4>;
    bits = <6 12>;
   };
   cpr_efuse_quot2: quot2@22d {
    reg = <0x22d 0x4>;
    bits = <2 12>;
   };
   cpr_efuse_quot3: quot3@230 {
    reg = <0x230 0x4>;
    bits = <0 12>;
   };
   cpr_efuse_ring1: ring1@228 {
    reg = <0x228 0x4>;
    bits = <0 3>;
   };
   cpr_efuse_ring2: ring2@228 {
    reg = <0x228 0x4>;
    bits = <4 3>;
   };
   cpr_efuse_ring3: ring3@229 {
    reg = <0x229 0x4>;
    bits = <0 3>;
   };
   cpr_efuse_revision: revision@218 {
    reg = <0x218 0x4>;
    bits = <3 3>;
   };
  };

  rng: rng@e3000 {
   compatible = "qcom,prng-ee";
   reg = <0x000e3000 0x1000>;
   clocks = <&gcc 78>;
   clock-names = "core";
  };

  bimc: interconnect@400000 {
   reg = <0x00400000 0x80000>;
   compatible = "qcom,qcs404-bimc";
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 6>,
    <&rpmcc 7>;
  };

  tsens: thermal-sensor@4a9000 {
   compatible = "qcom,qcs404-tsens", "qcom,tsens-v1";
   reg = <0x004a9000 0x1000>,
         <0x004a8000 0x1000>;
   nvmem-cells = <&tsens_caldata>;
   nvmem-cell-names = "calib";
   #qcom,sensors = <10>;
   interrupts = <0 184 4>;
   interrupt-names = "uplow";
   #thermal-sensor-cells = <1>;
  };

  pcnoc: interconnect@500000 {
   reg = <0x00500000 0x15080>;
   compatible = "qcom,qcs404-pcnoc";
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 26>,
    <&rpmcc 27>;
  };

  snoc: interconnect@580000 {
   reg = <0x00580000 0x23080>;
   compatible = "qcom,qcs404-snoc";
   #interconnect-cells = <1>;
   clock-names = "bus", "bus_a";
   clocks = <&rpmcc 4>,
    <&rpmcc 5>;
  };

  remoteproc_cdsp: remoteproc@b00000 {
   compatible = "qcom,qcs404-cdsp-pas";
   reg = <0x00b00000 0x4040>;

   interrupts-extended = <&intc 0 229 1>,
           <&cdsp_smp2p_in 0 1>,
           <&cdsp_smp2p_in 1 1>,
           <&cdsp_smp2p_in 2 1>,
           <&cdsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&xo_board>,
     <&gcc 143>,
     <&gcc 145>,
     <&gcc 144>,
     <&turingcc 2>,
     <&turingcc 3>,
     <&turingcc 1>,
     <&turingcc 0>;
   clock-names = "xo",
          "sway",
          "tbu",
          "bimc",
          "ahb_aon",
          "q6ss_slave",
          "q6ss_master",
          "q6_axim";

   resets = <&gcc 14>;
   reset-names = "restart";

   qcom,halt-regs = <&tcsr 0x19004>;

   memory-region = <&cdsp_fw_mem>;

   qcom,smem-states = <&cdsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 141 1>;

    qcom,remote-pid = <5>;
    mboxes = <&apcs_glb 12>;

    label = "cdsp";
   };
  };

  usb3: usb@7678800 {
   compatible = "qcom,qcs404-dwc3", "qcom,dwc3";
   reg = <0x07678800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   clocks = <&gcc 90>,
     <&gcc 87>,
     <&gcc 92>,
     <&gcc 91>;
   clock-names = "core", "iface", "sleep", "mock_utmi";
   assigned-clocks = <&gcc 88>,
       <&gcc 90>;
   assigned-clock-rates = <19200000>, <200000000>;
   status = "disabled";

   usb3_dwc3: usb@7580000 {
    compatible = "snps,dwc3";
    reg = <0x07580000 0xcd00>;
    interrupts = <0 26 4>;
    phys = <&usb2_phy_prim>, <&usb3_phy>;
    phy-names = "usb2-phy", "usb3-phy";
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb3_lpm_capable;
    dr_mode = "otg";
   };
  };

  usb2: usb@79b8800 {
   compatible = "qcom,qcs404-dwc3", "qcom,dwc3";
   reg = <0x079b8800 0x400>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   clocks = <&gcc 96>,
     <&gcc 73>,
     <&gcc 122>,
     <&gcc 88>;
   clock-names = "core", "iface", "sleep", "mock_utmi";
   assigned-clocks = <&gcc 88>,
       <&gcc 96>;
   assigned-clock-rates = <19200000>, <133333333>;
   status = "disabled";

   usb@78c0000 {
    compatible = "snps,dwc3";
    reg = <0x078c0000 0xcc00>;
    interrupts = <0 44 4>;
    phys = <&usb2_phy_sec>;
    phy-names = "usb2-phy";
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb3_lpm_capable;
    dr_mode = "peripheral";
   };
  };

  tlmm: pinctrl@1000000 {
   compatible = "qcom,qcs404-pinctrl";
   reg = <0x01000000 0x200000>,
         <0x01300000 0x200000>,
         <0x07b00000 0x200000>;
   reg-names = "south", "north", "east";
   interrupts = <0 208 4>;
   gpio-ranges = <&tlmm 0 0 120>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;

   blsp1_i2c0_default: blsp1-i2c0-default {
    pins = "gpio32", "gpio33";
    function = "blsp_i2c0";
   };

   blsp1_i2c1_default: blsp1-i2c1-default {
    pins = "gpio24", "gpio25";
    function = "blsp_i2c1";
   };

   blsp1_i2c2_default: blsp1-i2c2-default {
    sda {
     pins = "gpio19";
     function = "blsp_i2c_sda_a2";
    };

    scl {
     pins = "gpio20";
     function = "blsp_i2c_scl_a2";
    };
   };

   blsp1_i2c3_default: blsp1-i2c3-default {
    pins = "gpio84", "gpio85";
    function = "blsp_i2c3";
   };

   blsp1_i2c4_default: blsp1-i2c4-default {
    pins = "gpio117", "gpio118";
    function = "blsp_i2c4";
   };

   blsp1_uart0_default: blsp1-uart0-default {
    pins = "gpio30", "gpio31", "gpio32", "gpio33";
    function = "blsp_uart0";
   };

   blsp1_uart1_default: blsp1-uart1-default {
    pins = "gpio22", "gpio23";
    function = "blsp_uart1";
   };

   blsp1_uart2_default: blsp1-uart2-default {
    rx {
     pins = "gpio18";
     function = "blsp_uart_rx_a2";
    };

    tx {
     pins = "gpio17";
     function = "blsp_uart_tx_a2";
    };
   };

   blsp1_uart3_default: blsp1-uart3-default {
    pins = "gpio82", "gpio83", "gpio84", "gpio85";
    function = "blsp_uart3";
   };

   blsp2_i2c0_default: blsp2-i2c0-default {
    pins = "gpio28", "gpio29";
    function = "blsp_i2c5";
   };

   blsp1_spi0_default: blsp1-spi0-default {
    pins = "gpio30", "gpio31", "gpio32", "gpio33";
    function = "blsp_spi0";
   };

   blsp1_spi1_default: blsp1-spi1-default {
    mosi {
     pins = "gpio22";
     function = "blsp_spi_mosi_a1";
    };

    miso {
     pins = "gpio23";
     function = "blsp_spi_miso_a1";
    };

    cs_n {
     pins = "gpio24";
     function = "blsp_spi_cs_n_a1";
    };

    clk {
     pins = "gpio25";
     function = "blsp_spi_clk_a1";
    };
   };

   blsp1_spi2_default: blsp1-spi2-default {
    pins = "gpio17", "gpio18", "gpio19", "gpio20";
    function = "blsp_spi2";
   };

   blsp1_spi3_default: blsp1-spi3-default {
    pins = "gpio82", "gpio83", "gpio84", "gpio85";
    function = "blsp_spi3";
   };

   blsp1_spi4_default: blsp1-spi4-default {
    pins = "gpio37", "gpio38", "gpio117", "gpio118";
    function = "blsp_spi4";
   };

   blsp2_spi0_default: blsp2-spi0-default {
    pins = "gpio26", "gpio27", "gpio28", "gpio29";
    function = "blsp_spi5";
   };

   blsp2_uart0_default: blsp2-uart0-default {
    pins = "gpio26", "gpio27", "gpio28", "gpio29";
    function = "blsp_uart5";
   };
  };

  gcc: clock-controller@1800000 {
   compatible = "qcom,gcc-qcs404";
   reg = <0x01800000 0x80000>;
   #clock-cells = <1>;
   #reset-cells = <1>;

   assigned-clocks = <&gcc 0>;
   assigned-clock-rates = <19200000>;
  };

  tcsr_mutex: hwlock@1905000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x01905000 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1937000 {
   compatible = "qcom,qcs404-tcsr", "syscon";
   reg = <0x01937000 0x25000>;
  };

  sram@290000 {
   compatible = "qcom,rpm-stats";
   reg = <0x00290000 0x10000>;
  };

  spmi_bus: spmi@200f000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0200f000 0x001000>,
         <0x02400000 0x800000>,
         <0x02c00000 0x800000>,
         <0x03800000 0x200000>,
         <0x0200a000 0x002100>;
   reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  remoteproc_wcss: remoteproc@7400000 {
   compatible = "qcom,qcs404-wcss-pas";
   reg = <0x07400000 0x4040>;

   interrupts-extended = <&intc 0 153 1>,
           <&wcss_smp2p_in 0 1>,
           <&wcss_smp2p_in 1 1>,
           <&wcss_smp2p_in 2 1>,
           <&wcss_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&xo_board>;
   clock-names = "xo";

   memory-region = <&wlan_fw_mem>;

   qcom,smem-states = <&wcss_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 156 1>;

    qcom,remote-pid = <1>;
    mboxes = <&apcs_glb 16>;

    label = "wcss";
   };
  };

  pcie_phy: phy@7786000 {
   compatible = "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy";
   reg = <0x07786000 0xb8>;

   clocks = <&gcc 71>;
   resets = <&gcc 12>,
     <&gcc 21>;
   reset-names = "phy", "pipe";

   clock-output-names = "pcie_0_pipe_clk";
   #phy-cells = <0>;

   status = "disabled";
  };

  sdcc1: mmc@7804000 {
   compatible = "qcom,qcs404-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x07804000 0x1000>, <0x7805000 0x1000>;
   reg-names = "hc", "cqhci";

   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 82>,
     <&gcc 83>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";

   status = "disabled";
  };

  blsp1_dma: dma-controller@7884000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07884000 0x25000>;
   interrupts = <0 238 4>;
   clocks = <&gcc 27>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "okay";
  };

  blsp1_uart0: serial@78af000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078af000 0x200>;
   interrupts = <0 107 4>;
   clocks = <&gcc 38>, <&gcc 27>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 0>, <&blsp1_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart0_default>;
   status = "disabled";
  };

  blsp1_uart1: serial@78b0000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b0000 0x200>;
   interrupts = <0 108 4>;
   clocks = <&gcc 39>, <&gcc 27>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 2>, <&blsp1_dma 3>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart1_default>;
   status = "disabled";
  };

  blsp1_uart2: serial@78b1000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b1000 0x200>;
   interrupts = <0 118 4>;
   clocks = <&gcc 40>, <&gcc 27>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 4>, <&blsp1_dma 5>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart2_default>;
   status = "okay";
  };

  ethernet: ethernet@7a80000 {
   compatible = "qcom,qcs404-ethqos";
   reg = <0x07a80000 0x10000>,
    <0x07a96000 0x100>;
   reg-names = "stmmaceth", "rgmii";
   clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii";
   clocks = <&gcc 49>,
    <&gcc 52>,
    <&gcc 50>,
    <&gcc 51>;
   interrupts = <0 56 4>,
     <0 55 4>;
   interrupt-names = "macirq", "eth_lpi";

   snps,tso;
   rx-fifo-depth = <4096>;
   tx-fifo-depth = <4096>;

   status = "disabled";
  };

  wifi: wifi@a000000 {
   compatible = "qcom,wcn3990-wifi";
   reg = <0xa000000 0x800000>;
   reg-names = "membase";
   memory-region = <&wlan_msa_mem>;
   interrupts = <0 277 4>,
         <0 278 4>,
         <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 285 4>,
         <0 286 4>,
         <0 287 4>,
         <0 288 4>;
   status = "disabled";
  };

  blsp1_uart3: serial@78b2000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x078b2000 0x200>;
   interrupts = <0 119 4>;
   clocks = <&gcc 41>, <&gcc 27>;
   clock-names = "core", "iface";
   dmas = <&blsp1_dma 6>, <&blsp1_dma 7>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_uart3_default>;
   status = "disabled";
  };

  blsp1_i2c0: i2c@78b5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 28>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c0_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi0: spi@78b5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b5000 0x600>;
   interrupts = <0 95 4>;
   clocks = <&gcc 29>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_spi0_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c1: i2c@78b6000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 30>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c1_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi1: spi@78b6000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b6000 0x600>;
   interrupts = <0 96 4>;
   clocks = <&gcc 31>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_spi1_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c2: i2c@78b7000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 32>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c2_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi2: spi@78b7000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b7000 0x600>;
   interrupts = <0 97 4>;
   clocks = <&gcc 33>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_spi2_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c3: i2c@78b8000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   interrupts = <0 98 4>;
   clocks = <&gcc 34>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c3_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi3: spi@78b8000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b8000 0x600>;
   interrupts = <0 98 4>;
   clocks = <&gcc 35>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_spi3_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_i2c4: i2c@78b9000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   interrupts = <0 99 4>;
   clocks = <&gcc 36>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c4_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp1_spi4: spi@78b9000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x078b9000 0x600>;
   interrupts = <0 99 4>;
   clocks = <&gcc 37>,
     <&gcc 27>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_spi4_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_dma: dma-controller@7ac4000 {
   compatible = "qcom,bam-v1.7.0";
   reg = <0x07ac4000 0x17000>;
   interrupts = <0 239 4>;
   clocks = <&gcc 42>;
   clock-names = "bam_clk";
   #dma-cells = <1>;
   qcom,ee = <0>;
   status = "disabled";
  };

  blsp2_uart0: serial@7aef000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0x07aef000 0x200>;
   interrupts = <0 297 4>;
   clocks = <&gcc 45>, <&gcc 42>;
   clock-names = "core", "iface";
   dmas = <&blsp2_dma 0>, <&blsp2_dma 1>;
   dma-names = "tx", "rx";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp2_uart0_default>;
   status = "disabled";
  };

  blsp2_i2c0: i2c@7af5000 {
   compatible = "qcom,i2c-qup-v2.2.1";
   reg = <0x07af5000 0x600>;
   interrupts = <0 299 4>;
   clocks = <&gcc 43>,
     <&gcc 42>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp2_i2c0_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  blsp2_spi0: spi@7af5000 {
   compatible = "qcom,spi-qup-v2.2.1";
   reg = <0x07af5000 0x600>;
   interrupts = <0 299 4>;
   clocks = <&gcc 44>,
     <&gcc 42>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp2_spi0_default>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  sram@8600000 {
   compatible = "qcom,qcs404-imem", "syscon", "simple-mfd";
   reg = <0x08600000 0x1000>;

   #address-cells = <1>;
   #size-cells = <1>;

   ranges = <0 0x08600000 0x1000>;

   pil-reloc@94c {
    compatible = "qcom,pil-reloc-info";
    reg = <0x94c 0xc8>;
   };
  };

  intc: interrupt-controller@b000000 {
   compatible = "qcom,msm-qgic2";
   interrupt-controller;
   #interrupt-cells = <3>;
   reg = <0x0b000000 0x1000>,
         <0x0b002000 0x1000>;
  };

  apcs_glb: mailbox@b011000 {
   compatible = "qcom,qcs404-apcs-apps-global", "syscon";
   reg = <0x0b011000 0x1000>;
   #mbox-cells = <1>;
   clocks = <&apcs_hfpll>, <&gcc 123>;
   clock-names = "pll", "aux";
   #clock-cells = <0>;
  };

  apcs_hfpll: clock-controller@b016000 {
   compatible = "qcom,hfpll";
   reg = <0x0b016000 0x30>;
   #clock-cells = <0>;
   clock-output-names = "apcs_hfpll";
   clocks = <&xo_board>;
   clock-names = "xo";
  };

  watchdog@b017000 {
   compatible = "qcom,apss-wdt-qcs404", "qcom,kpss-wdt";
   reg = <0x0b017000 0x1000>;
   clocks = <&sleep_clk>;
  };

  cpr: power-controller@b018000 {
   compatible = "qcom,qcs404-cpr", "qcom,cpr";
   reg = <0x0b018000 0x1000>;
   interrupts = <0 15 1>;
   clocks = <&xo_board>;
   clock-names = "ref";
   vdd-apc-supply = <&pms405_s3>;
   #power-domain-cells = <0>;
   operating-points-v2 = <&cpr_opp_table>;
   acc-syscon = <&tcsr>;

   nvmem-cells = <&cpr_efuse_quot_offset1>,
    <&cpr_efuse_quot_offset2>,
    <&cpr_efuse_quot_offset3>,
    <&cpr_efuse_init_voltage1>,
    <&cpr_efuse_init_voltage2>,
    <&cpr_efuse_init_voltage3>,
    <&cpr_efuse_quot1>,
    <&cpr_efuse_quot2>,
    <&cpr_efuse_quot3>,
    <&cpr_efuse_ring1>,
    <&cpr_efuse_ring2>,
    <&cpr_efuse_ring3>,
    <&cpr_efuse_revision>;
   nvmem-cell-names = "cpr_quotient_offset1",
    "cpr_quotient_offset2",
    "cpr_quotient_offset3",
    "cpr_init_voltage1",
    "cpr_init_voltage2",
    "cpr_init_voltage3",
    "cpr_quotient1",
    "cpr_quotient2",
    "cpr_quotient3",
    "cpr_ring_osc1",
    "cpr_ring_osc2",
    "cpr_ring_osc3",
    "cpr_fuse_revision";
  };

  timer@b120000 {
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   compatible = "arm,armv7-timer-mem";
   reg = <0x0b120000 0x1000>;
   clock-frequency = <19200000>;

   frame@b121000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0x0b121000 0x1000>,
          <0x0b122000 0x1000>;
   };

   frame@b123000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0x0b123000 0x1000>;
    status = "disabled";
   };

   frame@b124000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0x0b124000 0x1000>;
    status = "disabled";
   };

   frame@b125000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0x0b125000 0x1000>;
    status = "disabled";
   };

   frame@b126000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0x0b126000 0x1000>;
    status = "disabled";
   };

   frame@b127000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xb127000 0x1000>;
    status = "disabled";
   };

   frame@b128000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0x0b128000 0x1000>;
    status = "disabled";
   };
  };

  remoteproc_adsp: remoteproc@c700000 {
   compatible = "qcom,qcs404-adsp-pas";
   reg = <0x0c700000 0x4040>;

   interrupts-extended = <&intc 0 293 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&xo_board>;
   clock-names = "xo";

   memory-region = <&adsp_fw_mem>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts = <0 289 1>;

    qcom,remote-pid = <2>;
    mboxes = <&apcs_glb 8>;

    label = "adsp";
   };
  };

  pcie: pci@10000000 {
   compatible = "qcom,pcie-qcs404";
   reg = <0x10000000 0xf1d>,
          <0x10000f20 0xa8>,
          <0x07780000 0x2000>,
          <0x10001000 0x2000>;
   reg-names = "dbi", "elbi", "parf", "config";
   device_type = "pci";
   linux,pci-domain = <0>;
   bus-range = <0x00 0xff>;
   num-lanes = <1>;
   #address-cells = <3>;
   #size-cells = <2>;

   ranges = <0x81000000 0 0 0x10003000 0 0x00010000>,
     <0x82000000 0 0x10013000 0x10013000 0 0x007ed000>;

   interrupts = <0 266 4>;
   interrupt-names = "msi";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 68 4>,
     <0 0 0 2 &intc 0 224 4>,
     <0 0 0 3 &intc 0 267 4>,
     <0 0 0 4 &intc 0 268 4>;
   clocks = <&gcc 69>,
     <&gcc 68>,
     <&gcc 70>,
     <&gcc 72>;
   clock-names = "iface", "aux", "master_bus", "slave_bus";

   resets = <&gcc 18>,
     <&gcc 17>,
     <&gcc 15>,
     <&gcc 19>,
     <&gcc 9>,
     <&gcc 16>;
   reset-names = "axi_m",
          "axi_s",
          "axi_m_sticky",
          "pipe_sticky",
          "pwr",
          "ahb";

   phys = <&pcie_phy>;
   phy-names = "pciephy";

   status = "disabled";
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 2 0xff08>,
        <1 3 0xff08>,
        <1 4 0xff08>,
        <1 1 0xff08>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts = <0 291 1>;
  mboxes = <&apcs_glb 10>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts = <0 143 1>;
  mboxes = <&apcs_glb 14>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-wcss {
  compatible = "qcom,smp2p";
  qcom,smem = <435>, <428>;
  interrupts = <0 158 1>;
  mboxes = <&apcs_glb 18>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <1>;

  wcss_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  wcss_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 thermal-zones {
  aoss-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 0>;

   trips {
    aoss_alert0: trip-point0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  q6-hvx-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 1>;

   trips {
    q6_hvx_alert0: trip-point0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  lpass-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 2>;

   trips {
    lpass_alert0: trip-point0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  wlan-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 3>;

   trips {
    wlan_alert0: trip-point0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };

  cluster-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 4>;

   trips {
    cluster_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cluster_alert1: trip-point1 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cluster_crit: cluster_crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cluster_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
             <&CPU1 (~0) (~0)>,
             <&CPU2 (~0) (~0)>,
             <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu0-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 5>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu0_alert1: trip-point1 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu0_crit: cpu_crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu0_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
             <&CPU1 (~0) (~0)>,
             <&CPU2 (~0) (~0)>,
             <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 6>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu1_alert1: trip-point1 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu1_crit: cpu_crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu1_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
             <&CPU1 (~0) (~0)>,
             <&CPU2 (~0) (~0)>,
             <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 7>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu2_alert1: trip-point1 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu2_crit: cpu_crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu2_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
             <&CPU1 (~0) (~0)>,
             <&CPU2 (~0) (~0)>,
             <&CPU3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 8>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
    cpu3_alert1: trip-point1 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    cpu3_crit: cpu_crit {
     temperature = <120000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
   cooling-maps {
    map0 {
     trip = <&cpu3_alert1>;
     cooling-device = <&CPU0 (~0) (~0)>,
             <&CPU1 (~0) (~0)>,
             <&CPU2 (~0) (~0)>,
             <&CPU3 (~0) (~0)>;
    };
   };
  };

  gpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&tsens 9>;

   trips {
    gpu_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "hot";
    };
   };
  };
 };
};
# 6 "arch/arm64/boot/dts/qcom/qcs404-evb.dtsi" 2
# 1 "arch/arm64/boot/dts/qcom/pms405.dtsi" 1



# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 5 "arch/arm64/boot/dts/qcom/pms405.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 6 "arch/arm64/boot/dts/qcom/pms405.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 7 "arch/arm64/boot/dts/qcom/pms405.dtsi" 2


/ {
 thermal-zones {
  pms405-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;

   thermal-sensors = <&pms405_temp>;

   trips {
    pms405_alert0: pms405-alert0 {
     temperature = <105000>;
     hysteresis = <2000>;
     type = "passive";
    };
    pms405_crit: pms405-crit {
     temperature = <125000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pms405_0: pms405@0 {
  compatible = "qcom,pms405", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pms405_gpios: gpio@c000 {
   compatible = "qcom,pms405-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pms405_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pon@800 {
   compatible = "qcom,pms405-pon";
   reg = <0x0800>;
   mode-bootloader = <0x2>;
   mode-recovery = <0x1>;

   pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;
   };
  };

  pms405_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0 0x24 0 1>;
   io-channels = <&pms405_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pms405_adc: adc@3100 {
   compatible = "qcom,pms405-adc", "qcom,spmi-adc-rev2";
   reg = <0x3100>;
   interrupts = <0x0 0x31 0x0 1>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;

   ref_gnd@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
   };

   vref_1p25@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
   };

   pon_1: vph_pwr@131 {
    reg = <0x83>;
    qcom,pre-scaling = <1 3>;
   };

   die_temp@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
   };

   pa_therm1: thermistor1@77 {
    reg = <0x4d>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   pa_therm3: thermistor3@79 {
    reg = <0x4f>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };

   xo_therm: xo_temp@76 {
    reg = <0x4c>;
    qcom,ratiometric;
    qcom,hw-settle-time = <200>;
    qcom,pre-scaling = <1 1>;
   };
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };
 };

 pms405_1: pms405@1 {
  compatible = "qcom,pms405", "qcom,spmi-pmic";
  reg = <0x1 0>;

  pms405_spmi_regulators: regulators {
   compatible = "qcom,pms405-regulators";
  };
 };
};
# 7 "arch/arm64/boot/dts/qcom/qcs404-evb.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs404-evb.dtsi" 2

/ {
 aliases {
  serial0 = &blsp1_uart2;
  serial1 = &blsp1_uart3;
 };

 chosen {
  stdout-path = "serial0";
 };

 vph_pwr: vph-pwr-regulator {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-always-on;
  regulator-boot-on;
 };

 vdd_ch0_3p3:
 vdd_esmps3_3p3: vdd-esmps3-3p3-regulator {
  compatible = "regulator-fixed";
  regulator-name = "eSMPS3_3P3";

  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 usb3_vbus_reg: regulator-usb3-vbus {
  compatible = "regulator-fixed";
  regulator-name = "VBUS_BOOST_5V";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  gpio = <&pms405_gpios 3 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&usb_vbus_boost_pin>;
  vin-supply = <&vph_pwr>;
  enable-active-high;


  regulator-always-on;
 };
};

&blsp1_uart3 {
 status = "okay";

 bluetooth {
  compatible = "qcom,wcn3990-bt";
  vddio-supply = <&vreg_l6_1p8>;
  vddxo-supply = <&vreg_l5_1p8>;
  vddrf-supply = <&vreg_l1_1p3>;
  vddch0-supply = <&vdd_ch0_3p3>;

  local-bd-address = [ 02 00 00 00 5a ad ];

  max-speed = <3200000>;
 };
};

&blsp1_dma {
 qcom,controlled-remotely;
};

&blsp2_dma {
 qcom,controlled-remotely;
};

&gcc {
 protected-clocks = <144>,
      <143>,
      <146>,
      <145>,
      <141>,
      <142>;
};

&pms405_spmi_regulators {
 vdd_s3-supply = <&vph_pwr>;

 pms405_s3: s3 {
  regulator-always-on;
  regulator-boot-on;
  regulator-name = "vdd_apc";
  regulator-initial-mode = <1>;
  regulator-min-microvolt = <1048000>;
  regulator-max-microvolt = <1384000>;
 };
};

&pcie {
 status = "okay";

 perst-gpios = <&tlmm 43 1>;

 pinctrl-names = "default";
 pinctrl-0 = <&perst_state>;
};

&pcie_phy {
 status = "okay";

 vdda-vp-supply = <&vreg_l3_1p05>;
 vdda-vph-supply = <&vreg_l5_1p8>;
};

&remoteproc_adsp {
 status = "okay";
};

&remoteproc_cdsp {
 status = "okay";
};

&remoteproc_wcss {
 status = "okay";
};

&rpm_requests {
 pms405-regulators {
  compatible = "qcom,rpm-pms405-regulators";

  vdd_s1-supply = <&vph_pwr>;
  vdd_s2-supply = <&vph_pwr>;
  vdd_s3-supply = <&vph_pwr>;
  vdd_s4-supply = <&vph_pwr>;
  vdd_s5-supply = <&vph_pwr>;
  vdd_l1_l2-supply = <&vreg_s5_1p35>;
  vdd_l3_l8-supply = <&vreg_s5_1p35>;
  vdd_l4-supply = <&vreg_s5_1p35>;
  vdd_l5_l6-supply = <&vreg_s4_1p8>;
  vdd_l7-supply = <&vph_pwr>;
  vdd_l9-supply = <&vreg_s5_1p35>;
  vdd_l10_l11_l12_l13-supply = <&vph_pwr>;

  vreg_s4_1p8: s4 {
   regulator-min-microvolt = <1728000>;
   regulator-max-microvolt = <1920000>;
  };

  vreg_s5_1p35: s5 {
   regulator-min-microvolt = <1352000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_l1_1p3: l1 {
   regulator-min-microvolt = <1240000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_l2_1p275: l2 {
   regulator-min-microvolt = <1048000>;
   regulator-max-microvolt = <1280000>;
  };

  vreg_l3_1p05: l3 {
   regulator-min-microvolt = <1048000>;
   regulator-max-microvolt = <1160000>;
  };

  vreg_l4_1p2: l4 {
   regulator-min-microvolt = <1144000>;
   regulator-max-microvolt = <1256000>;
  };

  vreg_l5_1p8: l5 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
  };

  vreg_l6_1p8: l6 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-always-on;
  };

  vreg_l7_1p8: l7 {
   regulator-min-microvolt = <1616000>;
   regulator-max-microvolt = <3000000>;
  };

  vreg_l8_1p2: l8 {
   regulator-min-microvolt = <1136000>;
   regulator-max-microvolt = <1352000>;
  };

  vreg_l10_3p3: l10 {
   regulator-min-microvolt = <2936000>;
   regulator-max-microvolt = <3088000>;
  };

  vreg_l11_sdc2: l11 {
   regulator-min-microvolt = <2696000>;
   regulator-max-microvolt = <3304000>;
  };

  vreg_l12_3p3: l12 {
   regulator-min-microvolt = <3050000>;
   regulator-max-microvolt = <3300000>;
  };

  vreg_l13_3p3: l13 {
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3300000>;
  };
 };
};

&sdcc1 {
 status = "okay";

 supports-cqe;
 mmc-ddr-1_8v;
 mmc-hs400-1_8v;
 bus-width = <8>;
 non-removable;

 pinctrl-names = "default", "sleep";
 pinctrl-0 = <&sdc1_on>;
 pinctrl-1 = <&sdc1_off>;
};

&tlmm {
 perst_state: perst {
  pins = "gpio43";
  function = "gpio";

  drive-strength = <2>;
  bias-disable;
  output-low;
 };

 sdc1_on: sdc1-on {
  clk {
   pins = "sdc1_clk";
   bias-disable;
   drive-strength = <16>;
  };

  cmd {
   pins = "sdc1_cmd";
   bias-pull-up;
   drive-strength = <10>;
  };

  data {
   pins = "sdc1_data";
   bias-pull-up;
   drive-strength = <10>;
  };

  rclk {
   pins = "sdc1_rclk";
   bias-pull-down;
  };
 };

 sdc1_off: sdc1-off {
  clk {
   pins = "sdc1_clk";
   bias-disable;
   drive-strength = <2>;
  };

  cmd {
   pins = "sdc1_cmd";
   bias-pull-up;
   drive-strength = <2>;
  };

  data {
   pins = "sdc1_data";
   bias-pull-up;
   drive-strength = <2>;
  };

  rclk {
   pins = "sdc1_rclk";
   bias-pull-down;
  };
 };

 usb3_id_pin: usb3-id-pin {
  pinmux {
   pins = "gpio116";
   function = "gpio";
  };

  pinconf {
   pins = "gpio116";
   drive-strength = <2>;
   bias-pull-up;
   input-enable;
  };
 };
};

&pms405_gpios {
 usb_vbus_boost_pin: usb-vbus-boost-state {
  pinconf {
   pins = "gpio3";
   function = "normal";
   output-low;
   power-source = <1>;
  };
 };
 usb3_vbus_pin: usb3-vbus-state {
  pinconf {
   pins = "gpio12";
   function = "normal";
   input-enable;
   bias-pull-down;
   power-source = <1>;
  };
 };
};

&usb2 {
 status = "okay";
};

&usb2_phy_sec {
 vdd-supply = <&vreg_l4_1p2>;
 vdda1p8-supply = <&vreg_l5_1p8>;
 vdda3p3-supply = <&vreg_l12_3p3>;
 status = "okay";
};

&usb3 {
 status = "okay";

};

&usb3_dwc3 {
 dr_mode = "host";
};

&usb2_phy_prim {
 vdd-supply = <&vreg_l4_1p2>;
 vdda1p8-supply = <&vreg_l5_1p8>;
 vdda3p3-supply = <&vreg_l12_3p3>;
 status = "okay";
};

&usb3_phy {
 vdd-supply = <&vreg_l3_1p05>;
 vdda1p8-supply = <&vreg_l5_1p8>;
 status = "okay";
};

&wifi {
 status = "okay";
 vdd-0.8-cx-mx-supply = <&vreg_l2_1p275>;
 vdd-1.8-xo-supply = <&vreg_l5_1p8>;
 vdd-1.3-rfa-supply = <&vreg_l1_1p3>;
};



&blsp1_uart2_default {
 rx {
  drive-strength = <2>;
  bias-disable;
 };

 tx {
  drive-strength = <2>;
  bias-disable;
 };
};

&blsp1_uart3_default {
 cts {
  pins = "gpio84";
  bias-disable;
 };

 rts-tx {
  pins = "gpio85", "gpio82";
  drive-strength = <2>;
  bias-disable;
 };

 rx {
  pins = "gpio83";
  bias-pull-up;
 };
};
# 8 "arch/arm64/boot/dts/qcom/qcs404-evb-4000.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. QCS404 EVB 4000";
 compatible = "qcom,qcs404-evb-4000", "qcom,qcs404-evb",
       "qcom,qcs404";
};

&ethernet {
 status = "okay";

 snps,reset-gpio = <&tlmm 60 1>;
 snps,reset-active-low;
 snps,reset-delays-us = <0 10000 10000>;

 pinctrl-names = "default";
 pinctrl-0 = <&ethernet_defaults>;

 phy-handle = <&phy1>;
 phy-mode = "rgmii";
 mdio {
  #address-cells = <0x1>;
  #size-cells = <0x0>;
  compatible = "snps,dwmac-mdio";
  phy1: phy@4 {
   compatible = "ethernet-phy-ieee802.3-c22";
   device_type = "ethernet-phy";
   reg = <0x4>;
  };
 };
};

&tlmm {
 ethernet_defaults: ethernet-defaults {
  int {
   pins = "gpio61";
   function = "rgmii_int";
   bias-disable;
   drive-strength = <2>;
  };
  mdc {
   pins = "gpio76";
   function = "rgmii_mdc";
   bias-pull-up;
  };
  mdio {
   pins = "gpio75";
   function = "rgmii_mdio";
   bias-pull-up;
  };
  tx {
   pins = "gpio67", "gpio66", "gpio65", "gpio64";
   function = "rgmii_tx";
   bias-pull-up;
   drive-strength = <16>;
  };
  rx {
   pins = "gpio73", "gpio72", "gpio71", "gpio70";
   function = "rgmii_rx";
   bias-disable;
   drive-strength = <2>;
  };
  tx-ctl {
   pins = "gpio68";
   function = "rgmii_ctl";
   bias-pull-up;
   drive-strength = <16>;
  };
  rx-ctl {
   pins = "gpio74";
   function = "rgmii_ctl";
   bias-disable;
   drive-strength = <2>;
  };
  tx-ck {
   pins = "gpio63";
   function = "rgmii_ck";
   bias-pull-up;
   drive-strength = <16>;
  };
  rx-ck {
   pins = "gpio69";
   function = "rgmii_ck";
   bias-disable;
   drive-strength = <2>;
  };
 };
};
