{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@288:355@HdlStmProcess", "endgenerate\n\nwire [20:0] clk_mon_count;\nwire [20:0] device_clk_mon_count;\n\nalways @(*) begin\n  case (up_raddr)\n  /* Standard registers */\n  12'h000: up_rdata = PCORE_VERSION;\n  12'h001: up_rdata = ID;\n  12'h002: up_rdata = up_scratch;\n  12'h003: up_rdata = PCORE_MAGIC;\n\n  /* Core configuration */\n  12'h004: up_rdata = status_synth_params0;\n  12'h005: up_rdata = status_synth_params1;\n  12'h006: up_rdata = status_synth_params2;\n  /* 0x07-0x0f reserved for future use */\n  /* 0x10-0x1f reserved for core specific HDL configuration information */\n\n  /* IRQ block */\n  12'h020: up_rdata = up_irq_enable;\n  12'h021: up_rdata = up_irq_pending;\n  12'h022: up_rdata = up_irq_source;\n  /* 0x23-0x30 reserved for future use */\n\n  /* JESD common control */\n  12'h030: up_rdata = up_reset_core;\n  12'h031: up_rdata = {up_core_reset_ext, up_reset_synchronizer}; /* core ready */\n  12'h032: up_rdata = {11'h00, clk_mon_count}; /* Make it 16.16 */\n  12'h033: up_rdata = {11'h00, device_clk_mon_count}; /* Make it 16.16 */\n  /* 0x34-0x34 reserver for future use */\n\n  12'h080: up_rdata = up_cfg_lanes_disable;\n  /* 0x82-0x83 reserved for future lane disable bits (max 128 lanes) */\n  12'h084: up_rdata = {\n    /* 24-31 */ 8'h00, /* Reserved for future extensions of octets_per_frame */\n    /* 16-23 */ up_cfg_octets_per_frame,\n    /* 10-15 */ 6'b000000, /* Reserved for future extensions of beats_per_multiframe */\n    /* 00-09 */ up_cfg_octets_per_multiframe\n  };\n  12'h85: up_rdata = {\n    /* 02-31 */ 30'h00, /* Reserved for future additions */\n    /*    01 */ up_cfg_disable_char_replacement, /* Disable character replacement */\n    /*    00 */ up_cfg_disable_scrambler /* Disable scrambler */\n  };\n  12'h086: up_rdata = up_cfg_links_disable;\n  12'h087: up_rdata = up_cfg_beats_per_multiframe;\n  /* 0x88-0x8f reserved for future use */\n\n  /* 0x90-0x9f reserved for core specific configuration options */\n\n  /* 0xb0 Stat control */\n  12'h0b1: up_rdata = up_link_enable_cnt_s;\n  /* 0xb4-0xb7 IRQ Stat, max 8 interrupt sources */\n  12'h0b4: up_rdata = up_irq_event_cnt_bus[0*32 +: 32];\n  12'h0b5: up_rdata = up_irq_event_cnt_bus[1*32 +: 32];\n  12'h0b6: up_rdata = up_irq_event_cnt_bus[2*32 +: 32];\n  12'h0b7: up_rdata = up_irq_event_cnt_bus[3*32 +: 32];\n\n  default: up_rdata = 'h00;\n  endcase\nend\n\n/* IRQ pending register is write-1-to-clear */\nalways @(*) begin\n  if (up_wreq == 1'b1 && up_waddr == 12'h21) begin\n    up_irq_clear = up_wdata[NUM_IRQS-1:0];\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[293, "always @(*) begin\n"], [294, "  case (up_raddr)\n"], [295, "  /* Standard registers */\n"], [296, "  12'h000: up_rdata = PCORE_VERSION;\n"], [297, "  12'h001: up_rdata = ID;\n"], [298, "  12'h002: up_rdata = up_scratch;\n"], [299, "  12'h003: up_rdata = PCORE_MAGIC;\n"], [301, "  /* Core configuration */\n"], [302, "  12'h004: up_rdata = status_synth_params0;\n"], [303, "  12'h005: up_rdata = status_synth_params1;\n"], [304, "  12'h006: up_rdata = status_synth_params2;\n"], [305, "  /* 0x07-0x0f reserved for future use */\n"], [306, "  /* 0x10-0x1f reserved for core specific HDL configuration information */\n"], [308, "  /* IRQ block */\n"], [309, "  12'h020: up_rdata = up_irq_enable;\n"], [310, "  12'h021: up_rdata = up_irq_pending;\n"], [311, "  12'h022: up_rdata = up_irq_source;\n"], [312, "  /* 0x23-0x30 reserved for future use */\n"], [314, "  /* JESD common control */\n"], [315, "  12'h030: up_rdata = up_reset_core;\n"], [316, "  12'h031: up_rdata = {up_core_reset_ext, up_reset_synchronizer}; /* core ready */\n"], [317, "  12'h032: up_rdata = {11'h00, clk_mon_count}; /* Make it 16.16 */\n"], [318, "  12'h033: up_rdata = {11'h00, device_clk_mon_count}; /* Make it 16.16 */\n"], [319, "  /* 0x34-0x34 reserver for future use */\n"], [321, "  12'h080: up_rdata = up_cfg_lanes_disable;\n"], [322, "  /* 0x82-0x83 reserved for future lane disable bits (max 128 lanes) */\n"], [323, "  12'h084: up_rdata = {\n"], [324, "    /* 24-31 */ 8'h00, /* Reserved for future extensions of octets_per_frame */\n"], [325, "    /* 16-23 */ up_cfg_octets_per_frame,\n"], [326, "    /* 10-15 */ 6'b000000, /* Reserved for future extensions of beats_per_multiframe */\n"], [327, "    /* 00-09 */ up_cfg_octets_per_multiframe\n"], [328, "  };\n"], [329, "  12'h85: up_rdata = {\n"], [330, "    /* 02-31 */ 30'h00, /* Reserved for future additions */\n"], [331, "    /*    01 */ up_cfg_disable_char_replacement, /* Disable character replacement */\n"], [332, "    /*    00 */ up_cfg_disable_scrambler /* Disable scrambler */\n"], [333, "  };\n"], [334, "  12'h086: up_rdata = up_cfg_links_disable;\n"], [335, "  12'h087: up_rdata = up_cfg_beats_per_multiframe;\n"], [336, "  /* 0x88-0x8f reserved for future use */\n"], [338, "  /* 0x90-0x9f reserved for core specific configuration options */\n"], [340, "  /* 0xb0 Stat control */\n"], [341, "  12'h0b1: up_rdata = up_link_enable_cnt_s;\n"], [342, "  /* 0xb4-0xb7 IRQ Stat, max 8 interrupt sources */\n"], [343, "  12'h0b4: up_rdata = up_irq_event_cnt_bus[0*32 +: 32];\n"], [344, "  12'h0b5: up_rdata = up_irq_event_cnt_bus[1*32 +: 32];\n"], [345, "  12'h0b6: up_rdata = up_irq_event_cnt_bus[2*32 +: 32];\n"], [346, "  12'h0b7: up_rdata = up_irq_event_cnt_bus[3*32 +: 32];\n"], [348, "  default: up_rdata = 'h00;\n"], [349, "  endcase\n"], [350, "end\n"]], "Add": []}}