xpm_cdc.sv,systemverilog,xpm,../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../opt/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/hdl/verilog"
ila_0.v,verilog,xil_defaultlib,../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/sim/ila_0.v,incdir="../../../../FPGA_CPU_32_DDR.srcs/sources_1/ip/ila_0_1/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
