Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb_isim_beh.exe -prj C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb_beh.prj work.half_subtractor_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb.vhd" Line 26: <half_subtractor> remains a black-box since it has no binding entity.
Completed static elaboration
WARNING:Simulator:648 - "C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb.vhd" Line 26. Instance half_subtractor is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity half_subtractor_tb
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable C:/Users/cathy/Documents/UCR/spring2015/CS161/lab0/Counter01/half_subtractor_tb_isim_beh.exe
Fuse Memory Usage: 30048 KB
Fuse CPU Usage: 2199 ms
