{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709822366777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709822366779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 09:39:26 2024 " "Processing started: Thu Mar 07 09:39:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709822366779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822366779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elec374 -c elec374 " "Command: quartus_map --read_settings_files=on --write_settings_files=off elec374 -c elec374" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822366779 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709822369350 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709822369350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl.v 1 1 " "Found 1 design units, including 1 entities, in source file srl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl_gate " "Found entity 1: srl_gate" {  } { { "srl.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/srl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822384924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822384924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sra.v 1 1 " "Found 1 design units, including 1 entities, in source file sra.v" { { "Info" "ISGN_ENTITY_NAME" "1 sra_gate " "Found entity 1: sra_gate" {  } { { "sra.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822384942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822384942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl.v 1 1 " "Found 1 design units, including 1 entities, in source file shl.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_gate " "Found entity 1: shl_gate" {  } { { "shl.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/shl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822384961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822384961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotright.v 1 1 " "Found 1 design units, including 1 entities, in source file rotright.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotright_gate " "Found entity 1: rotright_gate" {  } { { "rotright.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotright.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822384980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822384980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotleft.v 1 1 " "Found 1 design units, including 1 entities, in source file rotleft.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotleft_gate " "Found entity 1: rotleft_gate" {  } { { "rotleft.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/rotleft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripplecarryaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file ripplecarryaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripplecarryaddr " "Found entity 1: ripplecarryaddr" {  } { { "../../elec374test/ripplecarryaddr.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ripplecarryaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgetrigreg.v 1 1 " "Found 1 design units, including 1 entities, in source file edgetrigreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 edgetrigreg " "Found entity 1: edgetrigreg" {  } { { "../../elec374test/edgetrigreg.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/edgetrigreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../../elec374test/datapath_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../elec374test/datapath.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidirectional_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bidirectional_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirectional_bus " "Found entity 1: bidirectional_bus" {  } { { "../../elec374test/bidirectional_bus.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/bidirectional_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/mux2x1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmuxencoder.v 1 1 " "Found 1 design units, including 1 entities, in source file busmuxencoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BusMuxEncoder " "Found entity 1: BusMuxEncoder" {  } { { "BusMuxEncoder.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file and_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate " "Found entity 1: and_gate" {  } { { "and_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file or_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/or_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(47) " "Verilog HDL information at and_tb.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1709822385223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDRreg.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/MDRreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_gate " "Found entity 1: neg_gate" {  } { { "neg_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booths.v 1 1 " "Found 1 design units, including 1 entities, in source file booths.v" { { "Info" "ISGN_ENTITY_NAME" "1 booths_gate " "Found entity 1: booths_gate" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_gate " "Found entity 1: sub_gate" {  } { { "sub_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/sub_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822385328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385328 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Yout datapath.v(45) " "Verilog HDL Implicit Net warning at datapath.v(45): created implicit net for \"Yout\"" {  } { { "../../elec374test/datapath.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385329 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IRout datapath.v(45) " "Verilog HDL Implicit Net warning at datapath.v(45): created implicit net for \"IRout\"" {  } { { "../../elec374test/datapath.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709822385521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edgetrigreg edgetrigreg:R0 " "Elaborating entity \"edgetrigreg\" for hierarchy \"edgetrigreg:R0\"" {  } { { "../../elec374test/datapath.v" "R0" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "../../elec374test/datapath.v" "MDR" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 MDRreg:MDR\|mux2x1:MDMux " "Elaborating entity \"mux2x1\" for hierarchy \"MDRreg:MDR\|mux2x1:MDMux\"" {  } { { "MDRreg.v" "MDMux" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/MDRreg.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMuxEncoder BusMuxEncoder:bme " "Elaborating entity \"BusMuxEncoder\" for hierarchy \"BusMuxEncoder:bme\"" {  } { { "../../elec374test/datapath.v" "bme" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385724 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "BusMuxEncoder.v(8) " "Verilog HDL Case Statement warning at BusMuxEncoder.v(8): can't check case statement for completeness because the case expression has too many possible states" {  } { { "BusMuxEncoder.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v" 8 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709822385726 "|datapath|BusMuxEncoder:bme"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BusMuxEncoder.v(8) " "Verilog HDL Case Statement information at BusMuxEncoder.v(8): all case item expressions in this case statement are onehot" {  } { { "BusMuxEncoder.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/BusMuxEncoder.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709822385726 "|datapath|BusMuxEncoder:bme"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "../../elec374test/datapath.v" "alu" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/datapath.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385732 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "not_result ALU.v(26) " "Verilog HDL warning at ALU.v(26): object not_result used but never assigned" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1709822385734 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation_resultLO ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"operation_resultLO\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709822385737 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation_resultHI ALU.v(47) " "Verilog HDL Always Construct warning at ALU.v(47): inferring latch(es) for variable \"operation_resultHI\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709822385737 "|datapath|ALU:alu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "not_result 0 ALU.v(26) " "Net \"not_result\" at ALU.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1709822385739 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[0\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[0\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385739 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[1\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[1\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[2\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[2\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[3\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[3\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[4\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[4\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[5\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[5\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[6\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[6\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[7\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[7\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[8\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[8\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[9\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[9\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[10\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[10\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[11\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[11\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[12\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[12\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385740 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[13\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[13\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[14\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[14\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[15\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[15\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[16\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[16\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[17\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[17\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[18\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[18\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[19\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[19\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[20\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[20\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[21\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[21\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[22\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[22\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[23\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[23\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385741 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[24\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[24\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[25\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[25\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[26\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[26\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[27\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[27\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[28\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[28\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[29\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[29\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[30\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[30\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultHI\[31\] ALU.v(47) " "Inferred latch for \"operation_resultHI\[31\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[0\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[0\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[1\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[1\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[2\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[2\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[3\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[3\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385742 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[4\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[4\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[5\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[5\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[6\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[6\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[7\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[7\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[8\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[8\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[9\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[9\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[10\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[10\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[11\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[11\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[12\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[12\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[13\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[13\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[14\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[14\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385743 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[15\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[15\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[16\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[16\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[17\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[17\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[18\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[18\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[19\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[19\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[20\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[20\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[21\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[21\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[22\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[22\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[23\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[23\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[24\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[24\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[25\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[25\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[26\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[26\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[27\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[27\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[28\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[28\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385744 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[29\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[29\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385745 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[30\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[30\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385745 "|datapath|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation_resultLO\[31\] ALU.v(47) " "Inferred latch for \"operation_resultLO\[31\]\" at ALU.v(47)" {  } { { "ALU.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822385745 "|datapath|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate ALU:alu\|and_gate:AG " "Elaborating entity \"and_gate\" for hierarchy \"ALU:alu\|and_gate:AG\"" {  } { { "ALU.v" "AG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate ALU:alu\|or_gate:OG " "Elaborating entity \"or_gate\" for hierarchy \"ALU:alu\|or_gate:OG\"" {  } { { "ALU.v" "OG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate ALU:alu\|not_gate:NG " "Elaborating entity \"not_gate\" for hierarchy \"ALU:alu\|not_gate:NG\"" {  } { { "ALU.v" "NG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotright_gate ALU:alu\|rotright_gate:ROTRG " "Elaborating entity \"rotright_gate\" for hierarchy \"ALU:alu\|rotright_gate:ROTRG\"" {  } { { "ALU.v" "ROTRG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotleft_gate ALU:alu\|rotleft_gate:ROTLG " "Elaborating entity \"rotleft_gate\" for hierarchy \"ALU:alu\|rotleft_gate:ROTLG\"" {  } { { "ALU.v" "ROTLG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_gate ALU:alu\|shl_gate:SHLG " "Elaborating entity \"shl_gate\" for hierarchy \"ALU:alu\|shl_gate:SHLG\"" {  } { { "ALU.v" "SHLG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_gate ALU:alu\|sra_gate:SHRAG " "Elaborating entity \"sra_gate\" for hierarchy \"ALU:alu\|sra_gate:SHRAG\"" {  } { { "ALU.v" "SHRAG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_gate ALU:alu\|srl_gate:SHRG " "Elaborating entity \"srl_gate\" for hierarchy \"ALU:alu\|srl_gate:SHRG\"" {  } { { "ALU.v" "SHRG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_gate ALU:alu\|neg_gate:NEGG " "Elaborating entity \"neg_gate\" for hierarchy \"ALU:alu\|neg_gate:NEGG\"" {  } { { "ALU.v" "NEGG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripplecarryaddr ALU:alu\|ripplecarryaddr:ADDG " "Elaborating entity \"ripplecarryaddr\" for hierarchy \"ALU:alu\|ripplecarryaddr:ADDG\"" {  } { { "ALU.v" "ADDG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booths_gate ALU:alu\|booths_gate:MULG " "Elaborating entity \"booths_gate\" for hierarchy \"ALU:alu\|booths_gate:MULG\"" {  } { { "ALU.v" "MULG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822385914 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booths.v(19) " "Verilog HDL Case Statement warning at booths.v(19): case item expression never matches the case expression" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 19 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1709822385928 "|datapath|ALU:alu|booths_gate:MULG"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "booths.v(18) " "Verilog HDL Case Statement warning at booths.v(18): incomplete case statement has no default case item" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709822385928 "|datapath|ALU:alu|booths_gate:MULG"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "booths.v(18) " "Verilog HDL Case Statement information at booths.v(18): all case item expressions in this case statement are onehot" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1709822385928 "|datapath|ALU:alu|booths_gate:MULG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 booths.v(29) " "Verilog HDL assignment warning at booths.v(29): truncated value with size 64 to match size of target (32)" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709822385928 "|datapath|ALU:alu|booths_gate:MULG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 booths.v(30) " "Verilog HDL assignment warning at booths.v(30): truncated value with size 64 to match size of target (32)" {  } { { "booths.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/booths.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1709822385929 "|datapath|ALU:alu|booths_gate:MULG"}
{ "Warning" "WSGN_SEARCH_FILE" "div.v 1 1 " "Using design file div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "div.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709822386054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1709822386054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div ALU:alu\|div:DIVG " "Elaborating entity \"div\" for hierarchy \"ALU:alu\|div:DIVG\"" {  } { { "ALU.v" "DIVG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822386058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_gate ALU:alu\|sub_gate:SUBG " "Elaborating entity \"sub_gate\" for hierarchy \"ALU:alu\|sub_gate:SUBG\"" {  } { { "ALU.v" "SUBG" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/ALU.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822386070 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "and_gate neg.v(1) " "Verilog HDL error at neg.v(1): module \"and_gate\" cannot be declared more than once" {  } { { "neg.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/neg.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1709822386214 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "and_gate and_gate.v(1) " "HDL info at and_gate.v(1): see declaration for object \"and_gate\"" {  } { { "and_gate.v" "" { Text "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_gate.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709822386216 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/output_files/elec374.map.smsg " "Generated suppressed messages file C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/output_files/elec374.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822386307 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709822386403 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 07 09:39:46 2024 " "Processing ended: Thu Mar 07 09:39:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709822386403 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709822386403 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709822386403 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709822386403 ""}
