`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: qihao
// Create Date: 03/09/2019 09:03:05 PM
// Design Name: 
// Module Name: DataExt 
// Target Devices: 
// Tool Versions: 
// Description: 
//////////////////////////////////////////////////////////////////////////////////

`include "Parameters.v"   
module DataExt(
    input wire [31:0] IN,
    input wire [1:0] LoadedBytesSelect,
    input wire [2:0] RegWriteW,
    output reg [31:0] OUT
    );    
    reg [3:0] DuRe;       //

    always@(*)
    begin
        case(RegWriteW)
       `LB:DuRe<=4'b0001<<LoadedBytesSelect;
       `LH:DuRe<=4'b0011<<LoadedBytesSelect;
       `LW:DuRe<=4'b1111;
       `LBU:DuRe<=4'b0001<<LoadedBytesSelect;
       `LHU:DuRe<=4'b0011<<LoadedBytesSelect;
       endcase
    end
    
    
    reg [31:0] OutRaw;//
    always@(*)
    begin
        if(DuRe[0])
            OutRaw[7:0]=IN[7:0];
         else
            OutRaw[7:0]=0;
    end
   always@(*)
   begin
       if(DuRe[1])
           OutRaw[15:8]=IN[15:8];
        else
           OutRaw[15:8]=0;
   end
   always@(*)
   begin
   if(DuRe[2])
      OutRaw[23:16]=IN[23:16];
    else
      OutRaw[23:16]=0;
   end
   always@(*)
   begin
    if(DuRe[3])
       OutRaw[31:24]=IN[31:24];
    else
       OutRaw[31:24]=0;
     end
     
     
     always@(*)
     begin
       if(RegWriteW==`LB||RegWriteW==`LH)     //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹
         begin
            case(DuRe)
            4'b0001:    OUT<={  {24{ OutRaw[7] }},OutRaw[7:0] };
            4'b0010:    OUT<={ {24 {OutRaw[15]} } , OutRaw[15:8] };
            4'b0100:   OUT<={ {24{OutRaw[23]}},OutRaw[23:16] };
            4'b1000:    OUT<={ {24{OutRaw[31]}},OutRaw[31:24] };
            4'b0011:   OUT<={ {16{OutRaw[15]}},OutRaw[15:0] };
            4'b0110:    OUT<={ {16{OutRaw[23]}},OutRaw[23:8] };
             4'b1100:    OUT<={ {16{OutRaw[31]}},OutRaw[31:16] };
            default:    OUT<=OutRaw;    //1111
            endcase
         end    //if
       else if(RegWriteW==`LBU||RegWriteW==`LHU)     //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Õ¹
                  begin
                     case(DuRe)
                     4'b0001:    OUT<={  24'b0,OutRaw[7:0] };
                     4'b0010:    OUT<={ 24'b0,OutRaw[15:8] };
                     4'b0100:   OUT<={ 24'b0,OutRaw[23:16] };
                     4'b1000:    OUT<={ 24'b0,OutRaw[31:24] };
                     4'b0011:   OUT<={ 16'b0,OutRaw[15:0] };
                     4'b0110:    OUT<={ 16'b0,OutRaw[23:8] };
                      4'b1100:    OUT<={ 16'b0,OutRaw[31:16] };
                     default:    OUT<=OutRaw;    //1111
                     endcase
                  end    // else if
        else
            OUT<=OutRaw;
     end    //always
endmodule

//åŠŸèƒ½è¯´æ˜Ž
    //DataExtæ˜¯ç”¨æ¥å¤„ç†éžå­—å¯¹é½loadçš„æƒ…å½¢ï¼ŒåŒæ—¶æ ¹æ®loadçš„ä¸åŒæ¨¡å¼å¯¹Data Memä¸­loadçš„æ•°è¿›è¡Œç¬¦å·æˆ–ï¿½?ï¿½æ— ç¬¦å·æ‹“å±•ï¼Œç»„åˆï¿½?ï¿½è¾‘ç”µè·¯
//è¾“å…¥
    //IN                    æ˜¯ä»ŽData Memoryä¸­loadï¿??32bitï¿??
    //LoadedBytesSelect     ç­‰ä»·äºŽAluOutM[1:0]ï¼Œæ˜¯è¯»Data Memoryåœ°å€çš„ä½Žä¸¤ä½ï¿??
                            //å› ä¸ºDataMemoryæ˜¯æŒ‰å­—ï¼ˆ32bitï¼‰è¿›è¡Œè®¿é—®çš„ï¼Œæ‰€ä»¥éœ€è¦æŠŠå­—èŠ‚åœ°å€è½¬åŒ–ä¸ºå­—åœ°å€ä¼ ç»™DataMem
                            //DataMemï¿??æ¬¡è¿”å›žä¸€ä¸ªå­—ï¼Œä½Žä¸¤ä½åœ°å€ç”¨æ¥ï¿??32bitå­—ä¸­æŒ‘ï¿½?ï¿½å‡ºæˆ‘ä»¬ï¿??è¦çš„å­—èŠ‚
    //RegWriteW             è¡¨ç¤ºä¸åŒï¿?? å¯„å­˜å™¨å†™å…¥æ¨¡ï¿?? ï¼Œæ‰€æœ‰æ¨¡å¼å®šä¹‰åœ¨Parameters.vï¿??
//è¾“å‡º
    //OUTè¡¨ç¤ºè¦å†™å…¥å¯„å­˜å™¨çš„æœ€ç»ˆï¿½??
//å®žéªŒè¦æ±‚  
    //å®žçŽ°DataExtæ¨¡å—  